

## 1.0 INTRODUCTION

### 1.1 DESCRIPTION

As part of the Western Digital WD6400SX or WD6400SX/LP Chip Set, the WD6020 Address and Data Buffer Device significantly facilitates the design and implementation of an 80386SX based IBM PS/2 compatible system boards. By combining functionality normally implemented in 10 discrete components, the WD6020 decreases design complexity, saves space, reduces system cost, and increases system reliability. Figure 1-1 shows a typical system diagram using the WD6400 Chip Set.

### 1.2 FEATURES

- Provides Address and Data Buffers that Interface to the Micro Channel
- Meets Micro Channel AC/DC Specifications
- Contains Peripheral Bus Address and Data Buffers
- Runs in Systems with Clock Speeds to 25 MHz
- 24 Milliamp Output Drive Capability
- Low Power 1.25 Micron CMOS Technology
- Surface Mountable 132 Lead JEDEC Plastic Quad Flat Pack




Figure 1. System Diagram




Figure 2. WD6020 Address Buffer Block Diagram






Figure 3. WD6020 Data Buffer Block Diagram






Figure 4. Pin Diagram

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
1	- A12	34	- PA16	67	- D6	100	- IOD7
2	- A11	35	- PA17	68	- V <sub>SS</sub>	101	- IOD6
3	- A10	36	- PA18	69	- D7	102	- IOD5
4	- V <sub>SS</sub>	37	- PA19	70	- D8	103	- IOD4
5	- A9	38	- PA21	71	- D9	104	- IOD3
6	- A8	39	- PA22	72	- V <sub>SS</sub>	105	- IOD2
7	- A7	40	- PA23	73	- D10	106	- IOD1
8	- V <sub>SS</sub>	41	- V <sub>SS</sub>	74	- D11	107	- IOD0
9	- A6	42	- ENADL	75	- D12	108	- V <sub>SS</sub>
10	- A5	43	- IODTR	76	- V <sub>SS</sub>	109	- M/I/O
11	- A4	44	- WRLE	77	- D13	110	- BHE
12	- V <sub>SS</sub>	45	- ADRLE	78	- D14	111	- IOA8
13	- A3	46	- MASLTCH	79	- D15	112	- IOA7
14	- A2	47	- RDLE	80	- BIAS	113	- IOA6
15	- A1	48	- IODCBA	81	- V <sub>DD</sub>	114	- IOA5
16	- V <sub>DD</sub>	49	- CMDBUF	82	- PD0	115	- IOA4
17	- PA1	50	- UCHMSTR	83	- PD1	116	- IOA3
18	- PA2	51	- A0	84	- PD2	117	- IOA2
19	- PA3	52	- IODEN	85	- PD3	118	- IOA1
20	- PA4	53	- ENADH	86	- PD4	119	- IOA0
21	- PA5	54	- DTRAD	87	- PD5	120	- A23
22	- PA6	55	- SWPAD	88	- PD6	121	- A22
23	- PA7	56	- V <sub>DD</sub>	89	- PD7	122	- A21
24	- V <sub>DD</sub>	57	- MM/I/O	90	- PD8	123	- V <sub>SS</sub>
25	- PA8	58	- SBHE	91	- PD9	124	- A19
26	- PA9	59	- D0	92	- PD10	125	- A18
27	- PA10	60	- V <sub>SS</sub>	93	- V <sub>SS</sub>	126	- A17
28	- PA11	61	- D1	94	- PD11	127	- A16
29	- V <sub>SS</sub>	62	- D2	95	- PD12	128	- V <sub>SS</sub>
30	- PA12	63	- D3	96	- PD13	129	- A15
31	- PA13	64	- V <sub>SS</sub>	97	- PD14	130	- A14
32	- PA14	65	- D4	98	- PD15	131	- A13
33	- PA15	66	- D5	99	- V <sub>DD</sub>	132	- V <sub>SS</sub>

Table 1. WD6020 Pin Assignments



## 2.0 PIN DESCRIPTIONS

PIN NO.	NAME	TYPE	FUNCTION
<b>ADDRESS BUS LATCHES</b>			
17	PA1	I/O	PROCESSOR ADDRESS BUS
18	PA2		Bi-directional address bus connected to the 80386SX and the WD6010. A0 and A20 come directly from the WD6010.
19	PA3		
20	PA4		
21	PA5		
22	PA6		
23	PA7		
25	PA8		
26	PA9		
27	PA10		
28	PA11		
30	PA12		
31	PA13		
32	PA14		
33	PA15		
34	PA16		
35	PA17		
36	PA18		
37	PA19		
38	PA21		
29	PA22		
40	PA23		
51	A0	I/O	CHANNEL ADDRESS BUS
15	A1		Bi-directional Channel address bus.
14	A2		
13	A3		
11	A4		
10	A5		
9	A6		
7	A7		
6	A8		
5	A9		
3	A10		
2	A11		
1	A12		
131	A13		
130	A14		
129	A15		
127	A16		
126	A17		
125	A18		
124	A19		
122	A21		
121	A22		
120	A23		

13

Table 2. Pin Descriptions

O = Output, I = Input, I/O = Bidirectional



PIN NO.	NAME	TYPE	FUNCTION
110	BHE	I/O	BYTE HIGH ENABLE This signal is connected to the WD6010 and CPU and indicates whether a high byte is being transferred during the current cycle.
109	M/I <sup>O</sup>	I/O	MEMORY INPUT/OUTPUT This signal is connected to the WD6010 and CPU and is used to encode the local bus cycle type information.
58	SBHE	I/O	SYSTEM BYTE HIGH ENABLE This signal is connected to the Channel and indicates whether a high byte is being transferred during the current cycle.
57	MM/I <sup>O</sup>	I/O	CHANNEL MEMORY INPUT/OUTPUT This signal and CHS(0:1) from the WD6010 encode the Channel bus cycle type information.
50	UCHMSTR	I	CHANNEL MASTER This signal determines the direction of the address.
49	CMDBUF	I	BUFFERED CHANNEL COMMAND This signal latches the address for the local bus.
46	MASLTCH	I	MASTER LATCH This signal latches the address from the Channel.
45	ADRLE	I	ADDRESS LATCH ENABLE This signal latches the address to the Channel.
119	IOA0	O	I/O ADDRESS BUS
118	IOA1		These signals are the address bus to the on-board peripherals.
117	IOA2		
116	IOA3		
115	IOA4		
114	IOA5		
113	IOA6		
112	IOA7		
111	IOA8		
<b>DATA BUS LATCHES</b>			
82	PD0	I/O	PROCESSOR DATA BUS
83	PD1		Bi-directional data bus connected to the CPU and the WD6010.
84	PD2		
85	PD3		
86	PD4		
87	PD5		
88	PD6		
89	PD7		
90	PD8		
91	PD9		
92	PD10		

Table 2. Pin Descriptions (Contd)

O = Output, I = Input, I/O = Bidirectional



PIN NO.	NAME	TYPE	FUNCTION
94 95 96 97 98	PD11 PD12 PD13 PD14 PD15	I/O	PROCESSOR DATA BUS (contd) Bi-directional data bus connected to the CPU and the WD6010.
59 61 62 63 65 66 67 69 70 71 73 74 75 77 78 79	D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	I/O	CHANNEL DATA BUS Bi-directional Channel data bus.
107 106 105 104 103 102 101 100	IOD0 IOD1 IOD2 IOD3 IOD4 IOD5 IOD6 IOD7	I/O	I/O DATA BUS These signals are the peripheral data bus.
55	SWPAD	I	ENABLE SWAP ADDRESS This signal enables a byte swap on the Channel.
54	DTRAD	I	DATA TRANSFER DIRECTION This signal indicates the direction of the data transfer on the Channel. When asserted low, Channel to CPU is enabled.
53	ENADH	I	ENABLE DATA HIGH This signal enables the high byte from the Channel.
52	IODEN	I	I/O DATA ENABLE This signal enables the local data bus.
48	IODCBA	I	I/O DATA CLOCK This signal latches the data from the peripheral bus.
47	RDLE	I	READ LATCH ENABLE This signal latches Channel low read data.
44	WRLE		WRITE LATCH ENABLE This signal latches write data to the Channel.

13

Table 2. Pin Descriptions (Contd)

O = Output, I = Input, I/O = Bidirectional



PIN NO.	NAME	TYPE	FUNCTION
43	IODTR	I	I/O DATA TRANSMIT/RECEIVE This signal indicates the direction of the local data bus.
42	ENADL	I	ENABLE DATA LOW This signal enables the low byte from the Channel.
<b>MISCELLANEOUS</b>			
80	BIAS	I	BIAS This pin provides a bias for internal current drivers. It should be connected through a 1% 1.25K Ohm resistor to ground externally.
16,24,56, 81,99	VDD	I	+5V Power Supply
4,8,12, 29,41,60, 64,68,72, 76,93,108, 123,128, 132	VSS	I	0V Ground

**Table 2. Pin Descriptions (Contd)**

O = Output, I = Input, I/O = Bidirectional



### 3.0 TECHNICAL SPECIFICATIONS

#### 3.1 ABSOLUTE MAXIMUM RATINGS

These are absolute maximum stress ratings for the device. Permanent device damage can result from exposing the device to conditions exceeding these ratings.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	(V <sub>DD</sub> -V <sub>SS</sub> )	0	7	V
Input Voltage	V <sub>IABS</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Bias on Output Pin	V <sub>OABS</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Storage Temperature	T <sub>S</sub>	-40	125	°C

#### 3.2 NORMAL OPERATING CONDITIONS

Exposure of the device to conditions exceeding the normal operating conditions for extended periods of time can affect the long term reliability of the device.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Power Supply Voltage	V <sub>DD</sub>	4.75	5.25	V
Ambient Temperature	T <sub>A</sub>	0	70	°C
Input Voltage	V <sub>IN</sub>	-0.3	V <sub>DD</sub> +0.3	V
Power Dissipation	P <sub>W</sub>	—	TBD	mW
Supply Current	I <sub>DD</sub>	—	TBD	mA

#### 3.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)

PARAMETER	SYMBOL	MIN	MAX	UNITS
*Input Capacitance @ f <sub>C</sub> = 1 MHz	C <sub>I</sub>	—	10	pF
I/O Capacitance	C <sub>IO</sub>	—	15	pF
*Logic High Input Voltage	V <sub>IH</sub>	2.0	—	V
*Logic Low Input Voltage	V <sub>IL</sub>	—	0.8	V
*Input Leakage	I <sub>IL</sub>	—	±10	uA
Tri-state Output Leakage	I <sub>OL</sub>	—	±30	uA
I/O Pin Leakage	I <sub>IOL</sub>	—	±40	uA

#### OUTPUTS A [23:21], A [19:1], D [15:0], MM/I/O, SBHE

Source Current @ V <sub>OH</sub> = 2.4 V	I <sub>OH</sub>	4	—	mA
Sink Current @ V <sub>OL</sub> = 0.4 V	I <sub>OL</sub>	24	—	mA

#### ALL OTHER OUTPUTS

Source Current @ V <sub>OH</sub> = 2.4 V	I <sub>OH</sub>	1	—	mA
Sink Current @ V <sub>OL</sub> = 0.4 V	I <sub>OL</sub>	4	—	mA

**Note:** The input pin "BIAS" is connected externally to ground through a 1% 1.25K Ohm resistance and is part of an internal biasing circuit. Capacitance, leakage, and threshold measurements on this pin do not apply.



## 4.0 TIMING

PARAM	DESCRIPTION	MIN	MAX	NOTE
T1	PA(21:23,1:19) delay to A(21:23,1:19)	0	25	1
T2	PA(21:23,1:19) delay to A(21:23,1:19)	0	25	1
T3	PA(1:8) delay to IOA(1:8)	0	50	1
T4	PA(1:8) delay to IOA(1:8)	0	50	1
T5	A(0) delay to IOA(0)	0	25	2
T6	A(0) delay to IOA(0)	0	25	2
T7	BHE, M/I/O delay to SBHE, MM/I/O	0	25	1
T8	BHE, M/I/O delay to SBHE, MM/I/O	0	25	1
T9	UCHMSTR on to A(21:23,1:19) tristate	0	15	1
T10	UCHMSTR off to PA(21:23,1:19) tristate	0	15	1
T11	UCHMSTR on to SBHE, MM/I/O tristate	0	15	1
T12	UCHMSTR off to BHE, M/I/O tristate	0	15	1
T13	PA(21:23,1:19), BHE, M/I/O setup to ADRLE on	10	—	1
T14	PA(21:23,1:19), BHE, M/I/O hold after ADRLE on	5	—	1
T15	PA(21:23,1:19), BHE, M/I/O setup to CMDBUF on	10	—	—
T16	PA(21:23,1:19), BHE, M/I/O hold after CMDBUF on	5	—	—
T17	A(21:23,1:19), SBHE, MM/I/O setup to CMDBUF on	10	—	2
T18	A(21:23,1:19), SBHE, MM/I/O hold after CMDBUF on	5	—	2
T19	A(21:23,1:19), SBHE, MM/I/O setup to MASLTCH on	10	—	1
T20	A(21:23,1:19), SBHE, MM/I/O hold after MASLTCH on	5	—	1
T21	A(21:23,1:19) delay to PA(23:21,1:19)	0	25	1
T22	A(21:23,1:19) delay to PA(23:21,1:19)	0	25	1
T23	SBHE, MM/I/O delay to BHE, M/I/O	0	25	1
T24	SBHE, MM/I/O delay to BHE, M/I/O	0	25	1

Table 3. Address Buffer Timing (in nsec)

**Notes:** 1. Refer to CPU/Channel Address Control Function Table for control states.  
 2. Refer to Channel/Peripheral Bus Address Control Function Table for control states.






		<b>INPUT</b>	<b>OUTPUT</b>
ADRLE	UCHMSTR	PA(1:23), M/I/O, BHE	A(1:25), M/I/O, SBHE
0	0	Storing	Tristate
0	1	Transparent	Current Inputs
1	0	Storing	Tristate
1	1	Storing	Previous Inputs
		<b>INPUT</b>	<b>OUTPUT</b>
MASLTCH	UCHMSTR	A(1:23), MM/I/O, SBHE	PA(1:23), M/I/O, BHE
0	0	Transparent	Current Inputs
0	1	Storing	Tristate
1	0	Storing	Previous Inputs
1	1	Storing	Tristate

**Table 4. CPU/Channel Address Control Functions**

		<b>INPUT</b>	<b>OUTPUT</b>
CMDBUF		A(0:23)	IOA(0:8)
0	X		Previous A(0:23)
1	—		A(0:23)

**Table 5. Channel/Peripheral Bus Address Control Functions**



**Figure 5. Address Buffer Timing**



PARAM	DESCRIPTION	MIN	MAX	NOTE
T1	PD(0:15) delay to D(0:15)	0	25	1
T2	PD(0:15) delay to D(0:15)	0	25	1
T3	PD(0:7) delay to IOD(0:7)	0	50	—
T4	PD(0:7) delay to IOD(0:7)	0	50	—
T5	PD(8:15) delay to D(0:7)	0	25	1
T6	PD(8:15) delay to D(0:7)	0	25	1
T7	PD(8:15) delay to IOD(0:7)	0	50	—
T8	PD(8:15) delay to IOD(0:7)	0	50	—
T9	D(0:15) delay to PD(0:15)	0	25	1
T10	D(0:15) delay to PD(0:15)	0	25	1
T11	IOD(0:7) delay to PD(0:7)	0	50	—
T12	IOD(0:7) delay to PD(0:7)	0	50	—
T13	D(0:7) delay to PD(8:15)	0	25	1
T14	D(0:7) delay to PD(8:15)	0	25	1
T15	IOD(0:7) delay to PD(8:15)	0	25	—
T16	IOD(0:7) delay to PD(8:15)	0	25	—
T17	PD(0:15) setup to WRLE high	10	—	1
T18	PD(0:15) hold after WRLE high	5	—	1
T19	D(0:7) setup to RDLE high	10	—	1
T20	D(0:7) hold after RDLE high	5	—	1
T21	IOD(0:7) setup to RDLE high	10	—	—
T22	IOD(0:7) hold after RDLE high	5	—	—
T23	IOD(0:7) setup to IODCBA low	10	—	2
T24	IOD(0:7) hold after IODCBA low	5	—	2
T25	PD(0:7) tristate from ENADL or DTRAD	0	15	1
T26	PD(8:15) tristate from ENADH or DTRAD high	0	15	1
T27	D(0:7) tristate from ENADL high	0	15	1
T28	PD(8:15) tristate from ENADH high	0	15	1
T29	D(0:15) tristate from DTRAD high	0	15	1
T30	IOD(0:7) tristate from IODDEN high	0	15	2
T31	IOD(0:7) tristate from IODTR low	0	15	2
T32	D(0:7) tristate from SWPAD or DTRAD high	0	15	1
T33	D(8:15) tristate from DTRAD low	0	15	1
T34	D(8:15) tristate from SWPAD high	0	15	1
T35	D(0:7) tristate from IODEN or IODTR high	0	15	2,3
T36	D(0:7) delay to IOD(0:7)	0	25	2
T37	D(0:7) delay to IOD(0:7)	0	25	2
T38	IOD(0:7) delay to D(0:7)	0	25	2
T39	IOD(0:7) delay to D(0:7)	0	25	2

13

**Table 6. Data Buffer Timing (in nsec)**

- Notes:
1. Refer to CPU/Chhannel Data Control Function Table for control states.
  2. Refer to Channel/Peripheral Bus Data Control Function Table for control status.
  3. Data Sourced from IOD bus latch.



RDLTCH	WRLE	DTRAD	ENADL	ENADH	SWPAD	PD (8:15)	PD (0:7)	D (8:15)	D (0:7)
0	X	0	0	0	1	D(8:15)	D(0:7)	—	—
0	X	0	0	0	0	D(0:7)	D(0:7)	—	—
1	X	0	0	0	1	D(1:15)	Pre- vious D(0:7)	—	—
1	X	0	1	1	1	Tristate	Tristate	—	—
X	0	1	0	0	1	—	—	PD(8:15)	PD(0:7)
X	0	1	0	0	0	—	—	PD(8:15)	PD(0:15)
X	1	1	0	0	1	—	—	Pre- vious D(15:8)	Pre- vious D(7:0)
X	1	1	1	1	1	—	—	Tristate	Tristate

Table 7. CPU/Channel Data Control Functions

IODTR	IODEN	IODCBA	D(0:7)	IOD(0:7)
0	0	0	IOD(0:7)	—
0	0	1	Previous IOD(0:7)	—
X	1	X	Tristate	—
1	0	X	—	D(0:7)
1	1	X	—	Tristate

Table 8. Channel/Peripheral Bus Data Control Functions






Figure 6. Data Buffer Timing








Figure 7. 132 JEDEC Flat Pack Packaging Diagram





**RECOMMENDED P.C. BOARD HOLE PATTERN**  
**SOCKET SIDE**  
**132 POSN**

Amp Incorporated  
Harrisburg PA  
Part No. 821932-1



13

**Figure 8. Socket Diagram**