

FE6022 Address And Data Buffer Devices

- Provides Address and Data Buffers that interface to the Micro Channel *
- Meets Micro Channel AC/DC Specifications
- Contains Peripheral Bus Address and Data Buffers
- Low Power 1.25 Micron CMOS Technology
- 132-Lead JEDEC Plastic Quad Flat Pack

The FE6022 devices form part of Western Digital's ® innovative FE6500 chip set, which facilitates the design and implementation of Model 70/80-compatible system boards. It decreases design complexity and saves space by combining the functions of many discrete arrays and components, also reducing system cost and increasing system reliability.

The chip set contains two FE6022 devices, one configured as an Address Buffer device, and the other as a Data Buffer Device. Configuration is determined by a Mode pin. When this is zero, the device is configured as an address buffer; when it is one, the device is configured as a data buffer. The block diagram in Figure 1 illustrates a typical system using the FE6500 chip set, and shows the two FE6022 devices. Devices with bold outlines are available from Western Digital Corporation.




Figure 1. System Block Diagram

Western Digital is a registered trademark of Western Digital Corporation.

(*) Micro Channel is a registered trademark of International Business Machines Corporation.

WESTERN DIGITAL

Additional References

IBM PS/2 Model 70 Technical Reference Manual
IBM PS/2 Model 80 Technical Reference Manual
Intel* Microprocessor and Peripheral Handbook

Disclaimer

Western Digital makes no representation or warranty of any kind with regard to the hardware and documentation herein described, and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Western Digital reserves the right to revise this hardware and the associated documentation, and to make changes from time to time in the content, without obligation of Western Digital to notify any person of such revisions or changes.

Copyright

Copyright © 1988 Western Digital Corporation. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form and by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Western Digital Corporation, 2445, McCabe Way, Irvine, California 92714.

(*) IBM and PS/2 are registered trademarks of International Business Machines Corporation. Intel is a registered trademark of Intel Corporation.

Table of Contents

1.0 PIN DESCRIPTION	1
1.1 ADDRESS BUFFERS	1
1.2 DATA BUFFERS	1
2.0 PIN SIGNALS	5
3.0 TECHNICAL SPECIFICATIONS16
3.1 ABSOLUTE MAXIMUM RATINGS16
3.2 NORMAL OPERATING CONDITIONS16
3.3 DC CHARACTERISTICS16
3.4 AC LOAD SPECIFICATIONS17
4.0 TIMING17

List of Illustrations

Figure 1	System Block Diagram	Cover
Figure 2	Address Buffer Mode Functional Block Diagram	1
Figure 3	Data Buffer Mode Functional Block Diagram	2
Figure 4	Pin Diagram	2
Figure 5	Address Mode: Channel Master Accesses Translate Function12
Figure 6	Address Mode: Channel Master Accesses12
Figure 7	Address Mode: 80386/DMA Channel Accesses13
Figure 8	Data Mode: 80386/DMA Reads from the Channel13
Figure 9	Data Mode: 80386/DMA Reads from the Channel with Swap14
Figure 10	Data Mode: 80386/DMA Writes to the Channel14
Figure 11	Data Mode: 80386/DMA Writes to the Channel with Swap15
Figure 12	Data Mode: Channel Master Word Swap15
Figure 13	Address Buffer Mode: Propagation Delay Timings19
Figure 14	Address Buffer Mode: Latch Timings19
Figure 15	Address Buffer Mode: Float/Enable Timings20
Figure 16	Data Buffer Mode: Propagation Delay Timings22
Figure 17	Data Buffer Mode: Latch Timings22
Figure 18	Address Mode Pin Layout Diagram23
Figure 19	Data Mode Pin Layout Diagram23
Figure 20	132-Pin JEDEC Flat Pack Packaging Diagram24
Figure 21	Socket Diagram25

List of Tables

Table 1	Address Buffer Mode (Mode=0) Pinout	3
Table 2	Data Buffer Mode (Mode=1) Pinout	4
Table 3	Address Buffer Mode Timings (ns)17
Table 4	Data Buffer Mode Timings (ns)21

1.0 PIN DESCRIPTION

The signals assigned to the different pins are grouped according to their function, and discussed in more detail in Table 1.

1.1 Address Buffers

To configure the FE6022 as an address buffer, the Mode pin is tied to GND. In this mode, the FE6022 buffers the processor address signals from the Channel address bus.

It also generates MADE24 signals, and PROM Chip Selects. In addition, the Address Buffer mode implements the Central Translator function for the Channel.

1.2 Data Buffers

To configure the FE6022 as data buffers, the Mode pin is tied to VDD. The data buffers buffer the processor data bus from the Channel data bus. In this mode, the FE6022 performs Micro Channel Data Steering, and data swaps for 80386 and DMA operations.




Figure 2 Address Buffer Mode Functional Block Diagram




Figure 3 Data Buffer Mode Functional Block Diagram




Figure 4. Pin Diagram

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
1	IOA9	34	A9	67	TEST	100	V _{DD}
2	IOA8	35	V _{DD}	68	MMIO	101	PA20
3	V _{DD}	36	A10	69	UCHCMD	102	PA19
4	IOA7	37	A11	70	EOT	103	PA18
5	IOA6	38	V _{SS}	71	PROMCSL	104	PA17
6	IOA5	39	A12	72	PROMCSH	105	PA16
7	IOA4	40	A13	73	MMC	106	PA15
8	IOA3	41	A14	74	BE2	107	PA14
9	IOA2	42	A15	75	BE3	108	PA13
10	IOA1	43	V _{SS}	76	V _{SS}	109	V _{SS}
11	IOA0	44	A16	77	MBE0	110	PA12
12	MADE24	45	A17	78	MBE1	111	PA11
13	TR32	46	V _{DD}	79	MBE2	112	PA10
14	CMDBUF	47	A18	80	MBE3	113	PA9
15	A20GTX	48	A19	81	MIO	114	PA8
16	S1	49	A20	82	BIAS	115	PA7
17	V _{SS}	50	V _{SS}	83	V _{DD}	116	V _{DD}
18	V _{SS}	51	V _{SS}	84	HLDA	117	V _{SS}
19	S0	52	A21	85	MMCMD	118	PA6
20	CMD	53	A22	86	SBHE	119	PA5
21	UCHMSTR	54	A23	87	V _{SS}	120	PA4
22	A0	55	A24	88	PA31	121	PA3
23	A1	56	A25	89	PA30	122	PA2
24	V _{DD}	57	V _{DD}	90	PA29	123	BE1
25	A2	58	A26	91	PA28	124	BE0
26	A3	59	A27	92	PA27	125	IOA16
27	V _{SS}	60	V _{SS}	93	PA26	126	IOA15
28	A4	61	A28	94	PA25	127	IOA14
29	A5	62	A29	95	PA24	128	IOA13
30	A6	63	A30	96	PA23	129	IOA12
31	A7	64	A31	97	PA22	130	IOA11
32	V _{SS}	65	V _{SS}	98	V _{SS}	131	IOA10
33	A8	66	MODE	99	PA21	132	V _{SS}

Table 1. Address Buffer Mode (Mode = 0) Pinout

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
1	IOD9	34	D9	67	TEST	100	V _{DD}
2	IOD8	35	V _{DD}	68	RESERVED	101	PD20
3	V _{DD}	36	D10	69	RESERVED	102	PD19
4	IOD7	37	D11	70	RESERVED	103	PD18
5	IOD6	38	V _{SS}	71	RESERVED	104	PD17
6	IOD5	39	D12	72	RESERVED	105	PD16
7	IOD4	40	D13	73	RESERVED	106	PD15
8	IOD3	41	D14	74	RESERVED	107	PD14
9	IOD2	42	D15	75	RESERVED	108	PD13
10	IOD1	43	V _{SS}	76	V _{SS}	109	V _{SS}
11	IOD0	44	D16	77	RESERVED	110	PD12
12	IODEN	45	D17	78	RESERVED	111	PD11
13	IODTR	46	V _{DD}	79	RESERVED	112	PD10
14	WRLE	47	D18	80	RESERVED	113	PD9
15	WRENH	48	D19	81	RESERVED	114	PD8
16	WRENT	49	D20	82	BIAS	115	PD7
17	V _{SS}	50	V _{SS}	83	V _{DD}	116	V _{DD}
18	V _{SS}	51	V _{SS}	84	SWPDIR	117	V _{SS}
19	WRENO	52	D21	85	SWPWORD	118	PD6
20	RDLE0	53	D22	86	SWPBYT	119	PD5
21	RDEN	54	D23	87	V _{SS}	120	PD4
22	D0	55	D24	88	PD31	121	PD3
23	D1	56	D25	89	PD30	122	PD2
24	V _{DD}	57	V _{DD}	90	PD29	123	PD1
25	D2	58	D26	91	PD28	124	PD0
26	D3	59	D27	92	PD27	125	IODCBA
27	V _{SS}	60	V _{SS}	93	PD26	126	IOD15
28	D4	61	D28	94	PD25	127	IOD14
29	D5	62	D29	95	PD24	128	IOD13
30	D6	63	D30	96	PD23	129	IOD12
31	D7	64	D31	97	PD22	130	IOD11
32	V _{SS}	65	V _{SS}	98	V _{SS}	131	IOD10
33	D8	66	MODE	99	PD21	132	V _{SS}

Table 2. Data Buffer Mode (Mode=1) Pinout

2.0 PIN SIGNALS

PIN NO.	NAME	TYPE	FUNCTION																									
FE6022 ADDRESS BUFFER MODE																												
16	A20GTX	I	<p>ADDRESS BIT 20 GATE SIGNAL A20GTX gates Address Bit 20 of PA 20 from the processor. The signal is generated by the FE6010, and has no effect on the address when the DMA or Micro Channel master is generating the addresses. It is encoded in the following manner:</p> <table border="1"> <thead> <tr> <th>HLDA</th> <th>UCHMSTR</th> <th>A20GTX</th> <th>A20</th> <th>SOURCE DEVICE</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>80386</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>PA20</td> <td>80386</td> </tr> <tr> <td>1</td> <td>0</td> <td>x</td> <td>PA20</td> <td>DMA</td> </tr> <tr> <td>1</td> <td>1</td> <td>x</td> <td>PA20</td> <td>Micro Channel Master</td> </tr> </tbody> </table>	HLDA	UCHMSTR	A20GTX	A20	SOURCE DEVICE	0	0	0	0	80386	0	0	1	PA20	80386	1	0	x	PA20	DMA	1	1	x	PA20	Micro Channel Master
HLDA	UCHMSTR	A20GTX	A20	SOURCE DEVICE																								
0	0	0	0	80386																								
0	0	1	PA20	80386																								
1	0	x	PA20	DMA																								
1	1	x	PA20	Micro Channel Master																								
20	UCHMSTR	I	<p>CHANNEL MASTER This signal is generated by the CACP in the FE6010. When active, it indicates that a Channel master has control of the bus. It is used to control the direction of the address buffers.</p>																									
84	HLDA	I	<p>HOLD ACKNOWLEDGE The 80386 generates this signal in response to a HOLD signal from the DMA controller. When active, it indicates that the 80386 has relinquished control of the local bus.</p>																									
19	CMD	I	<p>CHANNEL COMMAND This Channel Command signal generates the latch signal that latches the Channel addresses when a Channel master has the bus.</p>																									
88 89 90 91 92 93 94 95 96 97 99 101 102 103 104 105 106 107 108 110 111 112 113 114 115 118 119 120 121	PA31 PA30 PA29 PA28 PA27 PA26 PA25 PA24 PA23 PA22 PA21 PA20 PA19 PA18 PA17 PA16 PA15 PA14 PA13 PA12 PA11 PA10 PA9 PA8 PA7 PA6 PA5 PA4 PA3	I/O	<p>PROCESSOR ADDRESS BUS This is the local processor address bus on the motherboard, and interfaces directly with the 80386 address bus. It is an input for 80386/DMA cycles and output for master cycles.</p>																									

PIN NO.	NAME	TYPE	FUNCTION						
86	$\overline{\text{SBHE}}$	I	SYSTEM BYTE HIGH ENABLE The System Byte High Enable signal on the Channel interfaces directly to $\overline{\text{SBHE}}$ on the Channel. When the address flow is from the processor bus to the Channel bus, the FE6030 generates this signal as a decode of $\overline{\text{BE}}(3:0)$. When the address flow goes from the Channel bus to the processor bus, this signal is used in the central translator function.						
82	MIO	I/O	LOCAL BUS MIO The MIO signal is on the local bus, and interfaces directly with the MIO# signal on the 80386. When a Channel master accesses the system board DRAM, this signal is a latched version of the MMIO signal.						
68	MMIO	I/O	CHANNEL MIO This signal interfaces directly with the Channel MIO signal, a delayed version of the $\overline{\text{CMD}}$ signal generated by the FE6000. When the 80386 or the DMA accesses the Channel, this signal is the same as MIO.						
14	$\overline{\text{CMDBUF}}$	I	CHANNEL BUFFER This signal latches the Channel addresses for the IOA (16:0) address bus. It is generated by the FE6000, and is a delayed version of the $\overline{\text{CMD}}$ signal.						
125 126 127 128 129 130 131 1 2 4 5 6 7 8 9 10 11	IOA16 IOA15 IOA14 IOA13 IOA12 IOA11 IOA10 IOA9 IOA8 IOA7 IOA6 IOA5 IOA4 IOA3 IOA2 IOA1 IOA0	O	I/O ADDRESS BUS This is the I/O address bus on the system board. It is the latched version of the addresses on the Channel. The I/O address bus supplies the addresses to all the Channel peripherals on the system board, such as the video, floppy, serial port, parallel port, timer and interrupt controllers, and EPROM.						
16 19	$\overline{\text{S1}}$ $\overline{\text{S0}}$	I	CHANNEL CONTROL SIGNALS These two signals interface directly to the Channel $\overline{\text{S}}(1:0)$ signals. Together with MADE24, MMIO, and the Channel address, it generates the PROM chip selects.						
13	MADE24	I/O	CHANNEL MADE24 SIGNAL This signal directly interfaces with the Channel MADE24 signal. In combination with $\overline{\text{S}}(1:0)$ and MMIO, it generates the PROM chip selects. During 80386/DMA cycles, this signal is an output signal. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>ADDRESSES</th> <th>MADE24</th> </tr> </thead> <tbody> <tr> <td>0-16 MBytes</td> <td>1</td> </tr> <tr> <td>>16 MBytes</td> <td>0</td> </tr> </tbody> </table>	ADDRESSES	MADE24	0-16 MBytes	1	>16 MBytes	0
ADDRESSES	MADE24								
0-16 MBytes	1								
>16 MBytes	0								
85	$\overline{\text{MMCMD}}$	I	CHANNEL MATCHED MEMORY COMMAND This is the Matched Memory Command signal on the Channel. Together with $\overline{\text{CMD}}$, it generates the UCHCMD signal.						
19	$\overline{\text{CMD}}$	I	CHANNEL COMMAND This is the Command signal on the Channel, which, together with $\overline{\text{MMCMD}}$, generates the UCHCMD signal.						

PIN NO.	NAME	TYPE	FUNCTION
71 72	PROMCSL PROMCSH	O O	<p>PROM CHIP SELECT (Low) PROM CHIP SELECT (High)</p> <p>These signals select the two 64K x 8 (27512) PROMs which together form the 128K of PROM on the system board. The two PROMs are organized into even and odd banks, providing a 16-bit wide interface. PROMCSL selects the even banks and PROMCSH selects the odd banks.</p> <p>Configurations with 8-bit wide, 1 M bit PROMs (27010) are also possible. In such a case, PROM Chip Select is generated by executing a logical OR of PROMCSL and PROMCSH. To get the BIOS to execute faster, the PROM can be mapped to the DRAM and executed from there.</p> <p>The PROMs are located at 000E0000H - 000FFFFFH and at FFFE0000 - FFFFFFFFH. An access to either of these locations generates the chip selects for the PROM. However, a Channel cycle to access the PROM will only be run if an access is made to FFFE0000 - FFFFFFFFH, or if a read access is made to E0000 - FFFFF, and the PROM is not mapped to RAM. Writes to these addresses are ignored.</p>
69	UCHCMD	O	<p>COMMAND INDICATION</p> <p>This signal is the logical OR of the CMD and MMCMD signals, and indicates that a command is present on the Channel. It is used in the FE6010 diagnostic interface.</p>
70	EOT	O	<p>END-OF-CYCLE</p> <p>This signal is activated when CMD and S(1:0) are inactive. The CACP controller inside the FE6010 uses this signal and BURST to detect an End-of-cycle condition.</p>
67	TEST	I	<p>TEST PIN</p> <p>This is an active low pin to facilitate board-level testing. When low, this signal tristates all outputs and bi-directional signal lines so that an ATE tester can drive these signals instead.</p>
82	BIAS	I	<p>BIAS PIN</p> <p>This pin controls the biasing of the internal buffers, and should be pulled low with a 1.25K ±1% resistor.</p>
66	MODE	I	<p>MODE PIN</p> <p>This pin determines the mode of operation for the FE6022 device. When tied to VDD, it puts the FE6022 into the data buffer mode; when it is tied to ground, it puts it into the address buffer mode.</p>
3, 24, 35, 46,57, 83, 100, 116	VDD	I	+5 V Power Supply
17, 18, 27, 32, 38, 43, 50, 51, 60, 65, 76, 87, 98, 109, 117, 132	VSS	I	0 V Ground

PIN NO.	NAME	TYPE	FUNCTION
FE6022 DATA BUFFER MODE			
		I/O	PROCESSOR BUS LINES These processor data bus signal lines connect directly to the 80386 data bus.

CYCLE	PD(31:0) SIGNAL DRIVER	D(31:0) SIGNAL DRIVER
80386/DMA Writes to the Channel	80386/DMA	FE6022
Master reads from system board DRAM	DRAM Data Buffers	FE6022
80386/DMA Reads from Channel	FE6022	Channel Slave
Master Writes to system board DRAM	FE6022	Channel Master

PIN NO.	NAME	TYPE	FUNCTION
		I/O	CHANNEL BUS LINES These Channel data bus signal lines connect directly to the Channel data bus.
88	PD31		
89	PD30		
90	PD29		
91	PD28		
92	PD27		
93	PD26		
94	PD25		
95	PD24		
96	PD23		
97	PD22		
99	PD21		
101	PD20		
102	PD19		
103	PD18		
104	PD17		
105	PD16		
106	PD15		
107	PD14		
108	PD13		
110	PD12		
111	PD11		
112	PD10		
113	PD9		
114	PD8		
115	PD7		
118	PD6		
119	PD5		
120	PD4		
121	PD3		
122	PD2		
123	PD1		
124	PD0		

PIN NO.	NAME	TYPE	FUNCTION												
20	$\overline{\text{RDEN}}$	I	READ ENABLE This read-enable signal enables Bits PD(31:0) in the buffer during data flow from the Channel data processor data bus. The signals are active when the 80386 or the DMA performs a read from the Channel, or when the Channel master writes to the system board RAM.												
19	$\overline{\text{RDLE0}}$	I	READ LATCH ENABLE 0 This signal is the latch enable signal for Byte 0 (7:0). When the 80386 or the DMA performs a cycle to an 8-bit device on the Channel, the cycle is split in two. This signal latches the data during the first cycle.												
15 17 19	$\overline{\text{WRENH}}$ $\overline{\text{WREN1}}$ $\overline{\text{WRENO}}$	I	WRITE ENABLE (HIGH, 1:0) This signal enables the buffer during a data flow from the processor data bus to the Channel data bus D (31:0). The signals control Bytes 0 (7:0) ($\overline{\text{WRENO}}$), 1 (15:8) ($\overline{\text{WREN1}}$), and the upper word (31:16) ($\overline{\text{WRENH}}$). They are valid when the 80386 or the DMA performs a write operation to the Channel or when a Channel master performs a read from the motherboard RAM.												
14	$\overline{\text{WRLE}}$	I	WRITE LATCH ENABLE This write latch enable signal latches the write data during an 80386 or DMA write operation to the Channel. It also provides the write-data-hold time required by the Channel during these operations. This signal also latches the data when the 80386 or the DMA writes to an 8-bit port and the cycle has to be split in two.												
86	$\overline{\text{SWPBYT}}$	I	BYTE SWAP When the 80386 or the DMA accesses an 8-bit port, this signal is used to swap the data to the correct byte: Bits 7-0 are swapped to Bits 15-8 for a Read operation; Bits 15-8 are swapped to Bits 7-0 for a Write operation.												
85	$\overline{\text{SWPWORD}}$	I	WORD SWAP This signal swaps words when a 16-bit Channel master communicates with a 32-bit slave. This function on the Channel is called Data Steering.												
84	$\overline{\text{SWPDIR}}$ ($\overline{\text{COPRES}}$)	I	SWAP DIRECTION At power-up, the state of this signal is latched by the FE6030 to determine the presence of the numeric coprocessor. In normal operation, this signal determines the direction of the byte-swap or word-swap buffers. <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">$\overline{\text{SWPDIR}}$</th> <th colspan="2" style="text-align: center;">DIRECTION OF TRANSFER</th> </tr> <tr> <th></th> <th style="text-align: center;">$\overline{\text{BYTE SWAP}}$</th> <th style="text-align: center;">$\overline{\text{WORD SWAP}}$</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">(7:0) to (15:8)</td> <td style="text-align: center;">(15:8) to (31:16)</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">(15:8) to (7:0)</td> <td style="text-align: center;">(31:16) to (15:0)</td> </tr> </tbody> </table>	$\overline{\text{SWPDIR}}$	DIRECTION OF TRANSFER			$\overline{\text{BYTE SWAP}}$	$\overline{\text{WORD SWAP}}$	0	(7:0) to (15:8)	(15:8) to (31:16)	1	(15:8) to (7:0)	(31:16) to (15:0)
$\overline{\text{SWPDIR}}$	DIRECTION OF TRANSFER														
	$\overline{\text{BYTE SWAP}}$	$\overline{\text{WORD SWAP}}$													
0	(7:0) to (15:8)	(15:8) to (31:16)													
1	(15:8) to (7:0)	(31:16) to (15:0)													
11, 9-3, 1, 132, 130-125	IOD (15:0) to IOD (0:0)	I/O	16-BIT I/O DATA BUS This is the 16-bit I/O data bus, which provides support for devices eight bits or sixteen bits wide.												
14	$\overline{\text{IODTR}}$	I	I/O DATA TRANSMIT/RECEIVE The I/O Data Transmit/Receive signal controls the direction of the I/O data buffers inside the FE6022. The signal itself is generated by the FE6000 device. <table style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">$\overline{\text{IODTR}}$</th> <th style="text-align: center;">DIRECTION</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">D(15:0) to IOD(15:0)</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">IOD(15:0) to D(15:0)</td> </tr> </tbody> </table>	$\overline{\text{IODTR}}$	DIRECTION	1	D(15:0) to IOD(15:0)	0	IOD(15:0) to D(15:0)						
$\overline{\text{IODTR}}$	DIRECTION														
1	D(15:0) to IOD(15:0)														
0	IOD(15:0) to D(15:0)														

PIN NO.	NAME	TYPE	FUNCTION
13	$\overline{\text{IODEN}}$	I	$\overline{\text{I/O DATA ENABLE}}$ The I/O Data Enable signal enables the I/O data buffers and is generated by the FE6000. When it is active, the FE6022 drives either D(15:0) or IOD(15:0), depending on the direction set by the $\overline{\text{IODR}}$ signal.
12	IODCBA	I	I/O DATA CLOCK The I/O Data Clock signal is used to latch the data during reads from the Channel peripherals on the I/O bus. The MEMRD, MEMWR, IORD, and IOWR commands to the peripherals are shorter than the Channel $\overline{\text{CMD}}$ signal. This signal ensures that the data being read meets the timings to the Channel $\overline{\text{CMD}}$ signal.
67	$\overline{\text{TEST}}$	I	$\overline{\text{TEST PIN}}$ This is an active low pin to facilitate board-level testing. When low, this signal tristates all outputs and bi-directional signal lines so that an ATE tester can drive these signals instead.
66	MODE	I	MODE PIN This pin determines the mode of operation for the FE6022 device. When tied to V_{DD} , it puts the FE6022 into the data buffer mode; when it is tied to ground, it puts it into the address buffer mode.
82	BIAS	I	BIAS PIN This pin controls the biasing of the internal buffers, and should be pulled low with a 1.25K $\pm 1\%$ resistor.
3, 24, 35, 46, 57, 83, 100, 116	V_{DD}	I	+5 V Power Supply
17, 18, 27, 32, 38, 43, 50, 51, 60, 65, 76, 87, 98, 109, 117, 132	V_{SS}	I	0 V Ground
68, 69, 70, 71, 72, 73, 74, 75, 77, 78, 79, 80, 81	Reserved	-	RESERVED PINS These pins should not be connected.




Figure 5. Address Chnl Master Accesses Translate Function




Figure 6. Address Mode Channel Master Accesses




Figure 7. Address Mode: 80386/DMA Channel Accesses




Figure 8. Data Mode: 80386/DMA Reads from the Channel




Figure 9. Data: 80386/DMA Reads from the Chnl with Swap




Figure 10. Data: 80386/DMA Writes to the Channel




Figure 11. Data: 80386/DMA Writes to the Chnl with Swap




Figure 12. Data Mode: Channel Master Word Swap

3.0 TECHNICAL SPECIFICATIONS

3.1 ABSOLUTE MAXIMUM RATINGS

The absolute maximum stress ratings for the FE6022 devices are tabulated below. Permanent damage to the devices could result from exposing it to conditions exceeding these ratings.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	$V_{DD} - V_{SS}$	0	7	V
Input Voltage	V_{IABS}	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
Bias on Output Pin	V_{OABS}	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
Storage Temperature	T_s	-40	125	°C

3.2 NORMAL OPERATING CONDITIONS

Exposing the FE6022 to conditions exceeding the normal operating conditions for extended periods of time can affect the long-term reliability of the device.

$V_{SS} = 0\text{ V}$

PARAMETER	SYMBOL	MIN	MAX	UNITS
Power Supply Voltage	V_{DD}	4.75	5.25	V
Ambient Temperature	T_A	0	70	°C
Input Voltage	V_{IN}	-0.3	$V_{DD} + 0.3$	V
Power Dissipation	P_w	-	TBD	mW
Supply Current	I_{DD}	-	TBD	mA

3.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Capacitance @ $f_c = 1\text{ MHz}$	C_i	-	5	pF
I/O Capacitance	C_{IO}	-	10	pF
Logic High Input Voltage	V_{IH}	2.0	-	V
Logic Low Input Voltage	V_{IL}	-	0.8	V
Input Leakage	I_{IL}	-	+10	μA
Tristate Output Leakage	I_{OL}	-	+30	μA
I/O Pin Leakage	I_{OL}	-	+40	μA
FE6022 ADDRESS BUFFER MODE (MODE = 0)				
OUTPUTS PROMCSL, PROMCSH, EOT, UCHCMD, PA(2:31)*				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	4	-	mA
OUTPUTS BE(3:0), MIO*				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	6	-	mA
OUTPUT IOA(16:0)				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	8	-	mA
ALL OTHER OUTPUTS*				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	24	-	mA

PARAMETER	SYMBOL	MIN	MAX	UNITS
FE6022 DATA BUFFER MODE (MODE = 1)				
OUTPUTS PD(31:0)*				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	4	-	mA
OUTPUTS IOD(15:0)*				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	6	-	mA
OUTPUT D(31:0)				
Source Current @ $V_{OH} = 2.4\text{ V}$	I_{OH}	-	-	mA
Sink Current @ $V_{OL} = 0.4\text{ V}$	I_{OL}	8	-	mA

*The following signals are bi-directional: PA(31:2), $\overline{BE}(3:0)$, MIO, MADE24, TR32, MMIO, $\overline{MBE}(3:0)$, A(31:1), \overline{SBHE} , PD(31:0), IOD(15:0), and D(31:0).

NOTE

1.The input pin "BIAS" is connected externally to ground through a 1% 1.25 K ohm resistor, and is part of an internal biasing circuit. Capacitance, leakage, and threshold measurements on this pin do not apply.

2.The following signals have internal pullups of 20K: $\overline{BE}(3:2)$, $\overline{MBE}(3:0)$, MMIO, MIO.

3.When TEST = 0, all outputs and bi-directional signal lines are tristated.

3.4 A.C. LOAD SPECIFICATIONS

SIGNAL	SYMBOL	MIN	MAX	UNITS
FE6022 ADDRESS BUFFER MODE (MODE = 0)				
PROMCSL, PROMCSH, EOT, UCHCMD	CL	50	-	pF
$\overline{BE}(3:0)$, MIO*	CL	120	-	pF
PA(31:2), IOA(16:0)*	CL	120	-	pF
MADE24, TR32, MMIO, MMC, $\overline{MBE}(3:0)$, A(31:1), \overline{SBHE} *	CL	240	-	pF
FE6022 DATA BUFFER MODE (MODE = 1)				
PD(31:0), IOD(15:0)*	CL	120	-	pF
D(31:0)*	CL	240	-	pF

*The following signals are bi-directional: PA(31:2), $\overline{BE}(3:0)$, MIO, MADE24, TR32, MMIO, $\overline{MBE}(3:0)$, A(31:1), \overline{SBHE} , PD(31:0), IOD(15:0), and D(31:0).

NOTE

1.The following signals have internal pullups of 20K: $\overline{BE}(3:2)$, $\overline{MBE}(3:0)$, MMIO, MIO.

4.0 TIMING

PARAM	DESCRIPTION	MIN	MAX	UNITS
T1	Propagation Delay			ns
	A1, \overline{SBHE} , $\overline{MBE}(3:0)$ to $\overline{BE}(3:0)$		28	ns
	PA(31:2), to A(31:2)		26	ns
	A(31:0) to PA(31:2), $\overline{BE}(3:0)$	26	28	ns
	A20GTX to A20		26	ns
	MIO to MMIO		25	ns
	MMIO to MIO		25	ns
	TR32, A(1:0), \overline{SBHE} to $\overline{MBE}(3:0)$ or $\overline{BE}(3:0)$		28	ns
	$\overline{BE}(3:0)$	-	28	ns
T2	\overline{CMD} , \overline{MMCMD} , to UCHCMD	-	20	ns
T3	$\overline{S}(1:0)$, \overline{CMD} to EOT	-	25	ns

Table 3 Address Buffer Mode Timings (ns)

PARAM	DESCRIPTION	MIN	MAX	UNITS
T4A	MIO, S(1:0), MADE24, A(0, 31:17)	-	27	ns
	SBHE to PROMCSL, PROMCSH	-	27	ns
T4B	PA(17:13), A20GTX, HLDA, UCHMSTR to	-	54	ns
	PROMCSL, PROMCSH	-	54	ns
T5A	A(16:0), to IOA(16:0)	-	25	ns
T5B	PA(16:2), BE(3:0) to IOA(16:0)	-	50	ns
T6	HLDA to MMC or MADE24	-	25	ns
T7A	Setup to Falling Edge of CMD, MADE24, 5432, MIO,	10	-	ns
	MMIO, PA(31:2), BE(3:0), A(31:0), MBE(3:0),	10	-	ns
	SBHE, S(1:0)	10	-	ns
T7B	Setup to Falling Edge of CMD	40	-	ns
	A20GTX, UCHMSTR, HLDA	40	-	ns
T8A	Hold from Falling Edge of MCMD, MADE24, TR32,	10	-	ns
	MIO, MMIO, PA(31:2), BE(3:0), A(31:0),	10	-	ns
	MBE(3:0), SBHE, S(1:0)	10	-	ns
T8B	Hold from Falling Edge of CMD	15	-	ns
	A20GTX, UCHMSTR, HLDA	15	-	ns
T9	CMD Inactive Pulse Width	30	-	ns
T10A	Setup to Rising Edge of CMDBUF	10	-	ns
	PA(31:2), BE(3:0), A(15:0)	10	-	ns
T10B	Setup to Rising Edge of CMD	5	-	ns
T11	Hold from Rising Edge of CMDBUF	5	-	ns
	PA (31:2), BE(3:0), A(15:0)	5	-	ns
T12	CMDBUF Inactive Pulse Width	30	-	ns
T13A	Disable - from UCHMSTR	21	-	ns
	A(31:1), MBE(3:0), MMIO, MADE24,	21	-	ns
	TR32, SBHE, PA(31:2), BE(3:0), MIO	21	-	ns
T13B	Enable - from UCHMSTR	26	-	ns
	A(31:1), MBE(3:0), MMIO, MADE24,	26	-	ns
	TR32, SBHE, PA(31:2), BE(3:0), MIO	26	-	ns

Table 3 (Cont) Address Buffer Mode Timings (ns)




Figure 13. Address Buffer Mode: Propagation Delay Timings




Figure 14. Address Buffer Mode: Latch Timings




Figure 15. Address Buffer Mode: Float/Enable Timings

PARAM	DESCRIPTION	MIN	MAX	UNITS
T1	Output Enable/Disable	-	-	ns
	$\overline{WREN0}$ to D(7:0)	-	26	ns
	$\overline{WREN1}$ to D(15:8)	-	26	ns
	\overline{WRENH} to D(31:16)	-	26	ns
	\overline{RDEN} to PD(31:0)	-	28	ns
	\overline{IODEN} or \overline{IODTR} to D(15:0) or IOD(15:0)	-	25	ns
T2	Propagation Delay in Transparent Mode	-	-	ns
	PD(31:0) to D(31:0)	-	26	ns
	D(31:0) to PD(31:0)	-	26	ns
T3	Latch Enable to Data	-	-	ns
	\overline{WRLE} to D(31:0) (\overline{WRENx} active)	-	15	ns
	$\overline{RDLE0}$ to PD(7:0) (\overline{RDENL} active)	-	15	ns
T4A	Data Setup to Latch Enable	-	-	ns
	D(7:0) to $\overline{RDLE0}$	10	-	ns
	IOD(15:0) to IODCBA	10	-	ns
T4B	Data Setup to Latch Enable	20	-	ns
	PD(31:0) to \overline{WRLE}	20	-	ns
T5	Data Hold from Latch Enable	5	-	ns
	D(7:0) from $\overline{RDLE0}$	5	-	ns
	IOD(15:0) from IODCBA	5	-	ns
	PD(31:0) from \overline{WRLE}	5	-	ns
T6A	Latch Enable Active Pulse Width	15	-	ns
	\overline{WRLE} , $\overline{RDLE0}$, IODCBA	15	-	ns
T6B	Latch Enable Active Pulse Width	30	-	ns
	\overline{WRLE} , $\overline{RDLE0}$, IODCBA	30	-	ns
T7	Propagation Delay	-	-	ns
	\overline{SWPDIR} to D() or PD()	28	30	ns
	\overline{SWPBYT} to D() or PD()	28	28	ns
	$\overline{SWPWORD}$ to D() or PD()	28	28	ns

Table 4. Data Buffer Mode Timings (ns)




Figure 16. Data Buffer Mode: Propagation Delay Timings




Figure 17. Data Buffer Mode: Latch Timings




Figure 18. Address Buffer Mode Pin Layout Diagram




Figure 19. Data Buffer Mode Pin Layout Diagram




Figure 20. 132-Pin JEDEC Flat Pack Packaging Diagram




Figure 21. Socket Diagram