Advance Information

FE6010 DMA and Channel Control Logic

- □ Completely compatible with the IBM Personal System/2* Models 70 and 80
- □ Configurable for systems based on the 80386 (FE6500) or the 80386SX
- □ 16, 20, and 25 MHz Clock Speeds to Maximize Flexibility and Performance
- ☐ Half-speed 80387/80387SX Operation
- 4-Gigabyte Enhanced Addressing

- ☐ Micro Channel* Arbitration Control Logic
- ☐ Functionality equivalent to two 8237 DMA controllers with Extended Mode Support
- ☐ Clock, Resets, and Parity Latch Control
- □ Extended Setup FacilityTM (ESF)TM
- □ Low Power 1.25 Micron CMOS Technology
- □ 132-Lead JEDEC Plastic Quad Flat Pack

The FE6010 integrated circuit forms part of Western Digital's innovative FE6500 chip set, facilitating the design and implementation of boards equivalent to the Model 70 and 80 system boards. It decreases design complexity and saves space by combining the functions of many discrete arrays and components, while reducing system cost and increasing system reliability.

The Extended Setup Facility is a Western Digital enhancement, designed to allow more functionality such as a Winchester Controller, LAN Adapter or additional serial port to be added on to the system board. It provides product differentiation at the system level and helps hold down costs. The general block diagram in Figure 1 illustrates a typical system using the FE6500 chip set. Devices with bold outlines are available from Western Digital Corporation.




Figure 1. System Block Diagram

^(*) IBM and AT are registered trademarks and Personal System/2, PS/2, Micro Channel, and Micro Channel Architecture are trademarks of international Business Machines Corporation. Intel is a registered trademark of Intel Corporation. Western Digital is a registered trademark of Western Digital Corporation. Faraday is a registered trademark and Extended-Setup Facility and ESF are trademarks of Western Digital Corporation.

Additional References

IBM PS/2 Model 70 Technical Reference Manual IBM PS/2 Model 80 Technical Reference Manual Intel* Microprocessor and Peripheral Handbook

Disclaimer

Western Digital Corporation makes no representation or warranty of any kind with regard to the hardware and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Western Digital Corporation reserves the right to revise this hardware and associated documentation and to make changes from time to time in the content without obligation of Western Digital Corporation to notify any person of such revisions or changes.

Copyright

Copyright © 1988 Western Digital Corporation. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Western Digital Corporation, 2445 McCabe Way, Irvine, CA 92714.

Western Digital Corporation reserves the right to make changes or improvements to the equipment, software, hardware, and documentation described herein at any time and without notice.

Table of Contents

1.0 PIN DESCRIPTION
2.0 DMA CONTROLLER
2.1 DMA INTERFACE
2.2 INTERNAL ARCHITECTURE
2.2.1 Address Translator
2.2.2 RAM Registers
2.2.3 DMA Registers
2.2.4 Transfer Control
2.2.5 Register Control
2.2.6 Work Registers
2.2.6 Work Registers
2.3.1 Compatibility Mode
2.3.2 Extended Mode
2.3.3 Enhanced Mode
2.4 DMA OPERATION
2.4.1 Single Transfer Mode
2.4.2 Demand Transfer Mode
2.4.3 Verify Mode
2.4.4 Submodes
2.4.5 Boundary And End Conditions
2.4.6 Direct Commands
2.4.7 Enhanced Mode
3.0 RESET CONTROL
4.0 ARBITRATION CONTROL (AC)
4.1 ARBITRATION REGISTER
4.2 ARBITRATION CONTROL FUNCTIONS
4.2.1 Execute Arbitration Cycles
4.2.2 Arbitrate the Local CPU Bus
4.2.3 Regulate Arbitration Cycle Duration
4.2.4 Arbitration Monitor
4.2.5 Floopy Disk Controller DMA Interface
4.3 PREEMPT GENERATOR
4.3.1 Floppy Controller DMA Request
4.3.2 Refresh Request
4.3.3 Arbitration Register Bit 6 Set
4.3.4 Interrupt Request
5.0 SYSTEM FUNCTIONS
6.0 HALF-SPEED INTERFACE
7.0 DIAGNOSTICS
7.1 DIAGNOSTIC REGISTER 1
7.2 DIAGNOSTIC REGISTER 2
7.3 DIAGNOSTIC REGISTER 3
7.4 DIAGNOSTIC REGISTER 4
7.5 DIAGNOSTIC REGISTER 5
7.6 DIAGNOSTIC REGISTER 6
8.0 EXTENDED SETUP FACILITY (ESF)
8 1 ESE ACCESS
8.1 ESF ACCESS
8.2 ESF ADDRESS MAPS
9.0 THE FE6010 IN 80386 AND 80386SX ENVIRONMENTS
10.0 TECHNICAL SPECIFICATIONS
10.1 ABSOLUTE MAXIMUM RATINGS
10.2 NORMAL OPERATING CONDITIONS
10.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)
10.4 A.C TEST LOADS
11.0 TIMING

List of Figures

Figure 1. System Block Diagram	Cove
Figure 2. FE6010 Block Diagram	1
Figure 3. Pin Diagram	2
Figure 4. Non-Pipelined Mode Timing Diagram	11
Figure 5. Pipelined Mode Timing Diagram	12
Figure 6. Read Cycle With Auto-Initialize	15
Figure 7. Mask Register Format	16
Figure 8. Mode Register Format	16
Figure 9. Arbus Register Format	17
Figure 10. Status Register Format	17
Figure 11. Extended Function Register (EFR)(0018H)	19
Figure 12. Enhanced Addressing Register ESF:018CH	20
Figure 13. 16-Bit Read Transfer With Transfer Count Expiration	21
Figure 14. 16-Bit Write Transfer With Transfer Count Expiration	22
Figure 15. Write Cycle At Address N + 1 To 16-Bit Memory, Illustrated With 2 Wait States	23
Figure 16. Verify Transfer With Transfer Count Expiration	24
Figure 17. Verify Cycle At Address N + 3	25
Figure 18. Arbitration Register Format (0090H)	26
Figure 19. System Clock and Reset Control	27
Figure 20. PVGA Register Format	29
Figure 21. 80387 Half-Speed Interface	30
Figure 22. 80387 Half-Speed Interface Timing Diagram	31
Figure 23. ECR and ESF Block Diagram	33
Figure 24. Extended Setup Facility Overview	34
Figure 25. Arbitration Timing	39
Figure 26. Floppy Request Cycle	40
Figure 27. Input Clock Specifications	41
Figure 28. Input Clock Specifications II	41
Figure 29. FE6010 Output Valid Delay Timing	42
Figure 30. FE6010 Output Valide Delay Timing II	42
Figure 31. Bus Tristate Timings	43
Figure 32. Input Setup and Hold Timings	44
Figure 33. Diagnostic Interface Timing	44
Figure 34. Device Enable Timings	45
Figure 35. Pin Layout Diagram - Top View	46
Figure 36. 132-Pin JEDEC Flat Pack Packaging Diagram	47
Figure 37. Socket Diagram :	48
List of Tables	
•	
Table 1. Pin Signals	
Table 2. System Level I/O Map	4
Table 2. DMA Register Allocation	13
Table 3. DMA Register Allocation	16
Table 5. Extended Mode I/O Addresses	18
Table 6 Clock Rate Definitions	19
Table 6. Clock Rate Definitions	26
Table 9. ESE Registers for an EE6600 System	28
Table 8. ESF Registers for an FE6500 System	35
Table 9. Arbitration Cycles (In ns)	40
Table 10. Floppy Request Cycles	41




Figure 2. FE6010 Block Diagram




Figure 3. Pin Diagram

PIN	_	NAME	PIN	_	NAME	PIN	_	NAME	PIN	_	NAME
1	-	CLK2	34	_	PD7	67	-	REFRESH	100		VDO
2	-	Vss ·	35	_	Vss	68	_	BEO	101		PA17
3	_	CLK	36	_	PD8	69	-	BE1	102		PA16
4	_	CLK2387	37	_	PD9	70	_	BE2	103		PA15
5	_	V _{DO}	38	_	PD10	71	_	BE3	104	_	PA14
6	-	CLK387	39	_	PD11 ·	72	_	Vss	105		PA13
7	-	EOT	40	_	PD12	73	_	ADS	106	_	PA12
8	-	REFREQ	41	_	PD13	74	_	MIO	107		PA11
9	-	UCHCMD	42	-	PD14	75	-	DC	108	_	Vss
10	-	A20GATE	43 .	-	Vss	76	-	WR	109	-	PA10
11	-	No Connect	44	-	PD15	77		RESET	110	-	PA9
12	-	INTR	45	-	PD16	78	-	RES386	111	_	PA8
13	-	PWRGOOD		-	PD17	79	-	RES387	112	-	PA7
14	-	SHUTDOWN		-	PD18	80	-	CDSETEN	113	_	PA6
	-	BURST	48	_	PD19	81	_	VGAEN	114	-	PA5
	-	TEST	49	-	PD20	82	-	EDRENA	115	_	PA4
• • •	-	Vss		-	Vss	83	-	Voo	116	_	V _{DD}
	-	PREEMPT	51	-	PD21	84	-	PA31	117	_	PA3
19	-	ARB0		-	PD22	85	-	PA30	118	_	PA2
20	-	ARB1		-	PD23	86	-	PA29 ·	119	-	NMI
21	-	ARB2		_	PD24	87	-	Vss	120	-	ENPCHK
22	-	ARB3		-	Voo	88		PA28	121	-	DACK
23	-	Vss		-	PD25	89	-	PA27	122	-	ADSO
24	-	CHRESET	••		PD26	90	-	PA26	123	-	RDY0387
25	-	CHCK		-	PD27	91		PA25	124	-	RDY0
	-	PD0		-	PD28	92		PA24	125	-	FDDRQ
27	-	PD1		-	PD29	93	-	PA23	126	-	UCHMSTR
28	-	PD2	61	-	PD30	94	-	PA22	127	-	A20GTX
29	-	PD3		_	PD31	95	-	Vss	128	-	Vss
30	-	V _{DD}		-	HOLD	96		PA21	129	-	HLDA
	-	PD4	••	-	Vss	97		PA20	130	-	BS16
		P05	•••	-	ARB/GNT	98	-	PA19	131	-	NA
33	-	PD6	66	-	TC	99	-	PA18	132		RDY

1.0 PIN DESCRIPTION

The signals assigned to the different pins are grouped according to their function, and discussed individually in Table 1.

■ RESET CONTROLS

The Reset Control block in the FE6010 generates three levels of resets, compatible with the Model 70/80.

- A system reset, RESET, which resets all the devices in the system.
- An 80386 reset, RES386, which only resets the 80386 microprocessor. The synchronization of this signal to the 80386 clock, CLK2, must be done externally.
- An 80387 reset, RES387, which only resets the 80387 numeric coprocessor. Synchronizing this signal to the 80387 clock, CLK2387, must be executed externally.

NOTE

The FE6010 is compatible with both the 80386 and the 80386SX microprocessors. In the following description, any references to the system microprocessor refer to both the 80386 and the 80386SX, unless specifically stated otherwise. Similarly, any references to the NPX (Numeric coprocessor extension) refer to the both the 80387 and the 80387SX, unless explicitly stated otherwise. Section 9.0 describes the differences in implementation on an 80386 system versus an 80386SX system.

■ ARBITRATION CONTROL

The Arbitration Control block in the FE6010 arbitrates between different masters requesting use of the bus at the same time. The Central Arbitration Control Point (CACP) controls the arbitration timing in accordance with Channel specifications.

■ DMA CONTROLLER SIGNALS

The DMA Controller on the FE6010 is fully compatible with the Model 70/80 in the basic mode. In addition, the Faraday FE6010 provides an enhanced addressing mode, the 4Gig Mode, to enhance the DMA addressing capability.

NOTE

The registers implemented on the FE6010 can only be accessed by the system microprocessor.

■ NUMERIC COPROCESSOR EXTENSION (NPX) HALF-SPEED INTERFACE

The NPX half-speed interface allows the NPX to be operated at half the speed of the CPU. A half-speed NPX interface is useful in systems where the cost-performance requirements dictate an inexpensive coprocessor. In an 80386 system, the coprocessor used is an 80387; on an 80386SX system it is an 80387SX.

DECODES

This interface is used to diagnose errors in the system. This block implements the decodes for system-wide functions.

■ DIAGNOSTICS

The diagnostic signals recover the state of the bus after an error condition. For more details, see Section 7.6.

■ PARITY LATCH CONTROL

This signal interfaces with external parity latches and provides the capability to latch parity errors.

MISCELLANEOUS

The V_{DD} signals indicate the +5V power supply, and the V_{SS} signals indicate the 0V ground.

PIN NO.	NAME	TYPE	FUNCTION		-			
		L	CLOCK RESET COM	ITROL				
14	SHUTDOWN	I	SHUT DOWN — This signal initiates a system MPU reset, and is generated by the 8X4 keyboard controller, as commanded by the system MPU.					
13	PWRGOOD	1	POWER SUPPLY VOLTAGE S indicates the state of the power the state of this line.		_	=		
77	RESET	0	SYSTEM RESET - This system with CLK2, resets all the comporefreshes take place.				•	
78	RES386	0	80386 RESET — This signal is Keyboard Shutdown, or Process the processor. It must be exten sent to the processor.	sor Shutdown c	ycles, and is a	ın unsynchror	nized reset for	
			On an Alternate Hot Reset or Provalid for at least sixteen CLK2 pathe 8742 when a keyboard shut system reset.	eriods. The put	se width of th	e signal is de	termined by	
79	RES387	0	80387 RESET — This reset sig and is an unsynchronized reset being sent to the NPX. On a system reset, the pulse width is 128 CLK2387 periods (1)	for the NPX. It dth of the signal ite to Port 00F1 operating at half	must be exter is determined), this signal if the frequency	maily synchro d by the power has a pulse wi y of the 80386	nized before or supply logic. odth of at least	
	•		The table that follows shows the in response to the sources in a				are asserted	
			RESET SOURCE	RESET	RES386	RES387	CHRESET	
			Power-On	×	x	x	×	
			Alternate Hot Reset	_	×		_	
			(Port 92, Bit 0)					
			Soft Channel Reset		_	<u> </u>	x	
			Keyboard Shutdown		x		-	
		.	Processor Shutdown		X		-	
			NPX Soft Reset (Port F1)			x		
			ARBITRATION CON	TROL				
22	ARB3	vo	, ARBITRATION BUS - These	four open collec	tor lines conta	ain the state o	of all the Chan-	
21	ARB2		nel local arbiters after an arbitra					
20	ARB1		state, the master or the slave ac	. •		•	•	
19	ARB0		the Channel bus. When the flop lines are driven by the FE6010.	ppy controller re	quests the bu	s through FDI	DRQ, these	
12	INTR	l	INTERRUPT — If Bit 4 of the C than the system CPU is using the cycle. This allows the system Cl	e bus, this inter	rupt signal is	used to initiat	e an arbitration	

PIN NO.	NAME	TYPE	FUNCTION
18	PREEMPT	VO	PREEMPT — This open collector line signals that a Channel adapter wants to use the bus, and the CACP initiates an arbitration cycle when the line is asserted. A floppy controller request, a refresh cycle request, or receipt of an NMI causes the line to be driven by the CACP.
15	BURST	l	BURST – This signals that the current Channel bus owner will continue to hold the bus for more than one transfer. For DMA transfers, BURST is removed during the last I/O bus cycle of the transfer or during TC if the terminal count is reached. To prevent more transfers from taking place, BURST must be de-asserted in accordance with Channel timings.
7	EOT .	ı	END-OF-TRANSFER SIGNAL — This signal from the FE6022 (Address Buffer Mode) indicates an End-of-Transfer condition. It is activated when both CMD and S(1:0) are inactive on the Channel. Internally, it is ORed with BURST to show an End of Cycle condition. This information is used by the CACP.
8	REFREQ		REFRESH REQUEST — This signal is generated by the FE6000 to request a refresh cycle. The FE6010 responds by driving the PREEMPT signal. The CACP enters the ARB state and requests the local CPU bus. The refresh cycle is executed and the bus returned to the GNT state. If the CACP is already in the ARB state, the refresh request extends the period by one bus cycle. Depending on the FREF bit in the Memory Control Register, the FE6000 generates Fast Refreshes (every 0.8 us, FREF = 0) or normal refreshes (every 15.1 us, FREF = 1).
125	FDDRQ	ı	FLOPPY DISK REQUEST — This signal indicates that the floppy disk controller requires the DMA transfer services. The CACP translates this request into Arbitration Level 2 and competes on the Channel.
121	DACK	<i>V</i> O	DMA REQUEST ACKNOWLEDGE — This pin has two functions. Normally it is an output signal to the floppy controller, which, when active, initiates a single I/O read or write transfer. Multiple transfers are only initiated if BURST is also active. At power-on, it is an input signal. The state of this pin is sampled on the trailing edge of RESET and is used to determine whether the FE6010 will operate in an 80386-compatible or 80386SX-compatible mode.
65	ARB/GNT	0	ARBITRATION/GRANT — This signal indicates the state of the system arbiter. In the ARB state (high), all local arbiters and adapters must remove their drivers from the bus. Local arbiters may compete for Channel ownership by comparing their arbitration levels on a bit-for-bit basis. At the end of the ARB time (a minimum of 300 ns), the Channel is given to the owner of the winning arbitration level, and the change is signified by the change in the polarity of the line to GNT (low).
129	HLDA	ı	HOLD ACKNOWLEDGE — The CPU assesses HLDA in response to a HOLD signal and indicates that it has relinquished the local bus.
63	HOLD	0	HOLD - This signal is synchronous with CLK2. When asserted, it requests the 80386 to relinquish the local bus for a Refresh, DMA, or Channel master transfer.
119	NMI .	VO	NON-MASKABLE INTERRUPT — When driven by the FE6010 to the system MPU, NMI indicates that the CACP has reached a bus time-out condition while monitoring the Channel bus. When the signal is received from the FE6000, it tells the CACP to initiate an arbitration cycle to remove any bus masters so that the system MPU can service the NMI.

PIN NO.	NAME	TYPE	FUNCTION
67	REFRESH	0	REFRESH — This Channel signal indicates that the memory read operation on the bus is a refresh cycle. The PA address lines (10:2) and BE (3:0) hold the state of the refresh address counter in the DMA controller. The upper address lines are driven to zero.
			In response, the FE6030 performs a memory read operation on the Channel and a RAS- only refresh for the mother board DRAM. On the Channel, any slave can choose to ex- tend the cycle by de-asserting CHRDY.
126	UCHMSTR	VO	CHANNEL MASTER — The Channel Master signal becomes active when a Micro Channel master other than the 80386 or the motherboard DMA controller gets control of the bus.
		•	At power-up, this pin functions differently. The state of the signal is latched on the trailing edge of RESET, and is used in conjunction with F0 (A20GTX) to determine the frequency at which the system will operate.
			FREQUENCY UCHMSTR (F1) A20GTX (F0)
			16 MHz 0 0 20 MHz 0 1
·			25 MHz 1 1
			DMA CONTROL
3	CLK	1	CLOCK SIGNALS - Both signals are CMOS-level clock signals. CLK2 has a frequency
1	CLK2		twice that of the processor clock frequency, and the FE6010 shares this signal with the CPU. CLK has the same frequency as the processor. At system reset, it has the same phase relationship with CLK2 as the internal CLK of the CPU.
71 70 69 68	BE3 BE2 BE1 BE0	Ø	BYTE ENABLE — These byte enable signals indicate the byte to which the data is transferred. During a DMA operation they are output signals. When the system CPU accesses the FE6010 registers, they are input signals. The definition of these signals changes to match the type of microprocessor (80386 or 80386SX), as configured by DACK at power-up.
	•		SIGNAL 80386 SYSTEM 80386SX SYSTEM
,			BE3 BE3 Not connected BE2 BE2 PA1 BE1 BE1 BEH BE0 BEL
84	PA31	1/0	CPU ADDRESS BUS - This is a bi-directional address bus between the processor and
85	PA30		the DMA. During CPU accesses to FE6010 registers, these are input signals, and during
86	PA29		DMA transfers they are output signals.
88 89	PA28 PA27		During DMA transfers in the IRM compatibility made, which is the newest and default the
90	PA26		During DMA transfers in the IBM compatibility mode, which is the power-on default, the FE6010 drives PA (23:2) according to the programmed addresses. Bits (31:24) are al-
91	PA25		ways driven to zero. In Enhanced Addressing Mode all the bits are driven according to
92	PA24		the programmed addresses.
93	PA23		
94 96	PA22 PA21		When the FE6010 is used in a 80386SX system, Address Bits (31:24) should be left unconnected.
30	FAGI	!	WILIOUGU.

PIN NO.	NAME	TYPE	FUNCTION					
97	PA20	Ю	CPU ADDRESS BUS	S - (Cont'd)				
98	PA19			(33)				
99	PA18							
101	PA17							
102	PA16							
103	PA15							
104	PA14							
105	PA13							
106	PA12							
107	PA11							
109	PA10	i i						•
110	PA9							
111	PA8							
112	PA7							
113	PA6							
114	PA5							
115	PA4							
117	PA3							
118	PA2							
	PD (31:0)	Ю	CPU DATA BUS - T	his bi-direction	nal data bus bet	ween the CPII	and the FF60	10 is used to transfer
62	PD31		data during DMA and					TO 13 USEC TO BAILSTEE
61	PD30				/	grotoro.		
60	PD29		The FE6010 has a 32	-hit data bus i	nterface compa	tible with the 80	386 Hawaya	e DMA transfore are
59	PD28		always in 8-bit or 16-b					
58	PD27	•	enables to put the dat					
57	PD26		cycles needed to com			inisaligned trai	nsiers by gene	rating the multiple
56	PD25	ŀ	cycles needed in com	ihiam nia nans				
54	PD24		The FE6010 performs	dynamic hue	eizina to accom	odata 16 hit an	d 33 bit douie	na an a muda hu
53	PD23		cycle basis, accomplis					
52	PD22		serted for different trai			то осфас. тте с	ARIDINADOIS (or byte enables as-
51	PD21				skalod bolow.			
49	PD20		VALID DATA					
48	PD19		BUS SIGNALS	BE3	BE2	BE1	BEO	BYTE/WORD
47	PD18	İ	PD (7:0)	1	1	1	0	
46	PD17		PD (15:8)	1	•	0		Byte 0
45	PD16 -		PD (23:16)	1	'n	1	1	Byte 1
44	PD15		PD (31:24)	0	1	1	1	Byte 2
42	PD13		PD (31.24) PD (15:0)	1	1		1	Byte 3
41	PD13	ļ	PD (13:8)	1	0	0	0	Word 0
40	PD12		PD (31:16)	0	0	1 .	1	Word 1
39	PD11	·	. 5 (51.15)	· · · · · · · · · · · · · · · · · · ·			1	Word 2
38	PD10		The next table shows	the way in w	vhich the EES	010 enlite min	alianad tra-	efore into multiple
37	PD9		bus cycles. In each of					
36	PD8		eyodo. III oddi (y vio, it saill	noo bo to alk	aciosis nie n	ansier acco	rungiy.
34	PD7		<u></u>	DATA TI	ANGEEDOL	ZE (In Bytes)		
33	PD6			DATATI		re (iii bytes)		
32	PD5		Physical Address	 	00	01	- 10	
31	PD4	-	(PA Bus)	ХX	~	01	10	11
l .	PD3		Transfer Cycles	В	 w 	LB	w	LB*
30							UU	
30 29	PD2	1	over PD Bus	-	"	НВ	••	нв

PIN NO.	NAME	TYPE	FUNCTION			· · · · · · · · · · · · · · · · · · ·		
27 26	PD1 PD0	VO	LB -	Byte Word High Order Byte Low Order Byte ne 80386 will firs out is tied low pe npatible with the s they have a we	et transfer the l rmanently, the 80386SX. In eak internal pu	HB, and then the FE6010 data this mode, data	ne LB. bus interface a bits PD (3	e generates a 16- 1:16) should not byte enables as
			VALID DATABI SIGNAL	US BE3	BE2 (PA1)	BET (NBEH)	BEO (NBEL)	BYTE/WORD
			PD (7:0) PD (15:8)	x x	0 0	1 0	0	Byte 0 Byte 1
			PD (15:0)	×	0	0	0	Word 0
		1	PD (7:0)	, X	1	1	0	Byte 2
			PD (15:8)	×	1	0	1	Byte 3
			PD (15:0)	×	1	0	0	Word 1
			•				4	
132 73	RDY	VO	80386 READY S is-used to track of clock. 80386 ADDRES	the bus cycles o	n the CPU loc	al bus. It is sy	nchronized v	vith the system
			Address Strobe in control of the and the signal s	signal is an inpu bus, this signal i	it used to track s output. Its ti	bus cycles. V mings are iden	Vhen the DN	AA controller is
131	NA NA		80386 NEXT AD FE6030 in an 80 pipelined cycle in has an internal re this is an input-of lustrates a non-p	0386 system. It is sequired by the equest pending, only signal, that is	is shared with e system. Who the FE6010 g s only applicat	the CPU and a on this signal is oes into pipelii ole during DMA	asserted who asserted a ned mode. (A transfers. F	enever a nd the FE6010 On the FE6010, Figure 4 il-
130	BS16	_	BUS SIZE 16 — term, and is the s cess is to a 16-b adjusts its bus tr description of the On an 80386SX has a 16-bit data	same as the BS1 it port. When B ransfers as show e PD signals. -based system t	6 input to the S16 is found a In in the table	80386. It indic sserted during on splitting mis	cates whether DMA transfications of the calling the ca	er the current ac- ers, the FE6010 Isfers in the
74	MIO	VO	MIO SIGNAL - 80386 has contr output, with timil pipelined modes	ol of the bus. Wings identical to t	hen the DMA	controller cont	rols the bus,	this signal is

PIN NO.	NAME	TYPE	FUNCTI	ON				
75 76	DC WR	1/0						
			MIO	DC	WR	FE6010 OPERATION		
			o	0	0	Does not occur		
			0	0	1	Does not occur		
			0	1	0	I/O Read		
			0	1	1	I/O Write		
			1	0	0	Does not occur		
			1	0	1	Does not occur		
	i		1	1	0	Memory Read	j	
			1	1	1	Memory Write		
66	TC	0	TERMIN	AL COU	NT - The Terr	ninal Count signal, generated	duing the last I/O bus cycle	
			of a DMA	transfe	r, indicates tha	t the DMA channel currently s	ervicing the Channel has	
	÷	•	reached	a termin	al count condit	ion. The timing on this signal	is compatible with that re-	
			quired by			-		
4	CLK2387	l	responds	to CLK	2 in normal op	OS-level clock signal generation. In the half-speed mod	e, it operates at half the	
					nary system ck ormal (Full Sp	ock, CLK2. This pin should be eed) Mode.	connected to V _{DD} when the	
6	CLK387	1	cuitry, an operates of the NF Reset tin	at half to At half to A and lo nings for	sponds to the C he speed of the ow in Phase 1. the 80387. The	OS-level clock signal is gener CLK signal in normal mode. In e system phase clock CLK. Th RES387 should be synchroni is pin should be connected to	the half-speed mode, it ne clock is high in Phase 2 zed to CLK2387 to meet the	
			in Full Sp					
122	ADSO	0				gnal contains the address stro		
						e, this pin should be connected	to the ADS input of the	
	-		NPX. In 1	the Full-	Speed mode, t	his pin is a N.C.		
124	RDYO	1	it allows	the FE60		output from the NPX. When s cycles to the NPX. It should		
			When us	ed in Fu	ll Speed Mode	, this pin should be conncecte	d to Vpp. In this case, the	
						used to generate RDY to the		
123	RDYO387	0	READY	- When	the NPX is us	ed in the Half-Speed Mode, th	is signal provides the	
	•					should be connected to the log	- · ·	
						Full Speed Mode, this is left to		
		1 1				irectly connected to the logic (

O = Output, I = Input, I/O = Bi-directional

	, , , , , , , , , , , , , , , , , , , 		DECODES
PIN NO.	NAME	TYPE	FUNCTION
81	VGAEN	0	VIDEO GRAPHICS ADAPTER ENABLE — When enabled by the Video Subsystem Enable Register (03C3), Bit 0, this signal decodes the upper address bits 31-20 for the System Board Video RAM area, 000A0000 to 000BFFFFH.
82	EDRENA	0	EXTENDED DATA REGISTER ENABLE — When active, EDRENA enables the selected ESF register to read or write. It is generated by comparing the CPU I/O address to the value stored in the ESF Pointer Register.
80	CDSETEN	. 0	CARD SETUP ENABLE - This timing signal decodes I/ O Addresses 0100H to 0107H with the appropriate timing for the FE6000 for channel setup cycles in the system.
			DIAGNOSTICS
24	CHRESET	1	CHANNEL RESET - A Channel Reset signal on the Micro Channel enables the latching of the bus.
25	CHCK	1	CHANNEL CHECK - Assertion of this signal disables further latching of the bus state.
9	UCHCMD		CHANNEL COMMAND — This signal indicates a Micro Channel command, and is a logical OR of the CMD and MMCMD signals. If enabled, the channel state is latched at the leading edge of this signal. For an 80386SX system, CMD should be inverted and tied to UCHCMD.
10	A20GATE	1	ADDRESS GATE — Whenever the 80386 generates the address, this signal gates the PA20 address bit. The signal is generated by the 8742 micro-controller.
127	A20GTX	NO	GATE SIGNAL — A20GTX performs two functions. At power-on, it is an input signal, latched with the trailing edge of RESET. This determines the speed at which the system will operate.
		-	In normal operation, it is an output signal, acting as a gate for the Address Bit PA20. The signal is activated whenever A20GATE is active or whenever the Alternate Gate A20 bit (Port 92, Bit 1) is asserted and the CPU has the bus.
			PARITY LATCH CONTROL
120	ENPCHK	0	ENABLE PARITY CHECK — This signal is a duplication of Bit 0 of Memory Encoding Register 1 (00E1H) on the FE6030. It is used to enable/disable parity checking. The signal interfaces with the external parity latches. See the FE6030 Data Sheet for more information.
			MISCELLANEOUS
16	TEST	I	TEST PIN — This is an active low pin that facilitates board-level testing. When low, this signal tristates all outputs and bi-directional signal lines, allowing an ATE tester to drive these signals. When high, the outputs and bi-directional lines are enabled by the chip.
5 30 55 83, 100 116	Voo	-	+5V POWER SUPPLY

O = Output, I = Input, I/O = Bi-directional

2	Vss	1	0V GROUND
17			
23			
35			•
43			
50			
64		1	
72			
87			
95			
108			
128			•

Table 1. Pin Signals

Figure 4 illustrates a typical non-pipelined bus cycle for the FE6010, and shows that the bus interface for the FE6010 is identical to the 80386.




Figure 4. Non-Pipelined Mode Timing Diagram

Figure 5 illustrates a typic Pipelined bus cycle for the FE6010. The FE6010 generates bus cycles which are identical to the 80386 bus cycles.




Figure 5. Pipelined Mode Timing Diagram

Table 2 shows the I/O map for the FE6500.

ADDRESS RANGE	LOCATION	FUNCTION
0000 to 000FH	. FE6010	DMA Controller Chs 0-3*
0018H	FE6010	Extended Function Reg.*
001AH	FE6010	Extended Function Execute*
0020 to 0021H	FE6000	Interrupt Controller 1
0040, 0040-0044, 0047H	FE6000	System Timers
0060H	FE6000	Keyboard Data Port
0061H	FE6000	System Control Port B
0064H	FE6000	Rd - Keyboard Status, Wr - Keyboard Comm
0070H	FE6000	RTC/CMOS Address Register, NMI Mask
0071H	FE6000	RTC/CMOS Data Port
0074H	FE6000	EAR0 Extended CMOS RAM, ESF
0075H ·	FE6000	EAR1 Extended CMOS RAM
0076H	FE6000	Extended CMOS RAM Data Port
0081 to 0083, 0087H	FE6010	DMA Page Registers 0-3*
0089 to 008B, 009FH	FE6010	DMA Page Registers 4-7*
. Н0000	FE6010	CACP Register*
0091H	FE6000	Card Selected Feedback
0092H	FE6000	System Control Port A
0094H	FE6000	System Board Setup
0096, 0097H	FE6000	POS, Channel Connector Select
00A0, 00A1H	FE6000	Interrupt Controller 2
00C0 to 00DFH	FE6000	DMA Controller (even only)*
00E0 to 00E1	FE6010	Memory Control Registers
00E2 to 00E7 .	FE6010	Diagnostic Registers
ООГОН	FE6000	Coprocessor Clear Busy
00F1H	FE6000	Coprocessor Reset
00F8 to 00FFH	NPX	80387/80387SX Caprocessor*
0100, 0101H	, FE6000	System ID
0102 to 0107H	FE6000	Board Configuration (POS)
0278 to 027BH	FE6000	Parallel Port 3
02F8 to 02FFH	FE6000	Alternate Serial Port
0378 to 037BH	FE6000	Parallel Port 2
03BC to 03BFH	FE6000	Parallel Port 1
03B4, 03B5, 03BA, 03C0-03C5H	PVGA1	Video Subsystem**
03CE, 03CF, 03D4, 03D5, 03DAH	PVGA1	Video Subsystem .
03C6 to 03C9H	PVGA1	Video DAC**
03F0 to 03F7H	FE6000	Diskette Drive Controller
03F8 to 03FFH	FE6000	Primary Serial Port
0700H	FE6010	ESF Data Register (Default)

^{*} No Channel cycle generated on these addresses.

Table 2. System Level I/O Map

^{**}The PVGA Enable Register (03C3H) is in the FE6010.

2.0 DMA CONTROLLER

The DMA Controller is a serial transfer device compatible with the Intel* 8237, and includes the IBM extended controller interface and functions. Its logic supports eight independent channels, six of which are assigned fixed priorities. The remaining two have programmable priorities.

The FE6010 takes two bus cycles to transfer a word or byte between memory and I/O. Each bus cycle needs two or more CPU clock cycles. Channel and bus arbitration functions are resolved externally.

2.1 DMA INTERFACE

The DMA Controller interfaces to the system on the CPU local bus. As the table in the description of the PD signals shows, it generates and encodes the same control signals as the 80386. The controller may be programmed at any time that Hold Acknowledge (HLDA) from the CPU is inactive. The programming may only be done by the system CPU.

Each of the two transfer bus cycles requires two or more CPU clock cycles. The time taken by the I/O portion of the cycle depends on the response from the system interface: whether it is a local cycle or a Channel cyle. All Channel cycles take at least 200 ns. The time taken by the memory portion of the cycle depends on the response from the system interface, that is, if it is a local cycle versus a Channel cycle, cache hit versus a cache miss, page hit versus a page miss, and so on.

A Channel transfer is established by the CPU setup and initiated from an external slave source through arbitration control in the form of DMAREQ input. The requesting DMA channel is specified on the ARB bus input.

2.2 INTERNAL ARCHITECTURE

The internal architecture of the DMA Controller in the FE6010 is based on the six basic modules described in the subsections that follow.

2.2.1 Address Translator

This module converts address and data information from the CPU interface that is in PC/AT Compatibility Mode format into the Extended Mode format. This information is then stored for run-time use.

2.2.2 RAM Registers

These RAM locations store the 32-bit base address, the 32-bit current address, the 16-bit base count, the 16-bit current count, and the 16-bit current I/O address, for each channel. The current values are read/write and are written by the CPU at the same time as the base registers. An additional register, the Transfer Holding Register, temporarily stores data between bus cycles of a transfer. This register can not be accessed by the system CPU.

The RAM array is 112 bits x 8 locations, with one location allocated to each channel. The Channel 0 and 4 implement the Virtual DMA feature of the Micro Channel system.

Base Memory Register

This 32-bit register is initialized by the system CPU through byte-wide accesses. This is a read/write register and can not be read by the system CPU. In Compatibility Mode, three writes are executed to program twenty-four address bits, and four writes are executed in Enhanced Addressing Mode to program thirty-two address bits.

Current Memory Register

The CPU initializes this 32-bit read/write register by byte-wide accesses at the same time that it initializes the Base Register. This register can also be read in byte-wide accesses.

During DMA transfers, this register is incremented or decremented after each memory bus cycle. Enabling Auto-Initialize reloads this register at the end of a transfer with the value stored in the Base Register. This state is reached when the DMA controller reaches a terminal count condition and the TC signal has been generated. Figure 6 illustrates a read cycle with Auto-Initialize, followed by another transfer.

Base Transfer Count Register

The system CPU initializes this 16-bit register in byte-wide accesses. The number of transfers is the value in the register + 1. The FE6010 does a single transfer when this register is programmed to 0000H.

Current Transfer Count Register

The CPU initializes this 16-bit read/write register by byte-wide accesses at the same time that it initializes the Base Register. This system CPU can read it in byte-wide accesses.




Figure 6. Read Cycle With Auto-Initialize

During DMA transfers, this register is decremented after each memory bus cycle. Enabling Auto-Initialize reloads this register at the End-of-Transfer (EOT) with the value FFFFH from the Base Register.

Current I/O Address Register

This register is initialized by the system CPU in Extended Mode only. The value gated to the bus during the I/O bus cycle depends on the state of Bit 0 in the Extended Mode Register. If Programmed I/O Address Mode is set, then the value in the register is used; if not, 0000H is used.

Temporary Holding Register

This register temporarily stores data between bus cycles of a transfer. The system CPU can not access this register.

2.2.3 DMA Registers

The DMA registers consist of the Mask, Mode, Arbus, and Status registers. Table 3 shows the allocation of these registers.

REGISTER	SIZE	QTY	ALLOCATION
MASK	4 bits	2	1 for Chs 0-3 1 for Chs 4-7
MODE	8 bits	8	1 per channel
ARBUS	4 bits	2	1 for Ch 0, 1 for Ch 4
STATUS	8 bits	2	1 for Chs 0-3
		ŀ	ł

Table 3. DMA Register Allocation

	7	6 5		5		1	3		2		1		0		
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Figure 7 shows the format for the Mask register, and Figure 8 shows the format for the Mode Register. See

Section 2.3 for a description of the various modes and transfer types set in the Mode Register.




Figure 7. Mask Register Format

= Default **MODE SELECT COUNT DIR AUTOINITIAL** TRANSFER TYPE **CHANNEL SELECT** DEC INC **ENA** DIS 7 3 2 Transfer Type 6 **Mode Select** 0 Channel 0 0 0 Verify 0 0 Demand 0 0 or 4 0 0 Write Mem 0 Single (NU) 1 1 or 5 1 0 Read Mem 1 0 Block (NU) 1 0 2 or 6 Reserved Cascade (NU) 3 or 7 **PC/AT Compatible Mode**

Extended Mode

RESERVED	WIE	HTC	RESERVED	COUNT DIR		TRANSFER		TRANSFER		AUTOINITIAL		IO ADR	
0	8 BIT XFER	16 BIT XFER		DEC	INC	WRITE MEM		DATA	VERIF	ON	OFF	PROG VALU	0000H

Figure 8. Mode Register Format




Figure 9. Arbus Register Format

	REQUES	T STATUS		·	TERMINAL CO		
				CHAN 3 OR 7	CHAN 0 OR 4		
YES NO	YES NO	YES NO	YES NO	YES NO	YES NO	YES NO	YES NO

Figure 10. Status Register Format

= Default

The two Arbus registers, one each for DMA Channels 0 and 4, implement the "virtual DMA" feature. The software can use these registers to dynamically re-assign the arbitration level to which these channels respond during a DMA operation. This allows Channels 0 and 4 to service devices at any arbitration level. Normally, Channels 0 and 4 are assigned levels 08H to 0EH only, Levels 01-03H and 05-07H are assigned to DMA Channels 1-3 and 5-7. If Channels 0 or 4 are assigned one of these levels, it is up to the user to ensure that there are no conflicts. Figure 9 illustrates the Arbus register format.

In Extended Mode, a status read provides the status of Channels 0-3, and a second read gives the status of Channels 4-7. The byte pointer is initialized when the command is given. Figure 10 shows the format of the Status Register.

2.2.4 Transfer Control

This module provides the interface for the CPU bus. The signals and timings are equivalent to those of the CPU, and are generated from the same CPU clock source.

2.2.5 Register Control

This control function co-ordinates the various modules during a DMA transfer cycle.

2.2.6 Work Registers

These registers are used for the temporary storage of data and parameters during and between DMA transfer bus cycles.

2.3 SYSTEM CPU ACCESS MODES

The system CPU can access the DMA controller in two modes: PC/AT Compatibility Mode, and PS/2 Extended Mode. At run-time, the mode through which the transfer was set up is not retained.

The FE6010 does not support the Compatibility Mode command, and request and rotating priority functions. The Mode register is only supported to the extent detailed in the following subsections.

2.3.1 Compatibility Mode

Table 4 provides an I/O map of this mode.

I/O ADRS	DESCRIPTION	BIT WIDTH	BYTE PTR
0000H	Ch 0 Memory Adrs. Reg. (R/W)	15-00	yes*
0001H	Ch 0 Transfer Count Reg. (R/W)	15-00	yes*
0002H	Ch 1 Memory Adrs. Reg. (R/W)	15-00	yes*
0003H	Ch 1 Transfer Count Reg. (R/W)	15-00	yes*
0004H	Ch 2 Memory Adrs. Reg. (R/W)	15-00	yes*
0005H	Ch 2 Transfer Count Reg. (R/W)	15-00	yes*
0006H	Ch 3 Memory Adrs. Reg. (R/W)	15-00	yes*
0007H	Ch 3 Transfer Count Reg. (R/W)	15-00	yes*
H8000	Chs 0-3 Status Register	07-00	
000AH	Chs 0-3 Mask Reg.(Set/Rst)(W)	02-00	_
000BH	Chs 0-3 Mode Register (W)	07-00	_
000CH	Chs 0-3 Clear Byte Pointer (W)	N/A	-
000DH	Chs 0-3 Master Clear (W)	N/A	-
000EH	Chs 0-3 Clear Mask Register (W)	N/A	_
000FH -	Chs 0-3 Write Mask Register (W)	03-00	-
0081H	Ch 2 Page Register (R/W)	07-00	-
0082H	Ch 3 Page Register (R/W)	07-00	_
0083H	Ch 1 Page Register (R/W)	07-00	_
0087H	Ch 0 Page Register (R/W)	07-00	_
He800	Ch 6 Page Register (R/W)	07-00	-
HA800	Ch 7 Page Register (R/W)	. 07-00	_ `
008BH	Ch 5 Page Register (R/W)	07-00	_
008FH	Ch 4 Page Register (R/W)	07-00	-
00C0H	Ch 4 Memory Adrs. Reg. (R/W)	15-00	yes*
00C2H	Ch 4 Transfer Count Reg. (R/W)	15-00	yes*
00C4H	Ch 5 Memory Adrs. Reg. (R/W)	. 15-00	yes*
00C6H	Ch 5 Transfer Count Reg. (R/W)	15-00	yes*
00C8H	Ch 6 Memory Adrs. Reg. (R/W)	15-00	yes*
00CAH	Ch 6 Transfer Count Reg. (R/W)	15-00	yes*
00CCH	Ch 7 Memory Adrs. Reg. (R/W)	15-00	yes*
00CEH	Ch 7 Transfer Count Reg. (R/W)	15-00	yes*
00D0H	Chs 4-7 Status Register	07-00	-
00D4H	Chs 4-7 Mask Reg.(Set/RST)(W)	02-00	
00D6H	Chs 4-7 Mode Reg. (W)	07-00	
OOD8H	Chs 4-7 Clear Byte Pointer (W)	N/A	-
00DAH	Chs 4-7 Master Clear (W)	N/A	-
00DCH	- Chs 4-7 Clear Mask Reg. (W)	N/A	_
00DEH	Chs 4-7 Write Mask Reg. (W)	03-00	_

^{*} Both Memory Address and Transfer Count Registers are loaded on a write operation; only the Current register is readable.

Table 4. Compatibility Mode I/O Map

2.3.2. Extended Mode

This mode is accessed through four locations in the I/O space, as Table 5 shows. The format for the Extended Function Register (EFR), 0018H, is shown in Figure 11.

The protocol for Extended Mode is as follows:

1. Write to the EFR (0018H) to set the channel selection and function command. This resets the internal byte pointer to point to least significant byte (LSB). Direct commands only require an I/O write to the EFR. If it is not a direct command, go on to Step 2.

2. Write or read the appropriate number of times to execute the function from the EFE port. The byte pointer increments automatically.

Direct commands written to the EFR include Mask Register Set Bit, Mask Register Reset Bit, and Master Clear. The Mask Register Set Bit command masks or disables all the channels in the Mask Register. The Mask Register Reset Bit command unmasks or enables all the channels in the Mask Register. The Master Clear can be generated by the CPU or by a bus time-out condition. If a Master Clear command is given, the DMA controller must be re-initialized. The Master Clear masks all the channels in the Mask Register, that is, it sets all the bits to one. It also resets the Status Register by setting all the bits to zero.

VO ADDRESS	DESCRIPTION
0018H	Extended Function Register (EFR) (W)
9019H	Reserved
001AH	Extended Function Execute (EFE) (W)
001BH	Reserved

Table 5. Extended Mode I/O Addresses

	7		6			j		4		3		2					0
1	0	1		0	1	0	1	0	1	0	1		0	1	0	1	0
		PROC	RAM	MED	COMMA	ND (1A	ተ)			RES	ERVE)		СН	ANNEL	SELECT	ION
В	IT 7		BIT 6	;	BI	٦5	E	BIT 4		0		BIT 2		Bľ	Γ1	Bl	T O
					·								•				/
7	6	5	4		Command			Bit Width	Byte	Ptr		2	1	0	T (Channel	$ \top $
0	0	0	0	010	0 IO Adr Reg (R/W)			0015	yes			0	0	0		0	
0	0	0	1		eserved	, , ,	- 1		1,	ĺ		0	Ó	1		1	- }
0	0	1	0		em Adr	Rea (RA	n l	00-23	yes			0	1	0		2	
0	0	1	1	3 M	em Adri	Reg Rea	id	00-23	,		- 1	2 3					
0	1	0	0	4 Xf	4 Xfer Cnt Reg (R/W)			00-15	yes			1	0	0		4	
0	1	0	1		5 Xfer Cnt Reg Read			00-15	yes			1	0	1	-	5	
0	1	1	0	6 St	atus Re	Read	1	00-07	yes			1	1	0		6 7	
0	1	1	1	7 M	ode Reg	(R/W)		00-07	1- 1			1	1	1	- 1	7	
1	0	0	0		bus Reg		1	00-07	_					•			- 1
1	0	0	1.	9 M	ask Reg	Set Bit	- 1	Direct	1 —								
1	0	1	0	AM	ask Reg	Reset 8	3it	Direct	1 —								
1	0	1	1	BIB	M Test I	DRQ (NI	ا (د	_	[1]								
1	1	0	0		M Test		U)	<u> </u>	[1]								
1	1	0	1		laster Cl	ar	1	Direct	 -	l							
1	1	1	0		eserved			_	-								
1	1	1	1	FRe	eserved			_	-								
[1]	These	function	ons an	e not i	mpleme	nted			•								

Figure 11. Extended Function Register (EFR) (0018H)

2.3.3 Enhanced Mode

The DMA Controller Enhanced Mode is a Western Digital innovation implemented on the FE6010 which extends the DMA address space up to 4 Gbytes. A DMA operation can now take place in Memory Addresses 0000,0000 to FFFF,FFFFH.

The FE6010 powers up in a mode compatible with the Model 80, which allows DMA operation in Compatibility Mode or Extended Mode. The memory address space in which a DMA operation can take place extends from 00,0000 to FF,FFFFH. If the addresses exceed FF,FFFF, they roll over to 000000. Address Bits 23 to 31 are always zero in this mode.

Setting the Mode4 Gig bit in the Enhanced Addressing Register (ESF:018CH) puts the FE6010 in Enhanced Mode. In this mode, the addresses roll over to 0000,0000 if they exceed FFFFFFFH, instead of FFFFFFH.

When in this mode, all the channels generate 32-bit addresses. To program the memory addresses for thirty-two bits, four writes to the Memory Address Register should be executed in Extended Mode. To read back the memory addresses, four reads are executed to the same locations. Internally, the bytes are organized as Bytes 0,1,2, and 3. If the upper-most byte is not programmed, the old value is used. Therefore, care must be taken to program all the bytes with their proper values. Figure 12 shows the bit assignment for Register ESF:18CH.

2.4 DMA OPERATION

The state of the HLDA signal from the CPU distinguishes the operation of the DMA controller. If HLDA is inactive, the operating mode of the DMA controller can

be programmed. See Section 5, Arbitration Control, for more information. If HLDA is active, the DMA can only execute transfer cycles that have been set up previously.

To terminate a transfer, the DMA controller examines the state of the BURST signal. As long as this signal is active and the terminal count (TC) has not been reached, transfers continue to be executed. If BURST is inactive at the beginning of a transfer, a single transfer is executed. After it has been asserted, BURST always deasserts during the I/O cycle.

2.4.1 Single Transfer Mode

This mode consists of one I/O bus cycle and one memory bus cycle, in either order. A single transfer is executed when BURST is found to be inactive at the beginning of a cycle.

2.4.2 Demand Transfer Mode

Demand transfers are continuous transfers carried out as long ast the BURST signal remains active. They may be either slave-terminated or controller-terminated.

A slave-terminated transfer ends under either of two conditions. The transfer ends when the slave has transferred one byte or word and has not asserted the BURST signal, or when the slave has completed a partial transfer and releases BURST during the last I/O cycle.

A controller-terminated transfer can only end when the TC has been reached for that channel. At EOT, the channel is masked from further operation until the system CPU interacts with it. Figures 13 to 15 provide timing diagrams of typical DMA operations in Demand Transfer Mode.




Figure 12. Enhanced Addressing Register ESF:018CH





Figure 13. 16-Bit Read Transfer With Transfer Count Expiration



 $\textbf{\textit{Figure 14.16-Bit Write Transfer with Transfer CountExpiration}}$




Figure 15. Write Cycle At Address N + 1 To 16-Bit Memory, Illustrated with 2 Wait States

2.4.3 Verify Mode

This mode performs address and TC generation as in normal transfers, but only initiates memory read commands on the bus. Figures 16 and 17 illustrate this mode through timing diagrams.

2.4.4 Submodes

Auto-initialize Mode allows a channel to operate continuously without interaction from the CPU. At EOT, the values in the base registers are loaded into the current registers; the channel remains unmasked.




Figure 16. Verify Transfer With Transfer Count Expiration

The Increment/Decrement submode can set each channel Memory Address Register to increment or decrement.

2.4.5 Boundary And End Conditions

When the Memory Address Register reaches the end of a 64 Kbyte segment of memory, it carries into the upper byte of the counter without indicating this to the system CPU.




Figure 17. Verify Cycle At Address N+3

With a 16M or 4 GByte physical memory limit, if the Transfer Count Register has a valid count remaining and the DMA slave continues to request service, the Memory Address Register rolls over to Address 0 and continues. If the transfer is a memory write, no warning is given of the alteration to low memory.

At TC, the Transfer Count Register decrements to FFFFH and stops. If the register was initially set to FFFFH, the counter decrements until it encounters FFFFH again.

At EOT, the mask register bit is not set if Auto-Initialize was selected for that channel, as this would disable the channel.

2.4.6 Direct Commands

The Clear Byte Pointer command initializes the internal byte pointer to point to the least significant byte.

The Master Clear command sets the Mask Register to mask or disable all channels. It also resets all status bytes to zeros.

The Clear Mask Register command unmasks or enables all the channels.

The Write All Register Mask Bits command masks or disables all the channels.

2.4.7 Enhanced Mode

All the DMA operations described in this section are valid when the system is operating in Enhanced Mode. However, it must be remembered that all channels generate 32-bit addresses when in this mode, necessitating four read or write operations to program the memory addresses. See Section 2.3.3 for more information.

3.0 RESET CONTROL

The clock and reset control functions on the FE6010 include the generation of CPU resets, coprocessor resets, and general system resets.

The Alternate Hot Reset Function specified by Control Port A (0092H, Bit 0) is write-only in the FE6010 and read/write on the FE6000. Figure 19 shows the Clock and Reset control function in an FE6010-based system. The block diagram shows an FE6500 system; however, the same architecture applies to any system based on the FE6010.

FREQUENCY	UCHMSTR	A20GTX
16 MHz	0	0
20 MHz	0	1
25 MHz	1	1
33 MHz	1	0

Table 6. Clock Rate Definitions

The generation of different resets is described in the Pin Description Table.

The clock rates and the signal pins are shown in Table 6. The state of three signal pins at power-on reset (POR) determines the clock rates. After POR, the pins revert to their normal functions.

4.0 ARBITRATION CONTROL (AC)

Arbitration Control controls and monitors the Channel and local bus arbitration functions. The AC functions are controlled by the bit settings in the Arbitration Register at 0090H. Figure 10 shows the format for the Arbitration Register.

4.1 ARBITRATION REGISTER

The Arbitration Register (0090H) controls the different functional parameters of the CACP. Figure 19 shows the bit assignments for this register for read and write operations.

4.2 ARBITRATION CONTROL FUNCTIONS

The Central Arbitration Control Point (CACP) functions are discussed in more detail in the subsections that follow.




Figure 18. Arbitration Register Format (0090H)

= Default




Figure 19. System Clock and Reset Control

4.2.1 Execute Arbitration Cycles

An arbitration cycle is defined as a transition of the ARB/GNT signal from low to high to low, Grant to ARB to Grant. When it is high (ARB), all competing local arbiters may drive Arb (3:0) to determine the new bus owner. Refresh cycles are executed when ARB is high and extend the arbitration cycle by that amount. An arbitration cycle can be initiated by these external requests:

- Refresh Request
- Bus Time-out
- Competing Bus Master
- Competing DMA Slave
- NMI
- Bus Idle
- Interrupt, When 0090H, Bit 4 is 1

The bus is said to be idle when a Bus Master or DMA slave has been granted the bus, and there are no bus control signals such as $\overline{S0}$, $\overline{S1}$, \overline{CMD} , and \overline{BURST} present. It indicates a condition when DMA slave or Bus Master transfers have been executed.

4.2.2 Arbitrate the Local CPU Bus

Bus cycles originating from the DMA slave, Channel bus master, or refresh requests require the system MPU to give up the local bus. This arbitration request function is performed by the CACP.

4.2.3 Regulate Arbitration Cycle Duration

■ CPU-Programmable

When Bit 5 of the Arbitration Register (0090H) equals one, the default arbitration cycle is extended from a minimum of 300 ns to a maximum of 750 ns, depending on the CPU clock rate. Table 7 defines this relationship.

CPU CLOCK	AC REGISTER BIT 5 = 0	BIT 5 = 1
16 MHz	312.5 ns	750 ns
20 MHz	300 ns	750 ns
25 MHz	320 ns	720 ns

Table 7. Extending The Default Arbitration Cycle

■ Arb = 0000 Special Case

If the Arbus goes to 0000B during an arbitration cycle, the arbitration can be shortened to a minimum of 100 ns.

■ Dynamic Extension of Arbitration Time Arbitration time can be extended by an NMI or Refresh cycle. The NMI sets Bit 6 of the Arbitration Register to one, which forces the ARB/GNT signal to ARB until the CPU clears the bit to zero.

4.2.4 Arbitration Monitor

Since the Channel arbitration mechanism is distributed between the system board and the Micro Channel-based peripherals, a central monitoring point is needed to allow for recovery from malfunctions. The CACP monitors the Channel bus, and when a bus master does not release the bus as requested by an asserted PREEMPT signal, it hands system control to the MPU, so that it can initiate error recovery.

When a bus time-out occurs, the CACP captures the arbitration level of the device and generates an NMI. The DMA controller, is also initialized to allow the MPU to attempt error recovery.

The time-out mechanism is based on the refresh timer which cycles approximately every fifteen microseconds. The time-out is armed when a refresh request is pending and when the arbiter is in any state except Refresh. If the request is not honored before the next refresh request, a bus time-out condition is said to exist.

The bus time-out and the resulting NMI are held asserted until cleared by a write from the CPU which sets Bit 6 of the Arbitration Register to zero.

4.2.5 Floppy Disk Controller DMA Interface

On behalf of the floppy disk controller, this function competes for ownership of the system bus by converting DMA requests such as DRQ and DACK into the appropriate signals for the CACP.

4.3 PREEEMPT GENERATOR

The FE6010 generates the PREEMPT signal in certain situations, which are described below.

4.3.1 Floppy Controller DMA Request

The CACP generates a PREMPT signal on behalf of the floppy controller when the floppy controller issues a FDDRQ, and Floppy DMA Controller Channel 2 is not masked. This signal is cleared when a DMA Master Clear command is received or when the bus has been won by Floppy Disk DMA Channel 2 after a bus arbitration cycle.




Figure 20. PVGA Register Format

4.3.2 Refresh Request

A refresh request made when the ARB/GNT line is in the GNT state will cause a PREEMPT signal to be asserted.

4.3.3 Arbitration Register Bit 6 Set

A PREEMPT is asserted when the ARB/GNT line is in the GNT state and Arbitration Register Bit 6 is set with any ARB value but a system board value, that is, other than OFH.

4.3.4 Interrupt Request

APREEMPT signal is asserted when the ARB/GNT line is in the GNT state, the ARBUS value is other than a system board value (0FH), Arbitration Register Bit 4 is set and an interrupt request to the CPU is active.

5.0 SYSTEM FUNCTIONS

The addresses used by the system control functions are listed below.

- 1. The ESF Pointer Register (EPR), located at 0FFFFDH or FFFF, FFFDH, is used to decode the ESF Data Register (EDR).
- 2. Setup Mode Timing Strobe (CDSETEN)
- 3. The VGA Enable Register (03C3H)
- 4. Refresh Address Generator (11 bits)

The PVGA Enable Register (03C3H) format is defined in Figure 20. When Bit 1 is set to one, an access to an address space below 1 MByte asserts VGAEN, which indicates that the video subsytem is enabled.

6.0 HALF-SPEED INTERFACE

This interface runs the 80387 at half the speed of the 80386, permitting the designer to utilize a slower numeric processor interface to implement a more cost-

effective version. It could also be used if the 80387 were unavailable for any reason. For example, when the 80386 is running at 25 MHz, it allows the 80387 to operate at 12.5 MHz. When used in half-speed mode, the clock input to the 80387 has the same frequency as the CLK signal on the FE6010. The reset signal for the 80387 (RES387) must be synchronized to the 80387 primary clock (CLK2387) with the proper setup and hold times so that CLK387 has the same phase relationship as the internal CLK of the 80387. The phase relationship and clock frequency are set up at power up, and once set, can not be changed.

Figure 21 shows a block diagram of the 80387 halfspeed interface, and Figure 22 contains a timing diagram of this interface.

7.0 DIAGNOSTICS

This logic allows the state of the Micro Channel bus to be latched on a Channel Check condition and is useful to diagnose faults in the system. The error recovery interface is compatible with the Model 80-071.

On a Channel Reset, the latching of the channel state is enabled. At the leading edge of each $\overline{\text{CMD}}$ or $\overline{\text{MMCMD}}$, the channel state is latched. When a Channel check takes place, the latching is disabled, and the last channel state is retained. The current channel state can be read by the system CPU at I/O Locations 00E2H - 00E6H. An I/O Read at 00E7H returns the state of local bus DC pin (Bit 0), and enables the latching again.

The diagnostic signals are described in Table 1. The six read-only diagnostic registers are described here:

■ PA (24:31)	- 00E2H
■ PA (16:23)	- 00E3H
■ PA (8 <u>:15)</u>	- 00E4H
■ <u>ARB/GNT, MMIO, PA (2:7)</u>	- 00E5H
■ BE (0:3), ARB (0:3)	- 00E6H
■ DC, RESERVED	- 00E7H




Figure 21.80387 Half-Speed Interface




Figure 22. 80387 Half-Speed Interface Timing Diagram

7.1 DIAGNOSTIC REGISTER 1

	7		8		5	-	4 3		2		1		0		
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
PA	PA31 PA30 F		P/	129	P.A	28	P/	127	P/	126	P/	125	PA24		

A Read at this location, 00E2H, gives the last latched state of the bus.

7.2 DIAGNOSTIC REGISTER 2

	7		6	!	5	4			3		2		1		0
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
P#	A23	Р	A22	PA	21	PA20		PA19		PA	18	PA	17	P#	116

A Read at this location, 00E3H, gives the last latched state of the bus. 7.3 DIAGNOSTIC REGISTER 3

7		6		5		4		3		2		1		0		
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
PA	PA15		PA14		PA13		PA12		PA11		PA10		PA09		PA08	

A Read at this location, 00E4H, gives the last latched state of the bus. 7.4 DIAGNOSTIC REGISTER 4

7		6		5		4		3		2		1		0	
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
PA15		PA14		PA13		PA12		PA11		PA10		PA09		PA08	

A Read at this location, 00E5H, gives the last latched state of the bus.

7.5 DIAGNOSTIC REGISTER 5.

7		6		5		4		3		2		1		0		
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
AR	ARB3		ARB2		ARB1		ARB0		BE3		BE2		BE1		BEO	

A Read at this location 00E6H, gives the last latched state of the bus.

7.6 DIAGNOSTIC REGISTER 6

A Read at this location, 00E7H, gives the last latched state of the bus. It also enables the relatching of the state of

7	7		6		5		4		3		2		1)
1	0	1	0	1	0	1	0	1	9	1	0	1	0	1	0

Reserved	DC

8.0 EXTENDED SETUP FACILITY (ESF)

The ESF function consists of the ESF Pointer Register (EPR) and associated decode logic that generates the ESF Data Register Enable (EDRENA) output from the FE6010 to the FE6000. ESF is designed to extend the configuration architecture established with POS features. See Figures 23 and 24 for an overview of the ESF function. ESF supports

- Memory Map Control Registers
- Additional Physical Serial Port (SP2)
- Programmable Port Enables A and B
- **■** EMS Control Registers
- **External DRAM Control Configuration**
- System Board LAN Configuration
- Customer-specified Enhancements that include
- System Identification
- System Version

8.1 ESF ACCESS

ESF is based on an "alternate I/O space" concept similar to the way in which the Extended CMOS RAM feature was implemented by IBM. ESF space, which consists of 128 locations expandable to 32K, is accessed through a single "real I/O space" window called the ESF Data Register (EDR). ESF space may be implemented as word-wide or byte-wide, at the discretion of the designer.

The write-only ESF Pointer Register (EPR), configurable by the software, points to the EDR. It is loaded by writing to memory location FFFFDH or FFFF, FFFDH, a PROM location. The power-on default location for the EDR is at I/O Address 0700H.

- 1. Set Port 0700H to 8DH to disable NMI.
- 2. Read System Control Port B at 0061H, and test for a change in the state of Bit 4, Refresh Toggle, to synchronize it with the refresh circuitry.




Figure 23. Extended Setup Facility Overview




Figure 24. Extended Setup Facility Overview

- 3. To unlock the EPR, read EARO at 0074H, normally a write-only address.
- 4. Write the new value into the EPR at FFFFDH. This locks the EPR once again.
- 5. Enable NMI if required. Note that the EPR is locked when written, or on the next refresh cycle, whichever occurs first. The value in EPR becomes the new 8-bit address of the EDR. The EDR can reside at any of 256 locations in the 64K I/O space of the CPU from 0400H to FF00H.

To address the ESF I/O space:

- 1. Write 8DH to Port 0070H to disable NMI.
- Write the address value to EAR0 at 0074H. If Expanded ESF is being used, also write the value to EAR1.

Issue an I/O Read or Write command to the EDR address.

The selected ESF register is determined by decoding the EAR0 address value.

8.2 ESF ADDRESS MAPS

The lower sixty-four bytes (EAR0 = 00H - 3FH) are reserved for Western Digital functions and features. The upper sixty-four bytes (40H -7FH) can be used by the customer. See Table 8 for details. All functions using ESF must include Bit 7 of EAR0 in the decode. This bit must be zero when addressing only 128 ESF registers. To expand the ESF to 32,768 location, set EAR0 Bit 7 to one and write the second ESF address byte to EAR1.

ESF ADDRESS	FUNCTION	R/W	DEVICE
0 - 001FH	Reserved	•	•
20H	Peripheral Configuration	RW	FE6000
21, 24H	Port A,B Control	R/W	FE6000
2, 25H	Port A,B Address (LSB)	R/W	FE6000
30 - 3FH	Reserved	-	-
40 - 7FH	Customer-specified	• ·	-
0180H	Memory Configuration	P/W	FE6030
0181H	Memory Size Register	P/W	FE6030
0182H	Bank Enable Register	P/W	FE6030
0183H	Split Address Extension	P/W	FE6030
0184H	Memory Window Bank 0	P/W	FE6030
0185H	Memory Window Bank 1	R/W	FE6030
0186H	Memory Window Bank 2	R/W	FE6030
0187H	Memory Window Bank 3	R/W	FE6030
0188H	CAS Pulse Width	R/W	FE6030
0189H	RAS PreCharge Delay	P/W	FE6030
018AH	RAS Pulse Width	R/W	FE6030
018BH	RAS Access Time	R/W	FE6030
018CH	. Enhanced Addressing	R/W	FE6010
018DH	Reserved	-	-

Table 8. ESF Registers for an FE6500 System

9.0 THE FE6010 IN 80386 AND 80386SX ENVIRONMENTS

As described before, the FE6010 can be configured to be used in either an 80386-based system or an 80386SX-based system. The differences in usage in these two environments is summarized in this section.

Certain signals, listed below, have been provided with weak internal pull-ups to ease system design:

■ <u>PD (31</u>:16)

20K internal pull-up 20K internal pull-up

When using an 80386-based system, the following points should be noted:

- PD (31:0) connect to the 80386 data lines (31:0)
- PA (31:2) connect to the 80386 address lines (31:2)
- <u>BE (1:0) connect</u> to the 80386SX byte enables BEH and BEL respectively. <u>BE2</u> connects to 80386SX Address Line 1. BE3 should be left open on the FE6010.
- The FE6010 BS16 input should be tied to GND.

10.0 TECHNICAL SPECIFICATIONS

10.1 ABSOLUTE MAXIMUM RATINGS

The absolute maximum stress ratings for the FE6010 device are tabulated below. Permanent damage to the device could result from exposing it to conditions exceeding these ratings.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	VDO - VSS	0	7	٧
Input Voltage	VIABS	Vss - 0.3	V _{DO} + 0.3	٧
Bias on Output Pin	VOABS	Vss - 0.3	V _{DD} + 0.3	V
Storage Température	TS	-40	125	ဇင

10.2 NORMAL OPERATING CONDITIONS

Exposing the FE6010 to conditions exceeding the normal operating conditions for extended periods of time can affect the long-term reliability of the device.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Power Supply Voltage	V _{DO}	4.5	5.5	٧
Ambient Temperature	TA	0	70	°C
Input Voltage	VIN	-0.3	V _{DD} + 0.3	٧
Power Dissipation	PW	•	TBD	mW
Supply Current	loo	•	TBO	mA

10.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)

PARAMETER	SYMBOL	MIN .	MAX	UNITS
*Input Capacitance @ fc = 1 MHz	CI	_	5	pF
*I/O Capacitance	. Cio	_	10	pF
Logic High Input Voltage	ViH	2.0	_	٧
Logic Low Input Voltage	VIL	_	. 0.8	٧
*Input Leakage	· IL	_	±10	μА
*Tri-state Output Leakage	lar	_	±30	μА
*I/O Pin Leakage	liou	_	±40	μА
	OUTPUTS BE(3:0), MIO	, DC, WR, ADS	<u> </u>	
Source Current @ VoH = 2.4V	Юн	-		μΑ
Sink Current @ V _{OH} = 0.4V	lor	_	24	μА
OUTPUTS	TC, ARB (3:0), PREEM	PT, ARB/GNT, REF	RESH	
Source Current @ VoH = 2.4V	Юн	_	-	μА
Sink Current @ VOH = 0.4V	lor.	-	24	μА
	ALL OTHER OU	TPUTS		<u> </u>
Source Current @ VoH = 2.4V	Юн	-	-	μΑ
Sink Current @ VoH = 0.4V	lou	_	4	μА

NOTE Underlined signals are open collector outputs.

NOTE Signals PA (31:24), BE3, PD(31:16), and DACK have internal pullups of 20K

NOTE When TEST = 0, all outputs and bi-directional signal lines are tristated.

*Pins ARB [3:0] and PREEMPT are open collector outputs. Source current value does not apply. External pullups are required on these outputs.

10.4 A.C TEST LOADS

OUTPUTS	SYMBOL	MIN	MAX	UNITS
BE(3:0), WR, MIO, DC, ADS*	CL	-	50	pF
PA(31:2), PD(31:0)*	CL	-	120	ρF
ARB(3:0), PREEMPT	CL	•	200	ρF
TC, ARB/GNT, REFRESH	CL	-	240	pF
ALL OTHER OUTPUTS	CL	-	50	ρF

^{*}These signals are tested at 50 pF for the 25 MHz frequency.

NOTE

- 1.PA(31:2), BE(3:0), PD(31:0), ADS, MIO, DC, WR, ARB(3:0), PREEMPT, and NMI are bi-directional signals.
- 2.UCHMSTR, A20GTX, and DACK are inputs only at power-up; they are outputs the rest of the time.
- 3.TC is a tristate output signal.
- 4.ARB(3:0), PREEMPT, and NMI are open collector signals and require external pullups.

11.0 TIMING

The following inputs are asynchronous to CLK2: A20GATE, PREEMPT, BURST, EOT, FDDRQ, REFREQ, CHCK, CHRESET, UCHCMD, NMI, INTR, SHUTDOWN, PWRGOOD, and ARB(3:0).

The following outputs are asynchronous to CLK2: ARB/GNT, ARB(3:0), DACK, REFRESH, UCHMSTR, A20GTX, RES386, RES387, RESET, and ENPCHK.

The timings in the following table are in nanoseconds.

PARAMETER	DESCRIPTION	MIN	MAX	NOTE
T1A	PREEMPT on to EOT	0	7.8 µs	-
T2A	ARB/GNT high from EOT	30	_	. 1
ТЗА	PREEMPT off from ARB/GNT	0	50	low
T4A	on from ARB/GNT low	-	50	-
T5A	ARB/GNT high	300		_
T6A	Driver tum <u>-on d</u> elay from ARB/GNT high	0	50	-
T7A	Driver turn <u>-off d</u> elay from ARB/GNT high	0	50	_
T8A .	Driver turn-on delay from higher priority line	0	50	-
Т9А	ARB [3:0] stable before ARB/GNT low	10	-	_
T10A	Tristate drivers from ARB/GNT high	-	50	-

¹ EOT signifies the End of Transfer on the Channel with CHS [1:0], BURST, and CMD off.

Table 9. Arbitration Cycles (In ns)

^{2,3} To be clarified




Figure 25. Arbitration Timing

PARAM	DESCRIPTION	16 MHZ MIN M	Z IAX	20 N MIN	MAX	25 M MIN	HZ MAX
T1B	FDDRQ on to PREEMPT on	25 -		20	_	15.6	_
T2B	ARB/GNT high to DACK off	0 -	.	0	_	0	_
T3B	ARB/GNT high to HOLD on	. 0 -		0	_	0	_
T4B	ARB/GNT high to HOLD off	0 -		0	-	0	_
T5B	HLDA to ARB/GNT low	25 –		20	_	15.6	_

Table 10. Floppy Request Cycles (In ns)

Figure 26 shows an arbitration timing diagram, and Table 10 tabulates the arbitration cycles in nanoseconds.




Figure 26. Floppy Request Cycle

PARAM	DESCRIPTION	16 M MIN	/Hz MAX		MHz MAX	25 I MIN	MHZ MAX	NOTES
	Operating Frequency	4	16	4	20	4	25	MHz
	. CLO	CKS						
T1C	CLK2 Period	31.25	125	25	125	20	125	@ 2V
T2AC	CLK2 High Time	5	-	5	-	4	-	@ (V _{DD-} 0.8V)
T2BC	CLK2 High Time	9		8	-	7	-	@ 2V
T3AC	CLK2 Low Time	7	_	6	_	4	-	-@0.8V
T3BC	CLK2 Low Time	9	_	8	-	7	-	-
T4C	CLK Period .	62.5	250	50	250	40	250	-
T5C	CLK High Time	20	-	14	 -	17	-	-
T6C	CLK Low Time	15	-	12	-	17	_	-
17C	CLK2387 Period	31.25	250	25	250	20	125	-
T8C	CLK2387 High Time	<u> </u>	_	-	-	7	-	_
Т9С	CLK2387 Low Time	-	-	-	-	7		-
T10C	CLK387 Period	62.5	500	50	500	40	500	-
T11C	CLK387 High Time	-	_	-	-	17	_	_
T12C	CLK387 Low Time	-	_	_	-	17	-	-




Figure 27. Input Clock Specifications




Figure 28. Input Clock Specifications II

	DMA OPERATION							
PARAM	DESCRIPTION	16 MIN	MHz MAX	20 MIN	MHz MAX	25 I MIN	MHz MAX	NOTES
T1D	PA(31:2), BE(3:0) Valid	2	38	2	32	2	24	1
T2D	Disable/Enable MIO, DC, WR, ADS	2	38	2	32	2	30	1
T3D	Valid	4	35	4	30	2	24	2
T4D	Disable/Enable FE6010 REGISTER READ	4	35	4	30	4	_30	2
T5D	PD(31:0) Valid	2	50	2	40	2	31	1
T6D	PD(31:0) Disable DMA WRITE CYCLE	2	35	2	27	2	22	1
T7D	PD(31:0) Valid	2	50	2	40	2	31	1
T8D	PD(31:0) Disable	2	35	2	27	2	22	1
T9D	HOLD Valid	4	35	4	30	5	24	_
T10D	HOLD Disable	4	35	4	30	5	24	-
T11D	TC Valid	4	25	4	25	4	25	-
T12D	TC Disable	4	25	4	25	4	25	-
T13D	RDY Setup Time	20	_	11	-	9	-	-
T14D	RDY Hold Time	3	-	3	1	3	-	_
T15D	HLDA Setup Time	25	-	18	1	16	-	-
T16D	HLDA Hold Time	3	-	3	1	3	-	-
T17D	Setup Time	22	-	20	1	16	-	-
T18D	Hold Time MIO, DC, WR, ADS	2	_	2	+	2	-	_
T19D	Setup Time	22		20	-	16	-	_
T20D	Hold Time FE6010 REGISTER WRITE	2	-	2	-	2	-	-
T21D	PD(31:0) Setup	30	-	25	-	20	-	
T22D	PD(31:0) Hold DMA READ CYCLE	15	1	15	-	15	-	_
T23D	PD(31:0) Setup	10	-	10	-	7	-	_
T24D	PD(31:0) Hold NA, BS16	5	-	5	_	5	-	-
T25D	Setup Time	10	-	8	-	7	-	-
T26D	Hold Time MI, INTR*	20	_	20	-	3	_	-
T27D	Setup Time	15	-	15	_	15	-	_
T28D	Hold Time	15	1	15	-	5	-	-




Figure 29. FE6010 Output Valid Delay Timing




Figure 30. FE6010 Output Valid Delay Timing II




Figure 31. Bus Tristate Timings




Figure 32. Input Setup and Hold Timings





Figure 33. Diagnostic Interface Timing

	80387 HA	LF-SPEED INTERFACE	E		
T1H	ADS0 <u>Valid from</u> CLK2387 RDY0	6 34	6 28	3 24	-
Т2Н	Setup Time to CLK2 rising edge	20 -	11 –	9 –	-
ТЗН	Hold Time from CLK2 rising edge NRDY0387	4 -	4	3 -	-
T4H	Valid from CLK2	2 25	2 25	2 19	_
	DEVIC	E ENABLE TIMINGS			
TIE	COSETEN, VGAEN, EDRENA	Valid from address	- 20	- 20	_

1CL = 120 pF for 16 MHz and 20 MHz; CL = 50 pF for 25 MHz. 2CL = 75 pF for 16 MHz and 20 MHz; CL = 50 pF for 25 MHz. *These inputs can be asynchronous to CLK2.






Figure 34. Device Enable Timings




Figure 35. Pin Layout Diagram- Top View




Figure 36. 132-Pin JEDEC Flat Pack Packaging Diagram




Figure 37. Socket Diagram