


# SL9090 UNIVERSAL PC/AT CLOCK CHIP

**PRELIMINARY** 

#### **FEATURES**


- Generates all Essential Clock Signals for P.C.'s.
- Supports 8086/8088/80286/80386SX/80386-based designs.
- Clock Options of 60, 50, 48, 40, or 32 MHz and Others.
- Requires Only One Crystal and Few RC Components.
- Two Independent Clock Generators.
- Glitch Free Switching for both Clock Generators.
- All Outputs Capable of 8 mA Drive.
- Advanced Bipolar Technology.
- 40 Pin Plastic Dip, or 44 Pin PLCC.

### **FUNCTIONAL BLOCK DIAGRAM**





### **PINOUT**





#### DESCRIPTION

The SL9090 is a Universal Clock Chip capable of generating all essential clock signals that are used in a typical P.C. design. This device can support 8086, 8088, 80286, 80386SX, 80386DX and 80486 microprocessor based designs. The outputs of this clock chip are programmable through the keyboard and also by jumper settings. Clock options of 60 MHz, 50 MHz, 48 MHz, 40 MHz, 32 MHz and their multiples are available, in order to give flexibility to the user.

Frequency selection is done by the three decode inputs FS0-FS2 as shown in Table 1. FSEL is used to control the system I/O bus clock. During a CPU cycle the FSEL remains high, and the frequency selection on the outputs is determined by the FS0-FS2 pins. When an I/O cycle is detected, the FSEL goes low and fixed frequencies of 16 MHz, 8 MHz and 4 MHz are available on output pins F12 (pin 8), F122 (pin 5) and F124 (pin 3). Designer have an option to run the system I/O clock at half the CPU clock as well. This is achieved by connecting the FSEL pin to the keyboard controller in order to hold this pin high during an I/O cycle. This allows the FSEL signal to be controlled through the keyboard by pressing "CTL ALT+" or "CTL ALT-".

The reference frequency of 14.318 MHz is also supplied to the output through the FREF pin for the I/O slots. This frequency is divided by 2 internally and 7.159 MHz is supplied to the output through the FREF2 pin for the keyboard controller. The FREF12 pin has an output of 1.19 MHz and is used by the timer1 (8254) in the peripheral controller for refresh. All outputs are capable of 8mA drive.

The SL9090 consists of two independent Voltage controlled Oscillators (VCOs) integrated with dividers, phase sensitive detectors, charge pumps and buffer amplifiers to provide the desired glitch free frequencies. An externally generated signal of 14.318 MHz is used as the reference frequency for the SL9090. This reference frequency is fed into the phase sensitive detectors to differentiate the difference in phase between the reference frequency being generated by the VCOs. This becomes an input to the charge pumps which in turn generates a signal to sink or source the charge. This signal is buffered by the buffer amplifiers between the charge pumps and the VCOs. The output from the VCOs are divided to generate the appropriate outputs.

The SL9090 is designed, using advanced Bipolar technology and is available in a 44 pin PLCC. It requires only one crystal (14.3 MHz) and a few RC components to generate all the essential clocks that are required for a P.C. design. As there is only one crystal on the system board, the Electro Magnetic Radiation is reduced significantly facilitating FCC approval. This makes the SL9090 an ideal low cost solution with capabilities for universal applications.





# PIN DESCRIPTION

SYMBOL	PIN	ТҮРЕ	DESCRIPTION	
ANAGND1,2,3	1,19,23	-	Analog Ground.	
ANAVCC1,2	10,33	-	Analog VCC +5/12V for Clock generator 1,2.	
C1VCO1,2	13,14	I	VCO capacitor pin 1, 2 for Clock generator 1.	
C2VCO1,2	35,36	I	VCO capacitor pin 1, 2 for Clock generator2.	
CEXT1,2	21,44	I	Charge pump pin for Clock generator 1,2.	
DIGGND1,2	6,27	-	Digital Ground.	
DIGVCC1,2	7,30	-	Digital +5V supply.	
F22	4	0	8 MHz output.	
F12	8	0	FREQ 1 or 16 MHz output.	
F122	5	О	FREQ 1 / 2 or 8 MHz output.	
F124	3	0	FREQ 1 / 4 or 4 MHz output.	
FREF	31	0	14.318 MHz output.	
FREF2	32	0	7.159 MHz output (Timer clock).	
FREF12	2	О	1.19 MHz output (Keyboard clock).	
FS0-FS2	12,22,24	I	Frequency Select LSB-MSB (from Keyboard or Jumpers).	
FSEL	34	I	Frequency Select input (Dynamic).	
INLOOP1,2	16,38	I	Loop filter resistor pin 1 for Clock generator 1,2.	
N.C.	9,11,17,18,28, 29,39,40,41,43	-	No Connect.	
RLOOP1,2	20,42	I	Loop filter resistor pin 2 for Clock generator 1,2.	
VCORES1,2	15,37	I	Center frequency resistor for Clock generator 1,2.	
XTAL1,2	25,26	X1,X2	Crystal oscillator pin 1,2.	



# FREQUENCY SELECT CODES

PIN NAME	FSEL	FS2	FS1	FS0	F12	F122	F124	F2	F22	
PIN No.	34	24	22	12	8	5	3	-	4	
FUNCTION					(F1,F2)	( <u>F1,F2)</u> 2	(F1,F2) 4	(F2)	(F2) 2	UNIT
	1 1 1 1 1 1	0 0 0 0 1 1	0 0 1 1 0	0 1 0 1 0 1	48 50 60 19.2 32 40	24 25 30 9.6 16 20	12 12.5 15 4.8 8 10	16 16 16 16 16 16	8 8 8 8 8	MHz MHz MHz MHz MHz MHz
	0	х	х	х	16	8	4	16	8	MHz

PIN NAME	FREF	FREF2	FREF12	
PIN No.	31	32	2	
FUNCTION	(FREF)	(FREF)	(FREF) 12	UNIT
	14.318	7.159	1.19	MHz

## NOTES:

- 1. FS0, FS1, FS2, & FSEL can all be switched dynamically.
- 2. FSEL switching response time is less than 2X F1 clock cycles.
- 3. FS0, FS1 & FS2 switch occurs within 1  $\mu s$  to 10% of selected frequency.





## DC CHARACTERISTICS SL9090

 $(TA = 0 \circ C \text{ to } 70 \circ C, VDD = 5V \pm 5\%)$ 

Parameters	Symbol	Min.	Max.	Units	Conditions
Low Level Input Voltage	VIL	0	0.8	V	
Low Level Input Current	IIL		-0.6	mA	Vin = 0.4V
High Level Input Voltage	VIH	2.0	5.25	V	
High Level Input Current	IIH		10	mA	Vin = DIGVCC
Low Level Output Voltage	VOL1		0.5	V	Iol = 3mA
High Level Output Voltage	VOH1	2.4		V	$Ioh = -400 \mu A$
Low Level Output Voltage	VOL2		0.5	V	Iol = 8mA
(low power TTL)					
High Level Out Voltage	VOH2	2.4		V	$Ioh = -400\mu A$
(low power TTL)					
Supply Current	ICC		140	mA	

#### NOTES

- 1. Thermal resistance of package =  $66 \, ^{\circ}\text{C/W}$ .
- 2. Calculated worst case tpd factor = 1 81.
- 3. Calculated max junction temp = 117° C.



## **AC CHARACTERISTICS**

 $(TA = 0 \circ C \text{ to } 70 \circ C, VDD = 5V \pm 5\%)$ 

XTAL1, XTAL2, Crystal frequency	14.318 MHz
F12, F122 Duty Cycle(Load 2 LSTTL inputs, External resistor may be required to achieve du	
F2, F22, FREF, FREF2, FREF12 duty Cycle(Load 2 LSTTL inputs, External resistor may be required to achieve du	40:60 - 60:40 ity cycle close to 50%.)
Settling time from change of FS1, FS2, FS31uS to +	·/- 10% of defined frequency.

## **EXTERNAL COMPONENTS**

Description	Name	Clock Generator 1	Clock Generator 2
Shunt Regulator	(RSHUNT)	100Ω±2%	100Ω±2%
Center frequency resistor	(VCORES)	2.2KΩ±1%	No Connect
Loop filter resistor	(RLOOP - INLOOP)	1.8KΩ±1%	1.8KΩ±1%
VCO Capacitor	(CVCO1 - CVCO2)	10pf±0.5pf	10pf±0.5pf

Charge Pump Components (CEXT) Connected as follows:

