

# **82C814**

# **Docking Station Controller**

**Preliminary Data Book**

Revision: 2.0 912-2000-016 October 31, 1996

#### **Copyright**

Copyright © 1996, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Incorporated, 888 Tasman Drive, Milpitas, CA 95035.

#### **Disclaimer**

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Note: Before designing contact OPTi for latest Product Alerts, Applications Notes, and Errata for this product line.

#### **Trademarks**

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

## **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/

# **Table of Contents**





# Table of Contents (cont.)





# Table of Contents (cont.)







# **List of Figures**







# **List of Tables**







<span id="page-10-0"></span>

# **Docking Station Controller**

# **1.0 Features**

- Provides true hot docking and undocking
- Supports 3.3V or 5.0V PCI dock
- Host PCI bus can be 3.3V or 5.0V
- Works in conjunction with 82C825 PCI-to-ISA bridge to provide reliable ISA support on the dock
- Provides eight windows, selectable for memory or I/O
- Offers additional fixed window for VGA
- Supports INTA#, INTB#, INTC#, INTD#
- Supports four bus masters
- Generates PCI clocks for four devices
- Bridge solution increases primary PCI bus bandwidth by off-loading transactions into buffers
- Packaged in 144-pin TQFP (Thin Quad Flat Pack)

# **2.0 Overview**

This document describes the OPTi 82C814 Docking Station Controller, a true bridge docking solution that allows software to treat the docking station like a dynamically insertable/ removable CardBus card.

The PCI software interface conforms to the CardBus header layout, instead of the PCI-to-PCI bridge header layout, to overcome the limitations of PCI-to-PCI bridges.

The docking controller implements a true PCI-PCI bridge with full buffering and synchronous or asynchronous operation.



## **Figure 2-1 Multiple ISA Bus Support**

# <span id="page-11-0"></span>**3.0 Signal Definitions**

The 82C814 chip provides a primary interface which is PCIbased. It also provides an independent attachment interface, which can be switched on and off dynamically.

# **3.1 Terminology/Nomenclature Conventions**

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

The 82C814 has some pins that have multiple functions (denoted by "+" in the pin name). These functions are either:

- cycle-multiplexed (always enabled and available when a particular cycle is in progress),
- a strap option (configured at reset),
- or selected via register programming.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings.



#### **Table 3-1 Signal Definitions Legend**



<span id="page-12-0"></span>



### <span id="page-13-0"></span>**Table 3-2 Numerical Pin Cross-Reference List**





 $I/O$ 

**Pin Type**

 $I/O$ 

O/OD

I/O

I/O

Pin No.	<b>Pin Name</b>	Pin Type	Pin No.	<b>Pin Name</b>	<b>Pin</b> Type	Pin No.	<b>Pin Name</b>	Pin Type	<b>Pin</b> No.	<b>Pin Name</b>	Pit Tyr
9	AD <sub>0</sub>	I/O	26	CAD <sub>5</sub>	I/O	94 I	CCD <sub>2#</sub>	$\mathbf{I}$	64	GND	G
8	AD1	I/O	27	CAD <sub>6</sub>	I/O	19	<b>CCLK0</b>	O	75	GND	G
6	AD <sub>2</sub>	I/O	28	CAD7	I/O	34 I	CCLK1	O	88	<b>GND</b>	G
5 <sup>1</sup>	AD <sub>3</sub>	I/O	30	CAD <sub>8</sub>	I/O	53	CCLK <sub>2</sub>	O	101	<b>GND</b>	G
4	AD4	I/O	31	CAD <sub>9</sub>	I/O	74	CCLK3	O	116	GND	G
	$3$ AD5	I/O	32	CAD <sub>10</sub>	I/O	49	CDEVSEL#	$\mathbf{I}$	124	<b>GND</b>	G
2 <sub>1</sub>	AD <sub>6</sub>	I/O	36	CAD <sub>11</sub>	I/O	55 I	CFRAME#	O	136	<b>GND</b>	G
1	AD7	I/O	37	CAD <sub>12</sub>	I/O	79	CGNT0#	O	97	GNT#	$\mathbf{I}$
142	AD <sub>8</sub>	I/O	38	CAD <sub>13</sub>	I/O	81	CGNT1#	O	110	<b>IDSEL</b>	$\mathbf{I}$
	141 AD9	I/O	39	CAD <sub>14</sub>	I/O	83 I	CGNT2#	O		122 IRDY#	$\mathbf{I}$
	140 AD10	I/O	40	CAD <sub>15</sub>	I/O	85 I	CGNT3#	O		11 <b>IRQLATCH</b>	1/C
	139 AD11	I/O	42	CAD <sub>16</sub>	I/O	10	CLKRUN#	I/O	129	LOCK#	$\mathbf{I}$
	138 AD12	I/O	57	CAD <sub>17</sub>	I/O	51	CIRDY#	$\circ$	12	<b>NC</b>	
	137 AD13	I/O	58	CAD <sub>18</sub>	I/O	43 I	<b>CPAR</b>	I/O	132	PAR	I/C
	135 AD14	I/O	59	CAD19	I/O	46 I	CPERR#	$\mathbf{I}$		125 PCICLK	$\mathbf{I}$
	134 AD15	I/O	60	CAD <sub>20</sub>	I/O	78 I	CREQ0#	$\mathbf{I}$		86 PCIRQ0#	$\mathbf{I}$
	119 AD16	I/O	61	CAD <sub>21</sub>	I/O	80 I	CREQ1#	$\mathbf{I}$	87	PCIRQ1#	$\mathbf{I}$
	118 AD17	I/O	62	CAD <sub>22</sub>	I/O	82 I	CREQ2#	$\mathbf{I}$	89	PCIRQ2#	$\mathbf{I}$
	117 AD18	I/O	63	CAD <sub>23</sub>	I/O	84 I	CREQ3#	$\mathbf{I}$	90	PCIRQ3#	$\mathbf{I}$
	115 AD19	I/O	66	CAD <sub>24</sub>	I/O	77	CRST#	O	95	PCIRST#	$\mathbf{I}$
	114 AD20	I/O	67	CAD <sub>25</sub>	I/O	45 I	CSERR#	$\mathbf{I}$	130	PERR#	O
	113 AD21	I/O	68	CAD <sub>26</sub>	I/O	48 I	CSTOP#	$\mathbf{I}$	98	REQ#	O
	112 AD22	I/O	69	CAD27	I/O	50	CTRDY#	$\mathbf{I}$	131	SERR#	O/C
	111 AD23	I/O	70	CAD <sub>28</sub>	I/O	35 I	C_VCC	$\mathsf{P}$	91	SIN#	$\mathbf{I}$
	107 AD24	I/O	71	CAD <sub>29</sub>	I/O	54 I	C_VCC	$\mathsf{P}$	92	SOUT#+	I/C
	106 AD25	I/O	72	CAD <sub>30</sub>	I/O	73 I	C VCC	$\mathsf{P}$		<b>IRQSER</b>	
	105 AD26	I/O	76	CAD31	I/O	18	CVS1	$\mathbf{I}$	128	STOP#	O
	104 AD27	I/O	143	C/BE0#	T		93 CVS2	$\mathbf{I}$	123	TRDY#	O
	103 AD28	I/O		133 C/BE1#	$\mathbf{I}$		127 DEVSEL#	$\circ$		14 VCC	P
	102 AD29	I/O	120	C/BE2#	L		15 ENVCC3	O		<b>96 VCC</b>	P
	100 AD30	I/O	108	C/BE3#	$\mathbf{I}$		16 ENVCC5	$\circ$		109 VCC	P
	99 AD31	I/O	47	CBLOCK#	O		121 FRAME#	$\mathbf{L}$		126 VCC	P
	$21$ CAD <sub>0</sub>	I/O	29	CC/BE0#	$\circ$		7 GND	G		144 VCC	P
	22 CAD1	I/O	41	CC/BE1#	O		20 GND	G		13 VENID+ <b>EXTCLK</b>	1/C
	$23$ CAD <sub>2</sub>	I/O	56	CC/BE2#	O		33 GND	G			
	$24$ CAD3	I/O	65	CC/BE3#	O		44 GND	G			
	25 CAD4	I/O	17	CCD1#	L		$52$ GND	G			

<span id="page-14-0"></span>**Table 3-3 Alphabetical Pin Cross-Reference List**



# <span id="page-15-0"></span>**3.2 Signal Descriptions**

#### **3.2.1 Host Interface PCI Signals**







## <span id="page-16-0"></span>**3.2.1 Host Interface PCI Signals (cont.)**

#### **3.2.2 Docking Control and Sense Signals**



#### **3.2.3 PCI Docking Interface Pins**





## <span id="page-17-0"></span>**3.2.3 PCI Docking Interface Pins (cont.)**



#### **3.2.4 Interrupt Interface Pins**







#### <span id="page-18-0"></span>**3.2.4 Interrupt Interface Pins (cont.)**

#### **3.2.5 Power, Ground and No Connect Pins**



# **3.3 Strap-Selected Interface Options**

The 82C814 CardBus Controller can be strapped to operate in one of several different modes depending on its implementation in the system.

ing actual use the resistors consume power only while programming voltage is selected to the cards, at which time the additional current draw would be 5.0V/10k ohm = 0.5mA.

Strap options are registered at chip reset time. The selection straps are normally 10k ohm resistors engaged full-time. DurThe strapping possibilities are listed in Table 3-4.

#### **Table 3-4 Strap Options for 82C814 Configurations**





# <span id="page-19-0"></span>**3.4 Internal Resistors**

The 82C814 slot interfaces are provided with pull-up and pulldown resistors internal to the chip. The resistors are active at the times indicated in Table 3-5.

Table 3-5 refers to the chip state with no card inserted, a powered-down card inserted, or a docking station attached.

Figure 3-2 shows the functional timing relationships of software power-up and reset commands to the signals output by the power cycle state machine.





#### **Figure 3-2 Power-Up Timing**





# <span id="page-20-0"></span>**4.0 Functional Description**

## **4.1 OPTi Docking Station Controller Chipset**

The OPTi Docking Station solution is comprised of two devices. The minimum configuration requires one chip, the 82C814 part.

- The 144-pin 82C814 Docking Controller handles the signal transfer for a complete PCI bus, including interrupts and clock generation.
- The 82C825 PCI/ISA Bridge converts PCI signals back into ISA signals. No 82C825 device is required in the system, but one can be added as an option to support ISA peripherals in an attached docking station that connects through the PCI bus interface. The 82C825 is discussed in a separate document.

The multiple interface arrangement offers the maximum in system design flexibility.

# **4.2 Chipset Compatibility**

Because the OPTi Docking Station Controller Chipset is based on a PCI host interface, it can be used with any PCI-

#### **Figure 4-1 82C814 Organization**

compliant system. DMA may require special software support on non-OPTi systems. Interrupts may require external TTL support.

# **4.3 Interface Overview**

The OPTi 82C814 Docking Station Controller Chipset uses two independent external interfaces. The terms host interface and docking interface are used throughout this document to describe these interfaces.

- The **host interface** provides industry standard PCI signals to the host system. The interface also can be programmed to operate in a special (non PCI-standard) mode to allow driveback of interrupt requests from the docking interfaces.
- The **docking interface** duplicates the primary PCI signal set. It is completely isolated from the primary PCI bus.

The interface signal groups used to integrate the OPTi Docking Station Controller Chipset into the standard system are described in the following sections. Figure 4-1 illustrates the interaction of the components of the OPTi Docking Station Controller Chipset.





<span id="page-21-0"></span>The logic implements several functional blocks that interact as indicated. The functional blocks shown in the diagram are briefly described below.

- The 82C814 takes its control, address, and data information from its **primary PCI bus**, which is usually controlled by the host PCI interface but can also be controlled by a master on the docking interface.
- The 82C814 logic implements a **PCI-to-PCI (Card Bus) bridge** controlled by **PCI Configuration Registers.** These configuration registers are accessed from the primary PCI bus. Any bus master, including a master on the docking interface, can program these registers. The PCI Configuration Registers consist of standard CardBus registers at indexes 00h-47h and OPTi 82C814 architecture-specific registers at indexes 48h-FFh. Settings in these registers control host interface operations, select architecture-specific settings such as interrupt routing to the host, and provide PCI status to the host on request. The register set is accessed as PCI Function 0 of the 82C814 device.
- The PCI-to-PCI bridge serves to connect the primary PCI bus to an independent secondary PCI bus. It is this secondary bus that interfaces externally to a docking station. If no dock is attached, software can still access the configuration registers for the bridge.
- The **bus arbiter logic** takes master requests for bus ownership for the purposes of: 1) Driving back IRQs; 2) Giving PCI master control to one of the secondary PCI buses. Driving back IRQ status always has highest priority.
- Devices connected to the docking interface can transmit interrupts to the host system through the **IRQ driveback logic**. Docking station PCI devices can generate INTA#, INTB#, INTC#, and INTD# which the 82C814 logic converts to an interrupt. If the host system chipset does not provide the proper logic for recognition of this driveback cycle, IRQ information can be latched externally to generate discrete signals.
- **Clock generation logic** is provided to use either the primary PCICLK input for synchronous operation, or an external clock input for asynchronous operation. Four separate output clocks are provided, and can be skew-compensated to adjust for varying board trace lengths.

The logic subsystems of the 82C814 Docking Station Controller are described in detail in the following sections.

# **4.4 Device Type Detection Logic**

The 82C814 logic includes attachment detection logic and a power control state machine to determine what type of dock has been attached to the docking interface.

The power control state machine follows the algorithm provided by the CardBus specification, with a slight modification for docking station detection. Table 4-1 lists the device determination rules. Although the state machine follows the rules for CardBus device detection, only docking stations are considered valid attachments.



#### **Table 4-1 Device Detection (CardBus Rules)**



# <span id="page-22-0"></span>**4.5 Primary PCI Bus**

The host interfaces to the 82C814 chip through the primary PCI bus. This bus operates according to PCI standards, including the later addition of the CLKRUN# signal. CLK-RUN# is normally controlled by the host, but at certain times can be driven low by the 82C814 chip when the chip is requesting that PCICLK be restarted or sped up. Refer to the PCI Mobile Design Guide for the requirements of CLKRUN#.

CLKRUN# is controlled by PCICFG 50h[2]. However, even if CLKRUN# is enabled, attaching a docking station will cause CLKRUN# to always request a running primary clock because docking station PCI device CLKRUN# support is not available.

## **4.6 PCI-to-CardBus Bridge**

The PCI-to-CardBus bridge circuit of the 82C814 chip recognizes the cycle being performed by the current system bus master and responds as required.

#### **4.6.1 Configuration Cycle**

If the access is a configuration cycle, the PCI bridge simply accesses the local PCI Configuration Register set directly. The PCI cycle controller claims all configuration accesses to PCI Function 0 of the 82C814 chip.

#### **4.6.1.1 Translation Between Type 0 and Type 1 Configuration Cycles**

The 82C814 logic converts Type 1 configuration cycles on the host PCI bus to Type 1, Type 0, or a Special Cycle as is typically required of a PCI-to-PCI bridge. However, in a PCIto-PCI bridge, Type 1 configuration cycles on the secondary PCI bus can be converted only to Type 1 or Special Cycles on the primary bus, never to Type 0.

The 82C814 logic is different from the standard PCI-to-PCI bridge in this regard. The 82C814 allows the secondary to act as a primary. PCICFG 52h[0] is used to enable this feature.

With this feature selected, master devices on the docking station interface can program the PCI configuration registers of the 82C814 (and any other PCI device on the host PCI bus). To do so, the secondary bus master must generate a Type 1 configuration cycle. The 82C814 logic will pass this to the primary as a Type 0 configuration cycle. Since the 82C814 PCI configuration registers sit on the primary, they are also accessible this way. Thus, on the primary the 82C814 acts as both initiator by generating the configuration cycle, and as target by claiming the cycle it just generated.

Note that secondary bus masters can access PCI configuration registers on any primary bus device, not just the 82C814.

#### **Table 4-2 CLKRUN# Control Bits**



#### **Table 4-3 Translation Feature Configuration Bit**





#### <span id="page-23-0"></span>**4.6.2 Cycle from Host to Docking Interface**

For a cycle from the host to a docking interface with a docking station attached, the PCI bridge resynchronizes the cycle and passes it to the external PCI device. Docking PCI devices can run either synchronously at 33MHz, or asynchronously at 16MHz, 20MHz, or 25MHz. The bridge claims the cycle if it falls into one of the ranges programmed in the Window Registers of the PCI Configuration Register set.

#### **4.6.3 Master Cycle from Docking Interface**

For a master cycle from the docking interface, the 82C814 logic presents the cycle on the host PCI bus as master.

If the cycle is directed to a device on the other docking interface, the 82C814 logic claims the cycle immediately, as a slave, since the address ranges are already programmed into the Base Address Registers for that docking station.

If the cycle is not claimed by the other docking station and no host device claims it, the 82C814 generates a master abort.

#### **4.6.4 Inability to Complete a Posted Write**

The 82C814 logic provides write posting in both the downstream and upstream PCI directions. There is a special situation that arises when the target of posted write data is unable to complete the transaction. Normally, a target retry or a disconnect will result in the 82C814 logic retrying the access until it has completed the transfer of posted data.

However, after the programmed number of retries has been attempted, the logic must report the error condition back to the host. The 82C814 provides only one mechanism to return the error: the SERR# pin. The host must then decide how to handle the SERR# generation, either by generation of an NMI or some other means.

The 82C814 PCI configuration register set provides a register to program the number of retries before the logic gives up and generates SERR#, as shown in Table 4-4.

#### **4.6.5 Cycle Termination by Target**

The PCI-to-CardBus bridge logic responds to cycle termination by target devices in various ways for each transaction type being terminated.

#### **4.6.5.1 Posted Write Termination**

Retry or Disconnect - The 82C814 logic retries the write cycle at least 256 times, and may continue trying indefinitely, according to the setting of PCICFG 5Eh[2:0]. When the logic reaches the retry limit, it generates SERR# on the master interface. No target abort will be signalled in the PCI Status Register, but software can read 82C814-Specific Register 5Fh to determine whether the retry limit was exceeded.

Target Abort or No Response - The logic generates SERR#+CSERR# on the master interface. Software reads the PCI Status Register to determine that a target abort occurred.

#### **4.6.5.2 Non-Posted Write Termination**

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C814 logic terminates the cycle to the initiator normally. If bit  $3Eh[5] = 1$ , the logic generates target abort to the initiator.

#### **4.6.5.3 Read (Prefetched or Non-Prefetched) Termination**

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C814 logic terminates the cycle to the initiator normally and returns FFFFFFFFFh as the data read. If bit  $3Eh[5] = 1$ , the logic generates target abort to the initiator.



#### **Table 4-4 Write Posting Associated Registers**



<span id="page-24-0"></span>

# **4.7 PCI Docking Station Operation**

OPTi docking is based on the CardBus concept: the docking station can be treated like a CardBus card being plugged into or removed from the system at any time. The docking interface is fully isolated and allows the host system to recover in case of problems on the dock.

Secondary bus PCI docking solutions are not yet supported by Windows '95. Consequently, current system designs must include software written specifically for the 82C814 chip. The rest of this section describes the basics of the support software needed.

#### **4.7.1 Introduction**

The 82C814 register set follows the Yenta standard; the registers are virtually the same whether in CardBus mode or in Docking mode. However, there are two differences from a programming point of view.

- A CardBus card can be identified as PCICFG 68h[5:4] = 10. A Docking Station is identified by PCICFG 68h[5:4] = 11.
- A CardBus card has only one interrupt, mapped to PCIRQ0#. A Docking Station has four interrupt pins, mapped through PCIRQ[3:0]#.

When a docking station is attached to the interface, the power control state machine of the 82C814 recognizes the docking station. A docking station is the only valid attachment to the 82C814 chip.

#### **4.7.2 Procedure**

The docking concept follows the Yenta specification. However, a more flexible set of registers is available for docking that allows eight windows instead of the four offered by Yenta. Either the Yenta window registers (PCICFG 1C-3Bh) or the docking registers (PCICFG 80-FFh) can be used. The docking window registers also allow finer control over window sizes than do the Yenta window registers.

#### **4.7.3 Initial Setup**

The following programming should be performed at system initialization time, and does not need to be repeated after.

- **Enable Host Chipset Bus Preemption.** Write SYSCFG  $1Eh[3] = 1$  on the Viper-N+ and FireStar chipsets.
- **Establish Status Change Interrupt.** Write PCICFG 4Ch with the IRQ that should be generated when the dock is attached or removed. Any available IRQ can be used. On FireStar, selecting IRQ2 will generate an SMI and IRQ13 will generate an NMI. These selections are not available on Viper-N+. However, normal IRQs can be programmed on the Viper-N+ chipset to generate an SMI or NMI if desired, through the following approach:
	- 1. Use SYSCFG 64h and A4h to select the IRQ to use for SMI generation.
	- 2. Write SYSCFG 57h[6] = 1 to enable INTRGRP to generate PMI#6 when the selected IRQ goes active.
	- 3. Write SYSCFG 59h[5:4] = 11 to enable PMI#6 to generate SMI.



<span id="page-25-0"></span>• **Establish IRQ Driveback Address.** Write PCICFG 54- 57h with an I/O address to use for IRQ driveback. The default value is 33333330h, but any unused value is fine. Ideally the address should be greater than FFFFh to prevent conflicts with ISA I/O address space.

Write the same value to the IRQ Driveback registers in the host chipset (Viper-N+ or FireStar). The registers are at the same PCI offset, but different PCI device: PCIDV1 54- 57h.

- **Select PCI Bus Number of Docking Station.** PCICFG 19h selects the PCI bus number on the secondary side of the bridge. A value of 01h is typical.
- **Select Total Number of Downstream Buses.** PCICFG 1Ah selects the number of the last downstream PCI bus. A value of 01h is typical, but if the docking station also uses an 82C824 chip, this value should be 02h.
- **Program the Time-out Value.** PCICFG 1Bh should be set to FFh.
- **Program the Latency Timer**. PCICFG 0Dh should be set to FFh.
- **Select the Status Change Events.** PCICFG 64h[3:0] select the events that will cause a status change interrupt

in the future. Typically writing PCICFG 64h = 06h is adequate. Also write PCICFG 60h = 0Fh to clear any pending events.

Table 4-5 summarizes the typical settings for system initialization.

#### **4.7.4 Action Upon Attachment of Dock**

At idle, with no device attached, the CD1-2# pins are pulled high internal to the 82C814 chip. CVS1-2 are driven low. All other interface lines are pulled low at this time; the docking interface itself can remain unpowered. The 82C814 monitors the CD1-2 lines to determine a docking event.

When a docking station is attached, the 82C814 sees CD1# and CD2# go low, because the docking station connector has these lines hard-wired as follows:

- CD1# is connected to CVS1 for a 3.3V docking station, or to CVS2 for a 5.0V docking station.
- CD2# is connected to ground.

The 82C814 card detection sequencer waits for the time set in PCICFG 50h[3], then performs a test on these lines to determine the type of device attached. Once the test is complete, the 82C814 generates an interrupt to the IRQ configured in PCICFG 4Ch.



\* These bits should be read first, then written to the same value.



# <span id="page-26-0"></span>**4.8 Status Change Service Routine**

Interrupt or SMI service software should perform the following steps:

1. Read PCICFG 68h[7, 5:4] to determine whether a docking station has been recognized.

Test: PCICFG 68h[7] = 0? Yes - Device recognized. No - Device not recognized. Go to "Retest" section.

Test: PCICFG 68[5:4] = 11? Yes - Docking station recognized. No - Not a docking station. Exit procedure so that Card-Bus software can handle event.

2. Read PCICFG 68h[2:1]. The card detection sequencer drives CVS1 and CVS2 low after detection, so CD1-2# will stay low.

Test: PCICFG 68h[2:1] = 00? Yes - Docking confirmed.

No - A non zero value indicates that the connection is not valid or that an undock event has taken place.

- 3. Read PCICFG 60h to determine the event that caused the interrupt. Write this same value back to the register to clear these events, and cause the IRQ line that was active to go inactive. Also clear PMI event on host chipset if this was an SMI.
- 4. Test: Was docking confirmed in step 2?

Yes - Go to "Docking Event" section.

No - Force a retest by writing PCICFG 6Dh[6] = 1, and go to step 1. If this is the second time through, then proceed to "Undocking Event" section.

#### **4.8.1 Docking Event**

- 1. Read PCICFG 69h to determine the docking station voltage.
- 2. Power up the interface by writing PCICFG 70h[6:4] with the correct VCC value. PCICFG 70h is typically written to 20h for a 5.0V docking station.
- 3. Read PCICFG 68h again to check power cycling.

Test: PCICFG 68h[3] = 1?

Yes - Continue to next step.

No - There is a problem. Check PCICFG 69h[1] to see if the VCC value chosen is allowable. If necessary, force a retest and then start over at step 1.

- 4. Select PCICLK skew through PCICFG 52h[7:4]. This value will have to be determined according to the design of the docking station. Depending on the type of PCICLK routing used on the docking station, the internal clock may need to be skewed 1-15ns.
- 5. Write PCICFG  $3Eh[6] = 0$  to deassert PCIRST# to the dock.

The Docking Station devices can now be configured in the usual manner for PCI devices.

#### **4.8.2 Undocking Event**

The following step should be followed if an undock event has been detected.

1. Test whether PCICFG  $69h[0] = 1$ . If so, data may have been lost in the undocking event.

On an undock event, no other steps are necessary. The controller automatically powers down the dock, tristates the interface, and asserts the CRST# line.

#### **4.8.3 Notes on Undocking**

When undocking, the user can notify the system software (Windows 95) first so that the system software can turn off the 82C814 docking side to make a graceful undock. This is the safest scheme to implement but is not always practical in a real system because of cost.

If hot undocking is required without notifying the system software, shorter CD1-2# pins are required on the docking connector. The CD1-2# pins will change first. The 82C814 will complete the current cycle on the secondary, and will not attempt to start another.

The undocking event generates an interrupt to the system, so that software can check to determine if any posted write data was left in the FIFO. PCICFG 5Fh returns the number of retries attempted in flushing the FIFO, which can be used to determine whether any data was left after the hot undock.

#### **4.8.4 Retest**

Whenever the result of a test is ambiguous, software should force the controller to retest the detection pins. Force a retest by writing PCICFG  $6Dh[6] = 1$ , then start the full service routine over again. If after several times through this retest sequence the status cannot be determined, assume an "undocked" state.



#### <span id="page-27-0"></span>**4.8.5 PCI Clock Buffering**

The 82C814 logic provides register settings PCICFG 52h[7:4] to compensate for trace delays. Some compensation is generally required. Table 4-6 highlights the register used for compensating trace delays.

#### **Table 4-6 Register used to Delay Internal PCICLK to Compensate for Trace Delays**



# **4.9 Interrupt Support**

The 82C814 supports a total of four interrupt schemes from the secondary PCI bus.

- 1. **PCI** interrupts INTA#, INTB#, INTC#, and INTD# can be mapped internally to system PCIRQ[3:0]# lines.
- 2. **PCI IRQ driveback** cycles can generate any ISA interrupt. The 82C825 chip uses this scheme to generate interrupts in a parallel format back to the host controller via the 82C814 chip.
- 3. The **Intel Serial IRQ** scheme uses two wires, SIN# and SOUT#, along with the PCICLK to transmit interrupts in a serial format.
- 4. The **Compaq Serial IRQ** scheme uses a single wire, IRQSER, along with the PCICLK to transmit interrupts in a serial format.

No matter how the interrupt arrives from the secondary, it is conveyed to the host chipset on the primary side through the IRQ driveback scheme. The available schemes are described below.

#### **4.9.1 PCI INTx# Implementation**

The PCI INTA#, INTB#, INTC#, and INTD# lines can be mapped to any of the primary side PCIRQ[3:0]# lines. PCICFG 48-4Ch provide controls for this mapping.

#### **4.9.2 IRQ Driveback Logic**

A detailed overview of the IRQ driveback cycle is provided in Appendix A. The logic used to implement this mechanism is relatively simple. The trigger events for a driveback cycle are any transition on an interrupt line, or an SMI event as enabled by the 82C814 configuration registers. The request goes to the Request Arbiter logic, which always gives the driveback cycle top priority. Once the REQ# pin is available, the Request Arbiter asserts REQ# on behalf of the IRQ Driveback logic and toggles REQ# according to the driveback protocol discussed in Appendix A.

Once the host PCI controller returns GNT#, the driveback logic writes to the IRQ driveback address location specified in the PCI configuration registers as shown in Appendix A.



#### <span id="page-28-0"></span>**4.9.2.1 Interrupt Status Return Latency**

An IRQ driveback cycle has predictable latency. Since the host is required to service a driveback cycle with the highest priority, interrupt latency depends solely on the time required for the current bus master to give up the bus after the host has removed its GNT# signal. Therefore, masters on the system **must** honor a latency timer time-out after their GNT# signal has been removed. With this requirement, maximum interrupt service latency can be predicted very accurately.

A more important aspect of driveback latency is the ability of the host to inhibit activity that would be affected by IRQ status change delays. Figure 4-2 illustrates the problem. For each stage of IRQ status generation or resynchronization there is a penalty. In the case shown, the nominal latency is less than 400ns. However, even this low latency could result in false interrupt generation, as explained next.





#### <span id="page-29-0"></span>**4.9.2.2 End-of-Interrupt (EOI)**

The primary concern for driveback delays is End of Interrupt (EOI) recognition at the 8259-compatible interrupt controller on the host system. At the end of interrupt service, software writes to the interrupting device (possibly across the 82C814 bridge) to command it to deassert its interrupt line. The software then generates an EOI command to the local 8259 interrupt controller, enabling it to generate another interrupt. However, there is a delay involved in passing the changed IRQ status from the interrupting device across the PCI bridge and generating the IRQ driveback cycle to the 8259 interrupt controller. Therefore, the 8259 interrupt controller could conceivably receive the EOI command while the incoming interrupt line still appears active. If the channel is programmed for level mode, the result would be a false interrupt.

#### **4.9.2.3 EOI Handling**

The host handles this situation as follows if it has direct control of the interrupt controller, which is the case with OPTi PCI hosts. Whenever the host sees its REQ# input active, it inhibits EOIs until it recognizes whether the cycle is a driveback request. The host will be able to recognize a driveback request within three PCI clocks: a driveback request requires REQ# to go low for one clock, high for the next clock, and low again on the third clock. This process introduces a delay of

90ns at 33MHz and 180ns at 16MHz. The host can reenable EOI recognition at this time if the request is not for an IRQ driveback.

However, a device across the PCI bridge, such as the docking station device on a secondary PCI bus, also uses the same driveback mechanism as the 82C814 does on the host side to generate an IRQ. Since the 82C814 logic has to wait three PCI clocks on the secondary bus before it recognizes a driveback cycle, it cannot assert REQ# to the host until it knows whether to generate a driveback request or a simple master request. This three clock penalty could result in an additional delay as high as 180ns if a 16MHz bus is being used.

Therefore, the host device must have a programmable delay that it generates any time an EOI command is written to its 8259 interrupt controller. During this delay, IRQ writeback request activity signalled on the incoming REQ# lines must be serviced immediately, or in any case before the EOI is allowed to pass. The format of this register in OPTi chipsets is similar to that shown in Table 4-7.

The system architecture determines the value that must be written to this register.

#### **Table 4-7 EOI Delay Setting**





#### <span id="page-30-0"></span>**4.9.3 Intel Serial IRQ Implementation**

The 82C814 chip supports the Intel standard of Serial IRQs. This two wire approach is very similar to the one-wire Compaq approach, but permits interrupt sharing between two devices on the line without any possible contention between devices.

Only one control bit is required for the Intel serial IRQ scheme: PCICFG 4Fh[0] (as shown in Table 4-8).

#### **4.9.3.1 Operation**

The Intel Serial IRQ protocol requires two pins, the SIN# input and the SOUT# output. Once PCICFG 4Fh[0] is set to 1, IRQ15 automatically becomes SIN# and IRQSER becomes SOUT#. In addition to these pins, the CLKRUN# protocol must be enabled to use Intel Serial IRQs.

The sole function of SOUT# is to initiate a serial interrupt protocol sequence by generating a single low pulse; the logic will never introduce other IRQs into the frame at the starting end. After the SOUT# pulse has been sent out, the Intel Serial IRQ (ISIRQ) logic will keep sampling the SIN# pin. Once the SIN# data pin is sampled low, the ISIRQ logic enters Start state. The logic passes through all the SMI and IRQ states to sample the SIN# data pin for the corresponding SMI and IRQ values. All the sampled SMI and IRQ values are passed to the 8259 at the same time that they are sampled, without any delay. When all the SMI and IRQ states have been seen, the ISIRQ logic enters the Stop state.

Once in Stop state, the ISIRQ logic will decide whether to initiate another serial interrupt sequence or not by monitoring the PMU stop PCI clock request (CLKRUN#). If such a PMU request is pending, then the ISIRQ logic will stay in the Stop state until the PMU request is removed. If there is no PMU stop PCI clock request, the ISIRQ logic will initiate another serial interrupt sequence and mask the PMU stop PCI request until it has finished one complete serial interrupt sequence.

**Table 4-8 Intel SIRQ Control Bit**

<b>Serial IRQ Control Register 2</b> <b>PCICFG 4Fh</b>						Default = 00h
						Intel SIRQ (Intel Serial IRQ scheme):
						$0 = Disable$ $1 =$ Enable



#### <span id="page-31-0"></span>**4.9.4 Compaq Serial IRQ Implementation**

The 82C814 chip supports the Compaq standard of Serial IRQs. This one wire approach is very compact compared to the Intel two-wire approach, but if two devices on the line want to share the same interrupt, there may be brief contention since both devices drive the line low on one clock and

high on the clock that immediately follows. Because of this contention, OPTi cannot guarantee against chip hardware failure if interrupts are shared in this mode.

The Compaq Serial IRQ scheme requires the register bits. shown in Table 4-9.





**QUIET** - PCICFG 4Eh[6] requests the next Serial IRQ cycle to be Continuous or Quiet mode. In mobile applications, use Continuous mode only. This is to guarantee that the host gains control of the Serial IRQ for suspend and APM stop clock. In application where the PCI clock never stops, use either mode. PCICFG 4Fh[6] can be read to determine the current state of the logic.

**HALT** - PCICFG 4Eh[7] requests a temporary halt of the Serial IRQ controller as soon as the current cycle has returned to Idle state. Once in Halt state, the Serial IRQ configuration can be changed. After the logic has been put in Halt state, upon clearing this bit the logic will return to Continuous mode. PCICFG 4Fh[7] can be read to determine the current state of the logic.

#### **4.9.4.1 Operation**

The Compaq Serial IRQ protocol requires one additional PCI sustained Tri-State pin, the IRQSER signal. For detailed Serial IRQ operation, refer to the "Serialized IRQ for PCI Systems" specification.

After setting PCICFG 4Eh[0] = 1 to enable Compaq Serial IRQ (CSIRQ) mode, the CSIRQ controller initiates a Continuous mode Start frame. During the Data frame, the CSIRQ logic samples the IRQSER input for the corresponding SMI, IOCHCK#, and IRQ values, and then passes the sampled values to 8259.

At the end of the Data frame, the CSIRQ controller will sample the QUIET and HALT bits to determine whether the next Compaq Serial IRQ cycle will be Continuous mode, Quiet mode, or a temporary Halt state.

- If the next cycle is sampled to be Continuous mode, IRQSER is asserted for three PCI clocks. Once the logic enters Idle state, it checks whether the PMU stop PCI clock request is pending. If so, the CSIRQ logic will stay in the Idle state until the PMU request is removed.
- If the next cycle is sampled to be Quiet mode, IRQSER is asserted for two PCI clocks. Once the logic enters Idle state, it samples the IRQSER input to begin the Quiet mode cycle. Since the 82C814 has no control of the Start frame, this mode is not recommended for mobile application.
- If the HALT bit is sampled active, then the CSIRQ logic asserts IRQSER for three PCI clocks to tell all the Serial IRQ devices that next cycle will be Continuous mode; the logic then enters Halt state. In Halt state, CSIRQ configuration can be changed. Clearing the HALT bit will immediately cause a Continuous mode Start frame to be generated.

Once enabled, the Compaq Serial IRQ logic operates all the time when docked; no clock stop synchronization is needed.



# <span id="page-32-0"></span>**5.0 82C814 Register Set**

The 82C814 Docking Controller chip provides a single group of programming registers, PCI-to-CardBus Bridge 0 Register Group, accessed through a PCI Configuration Cycle to Function 0 of the chip. Consists of CardBus Controller Base Register Group at PCICFG 00h-4Fh, 82C814-specific registers at 50h-5Fh, CardBus Control and Status Register Group at 60h-7Fh, and Docking Station Window Register Group at 80h-FFh. Note that the CardBus Control and Status Register Group can also be accessed in system memory space.

This register group is defined in the following subsections.

## **5.1 Register State on Device Removal**

As a general rule, all PCI configuration registers default to their power-on reset value when the card or docking station is disconnected from the interface (CCD1# and CCD2# both high). However, the 82C814-specific registers at PCICFG 48h-5Fh control global configuration and remain set to their programmed values even after a device is removed.

# **5.2 Base Register Group**

The registers below represent the standard group required for PCI peripheral device identification and configuration for a PCI-to-CardBus bridge.

**Note:** In the tables that follow, all bits are R/W and their default value is zero, unless otherwise specified.  $R/W = Read/W$ rite,  $RO = Read-only$ , and WO = Write-only

$\overline{7}$	6	5	4	3	$\mathbf{2}$	1	0					
PCICFG 00h Vendor Identification Register (RO) - Byte 0												
PCICFG 01h Vendor Identification Register (RO) Byte 1												
PCICFG 02h Device ID (RO) - Byte 0 Default = $14h$												
PCICFG 03h Device ID (RO) - Byte 1												
Default = C8h												
PCICFG 04h PCI Command Register - Byte 0												
Address/data stepping: $0 = Disable$ (always)	PERR# generation: $0 = Disable$ $1 =$ Enable	VGA palette snoop: $0 = Disable$ $1 =$ Enable	Mem write and Invalidate (RO): $0 = Disable$ (always)	Special Cycle $(RO)$ : $0 = Disable$ (always)	Bus master by docking inter- faces: $1 =$ Enable (always)	Respond to PCI mem accesses: $0 = No$ $1 = Yes$	Respond to PCI I/O accesses: $0 = No$ $1 = Yes$					
PCICFG 05h PCI Command Register - Byte 1 Default = 00h												
Reserved: Write bits as read. Fast back-to- back (RO): $0 = Disable$ (always)												
PCICFG 06h PCI Status Register - Byte 0 Default = 00h												
Fast back-to- back capability $(RO)$ : $0 = No$ (always)				Reserved (RO)								
PCICFG 07h Default = $02h$ PCI Status Register - Byte 1												
Parity error: $0 = No$ $1 = Yes$	System error: $0 = No$ $1 = Yes$	Received master abort: $0 = No$ $1 = Yes$	Received target abort: $0 = No$ $1 = Yes$	Signalled target abort: $0 = No$ $1 = Yes$	DEVSEL# timing (RO): $00 = Fast$ $01 = \text{Median (always)}$ $10 =$ Slow	PERR# active as master: $0 = No$ $1 = Yes$						
Write 1 to clear	$11 =$ Reserved Write 1 to clear Write 1 to clear Write 1 to clear Write 1 to clear						Write 1 to clear					

#### **Table 5-1 Base Register Group - PCICFG 00h-4Fh**











**PCICFG 22h Memory Window 0 Limit Address Register - Byte 2: Address Bits [23:16] Default = 00h**

# OPTI



#### **Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)**













# **Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)**



<span id="page-39-0"></span>





# <span id="page-40-0"></span>**5.3 82C814-Specific Register Group**

The 82C814 defines many special functions that require enabling and monitoring through a dedicated register set. The 82C814-specific registers at PCICFG 50h-5Fh remain set to their programmed values even after a device is removed from the slot. Also, PCICFG 50h is common to both slot interfaces (i.e. changing the bit in one PCI register set changes it in the other).

The following subsections discuss some of the special functions located in the 82C814-Specific Register Group and Table 5-2 gives the register's bit formats.

#### **5.3.1 IRQLATCH**

For the purposes of generating IRQs to the host for chipsets without IRQ driveback handling capability, the 82C814 chip provides IRQLATCH. When this feature is enabled, IRQLAT goes active on a driveback cycle to generate IRQ15-0. In this way, an external latch can be used to directly drive the IRQ lines.

#### **5.3.2 CLKRUN#**

PCICFG 50h[2] selects whether the CLKRUN# signal to the host will toggle. Normally it will be set for automatic operation. In this mode, the 82C814 logic asserts CLKRUN# only when it wants bus ownership for master cycles, or when it has an interrupt it must send to the host. At all other times, it leaves CLKRUN# tristated and depends on the current PCI bus master to assert CLKRUN# and keep the clock running.

#### **5.3.3 Slot Buffer Enable, Slew Rate, and Threshold Control**

PCICFG 51h[2:0] are automatically updated by the card insertion state machine according to whether a 5.0V or 3.3V dock has been detected using CD1-2# and VS1-2. Once the card has been inserted and detected, and the interface automatically set appropriately, software can still override the automatic settings by reading and then writing PCICFG 51h[2:0] as desired.

#### **5.3.4 Dual ISA Buses**

Dual ISA buses are possible with the 82C814 chip used in conjunction with the 82C825 PCI-ISA Bridge chip. This feature depends on the ISA Windows feature of the 82C814 chip, which allows cycles destined for the remote docking ISA bus to be claimed with positive decoding from the primary PCI bus and then retried. If the cycle turns out not to be destined for the docking ISA bus, the 82C814 chip ignores the next retry so that the cycle will be claimed using subtractive decode by the host chipset.

The FireStar chip provides an additional feature that allows positive decode of cycles to known local ISA devices. This feature would conflict with the positive decode used by the 82C814 chip. Therefore, the 82C814 chip has the option of decoding on the slow clock instead of on the medium clock. This feature is enabled by writing PCICFG 5Eh[7] = 1.

When the feature is selected, the 82C814 logic will monitor the DEVSEL# line to determine whether FireStar (or anyone else) has claimed the cycle by fast or medium decode. Only if DEVSEL# remains high through the medium decode clock will the 82C814 chip claim the cycle.

The slow decode feature works only for windows enabled as ISA windows. Other windows will continue to use a medium decode.













<span id="page-42-0"></span>



# <span id="page-43-0"></span>**5.4 CardBus Register Group**

The CardBus-style control and status register group is accessible through two different means. It is always accessible as part of the PCI configuration space at the indexes shown in Table 5-4. In addition, when the CardBus register base address at PCICFG 14h is written to any value other than zero, these same registers can be accessed through the system memory space selected (see Table 5-3).

Note that when accessing these registers in PCI memory space, they start from an offset of 00h, not 60h, from the register base address programmed.

#### **5.4.1 Power Control**

PCICFG 70h[6:4] set the external VCC5 and VCC3 pin levels. Because only these two pins are available on the 82C814 interface, the system must be designed to interpret these signals properly and select the correct voltage for the application.











## **Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh**



<span id="page-45-0"></span>





# <span id="page-46-0"></span>**5.5 Docking Station Window Selection Group**

The remainder of the 82C814 PCI-to-CardBus configuration registers are used to select the memory or I/O address ranges that will be claimed by the bridge and passed onto the secondary PCI bus. These windows overlap in function with the predefined CardBus I/O and memory windows, but are more versatile so as to be used for docking station support. However, applications can use the docking station window selection group to access CardBus cards as well.

Windows 4-7 are overlapped with the CardBus memory and I/O windows. Table 5-5 summarizes the features.

#### **5.5.1 Warning on Using Docking Station Windows**

The docking station access windows allow far more flexibility in cycle selection, masking, etc. than do the CardBus window registers. Whenever the 82C814 chip is reset or the CCD1-2# lines go high (signalling card or docking station removal), the docking station window registers are reset to a default state that is identical to that of the CardBus windows. However, once the docking station window registers are changed from default state, the CardBus windows are no longer compatible with the CardBus standard register set requirements.

For example, if specialized software changes docking station window 4 from its default "memory" setting to make it an I/O window, the next time Card Services accesses that window it will be unable to change it back to a memory window and the application will fail. Once the dock is pulled out and reinserted, the default settings will again be in place and software will be able to use the CardBus register set normally.

#### **5.5.2 Docking Station Window Registers**

The docking station registers are listed in Table 5-5 and Table 5-6 lists the power-on reset default values for the window registers. [Table 5-7](#page-47-0) follows and includes the default settings for each register.



#### **Table 5-5 Docking Station Access Windows**

#### **Table 5-6 Power-on Reset, Card Removal Defaults for Docking Station Window Registers**





#### <span id="page-47-0"></span>**5.5.2.1 Cycle Decoding**

Each window can select either memory or I/O decoding, and allows for a decode range anywhere from one dword to the entire address space. On Windows 4-7, upper address bits from A31 on down can be masked in the comparison, allowing any desired degree of aliasing.

#### **5.5.2.2 Cycle Trapping**

Instead of passing a claimed cycle onto the intended slave PCI interface, the cycle controller can generate a STOP# or CSTOP# on the master PCI interface (primary PCI interface or slot interface) and cause the controlling device to back off. At the same time, the cycle controller generates an IRQ driveback cycle with SMI# active, therefore converting the cycle into a System Management Interrupt trap.

At this point, the master will most likely retry the cycle, at which time the 82C814 will allow it to proceed. It may or may not be able to deliver valid data. The host chipset can then run its SMM code. The SMM code can read the SMI Status Register from the 82C814 to determine the window access that caused the SMI. Once the value has been read, the host

must write a 1 back to each SMI indicator bit to re-enable trapping and SMI generation on that window.

#### **5.5.2.3 ISA Window Selection**

All docking station windows contain the ISA Window Selection bit. When set to 1, the window operation is modified as follows.

- When a cycle initiated on the primary is claimed through this window, the cycle will be immediately and automatically retried.
- On the docking station side, the 82C825 chip will claim the cycle and wait for positive decode on the ISA bus.
	- If positive decode is determined, the 82C825 logic will terminate the cycle normally.
	- If no positive decode can be achieved, the 82C825 logic will terminate the cycle with a Target Abort. Once this occurs, the 82C814 chip will simply ignore the next retry attempt on its primary and allow the cycle to pass to the local ISA bus of the host controller.

The retries occur up to the limit defined in PCICFG 5Eh[2:0].



Mask register bits [23:0] are fixed to 000FFFh to force a 4KB boundary





#### **Table 5-7 Docking Station Window Registers - PCICFG 80h-FFh (cont.)**













. .





<u> 1989 - Johann Barnett, mars et al. 1989 - Johann Barnett, mars et al. 1989 - Johann Barnett, mars et al. 19</u>



#### **Table 5-7 Docking Station Window Registers - PCICFG 80h-FFh (cont.)**





# <span id="page-53-0"></span>**Table 5-7 Docking Station Window Registers - PCICFG 80h-FFh (cont.)**



# <span id="page-54-0"></span>**5.6 Register Summary**

Table 5-8 summarizes the locations, register names, and default values for register set of the 82C814. Note that the table lists only the PCICFG location, the CardBus Control and Status Register Group can also be accessed in system memory space. Refer to [Section 5.4](#page-43-0) for details regarding accessing those memory locations.









#### **[Table 5-8 82C814 Register Summary \(cont.\)](#page-54-0)**







# **[Table 5-8 82C814 Register Summary \(cont.\)](#page-54-0)**







# <span id="page-57-0"></span>**6.0 Electrical Ratings**

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

# **6.1 Absolute Maximum Ratings**



# **6.2 DC Characteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C**





# <span id="page-58-0"></span>**6.3 AC Characteristics**





# <span id="page-59-0"></span>**82C814** Preliminary

# **6.4 AC Timing Diagrams**















# <span id="page-60-0"></span>**7.0 Mechnical Package Outline**









# <span id="page-62-0"></span>**Appendix A IRQ Driveback Protocol**

The OPTi PCI IRQ Driveback cycle provides a clean and simple way to convey interrupt and DMA status information to the host. The protocol is reliable and does not in any way compromise PCI compatibility.

- 1. Whenever a PCI peripheral device must signal an IRQ or SMI# to the system, it asserts its REQ# line to the host for one PCI clock, deasserts it for one PCI clock, then asserts it again and keeps it low until acknowledged.
- 2. The host recognizes this sequence as a high-priority request and immediately removes all other bus grants (GNT# lines). Once the previous bus owner is off the bus, the host acknowledges the high-priority request with GNT# as usual.
- 3. The peripheral device logic runs an I/O write cycle to the IRQ Driveback address specified in the PCI configuration registers, and releases REQ#.
- 4. The host latches the information on AD[31:0] and sets the IRQ lines appropriately.
- 5. An optional second burst data cycle can take place to convey additional interrupt information.

PCI-type devices on the secondary side of bridge chips can use this same protocol to convey their interrupt requests through the bridge to the host. The format of the driveback cycle request is illustrated in the figure. A second data phase is also possible.

#### **A.1 Driveback Cycle Format**

The charts below illustrate the interrupt information indicated IRQ bits indicate whether that IRQ line is being driven high or low. The EN# bits indicate whether that IRQ is enabled to be changed or not. When the EN# bit is low, the value on the IRQ bit is valid. The device containing the central interrupt controller claims this I/O write cycle, and can then change its internal IRQ line state to match the value sent.

When a PCI device needs to generate an interrupt to the system, it runs a driveback cycle with the Enable bit low for each IRQ line under its control. For example, a device on PCI could run a driveback cycle with IRQ3 high and EN3# low to generate IRQ3 to the system. When the interrupt has been serviced and the device deasserts its interrupt, it starts another driveback cycle with IRQ3 low and EN3# low.

During both of these instances, if the device controls interrupts other than IRQ3, it must set its EN# bits low for **all** channels it controls, not just for the interrupt whose state has changed. The other IRQs must be driven with their previously used values.

#### **Figure A-1 IRQ Driveback Cycle High-Priority Request**



#### **Table A-1 Information Provided on a Driveback Cycle**





<span id="page-63-0"></span>There is a convention for assignment of otherwise unusable IRQs:

- IRQ2 generates an SMI#. Note that the sense of IRQ2 is still active high. In this way, devices that use IRQ driveback can generate SMI# simply by routing their normal interrupt to IRQ2 without needing to change the polarity of the interrupt generation logic.
- IRQ13 generates an NMI. This feature allows PCI-to-ISA bridges such as the 82C825 chip to return the CHCK# sig-

nal from the ISA bus across the PCI bus. The sense of IRQ13 is active high.

Table A-2 illustrates the format of the optional second data phase of the IRQ driveback cycle. This phase is presently reserved for returning the PCI interrupts and ACPI Events. If the device needs to send back level-model interrupts, it bursts the information on the PCI clock following data phase one. The IRQ driveback address automatically increments to (base +4) per PCI requirements. It is also allowable for devices to drive back only phase 2, by directly accessing the (base +4) address.





#### **A.2 Edge vs Level Mode, IRQ Polarity**

The IRQs driven back in data phase 1 are interpreted as edge-mode interrupts, as expected for AT compatibility. The AD[15:0] signals are interpreted as active when high (1); the Enable (EN#) signals AD[31:16] are active when low (0).

In optional data phase 2, the PCIRQ0-3 bits are interpreted as level-mode interrupts by the host hardware. As with data phase 1, the controls indicated by AD[15:0] are interpreted as active when **high**; the Enable (EN#) controls on AD[31:16] are active when **low**. Note that PCI signals INTA-D# are active low by definition.

#### **A.3 Host Handling of IRQ Driveback Information**

The host chipset must handle the IRQ driveback information differently depending on whether the selected interrupt is sharable or not. Generally the ISA IRQ lines need no special consideration.

However, the INTA-D# lines can be shared by multiple devices on the PCI bus. Thus, one device could perform an IRQ driveback to set the INTx# line active for its purposes, while another device could follow immediately by setting the same INTx# line inactive. Therefore, the host is required to implement a counter in this case, so that it considers the line inactive only after it has received the same number of activegoing drivebacks as it has inactive-going drivebacks.

A three-bit counter can be considered sufficient to handle the situation, since this would allow up to seven devices to chain to the same interrupt. It is unlikely that system requirements would exceed this number given the latency penalty incurred.



#### <span id="page-64-0"></span>**A.4 External Implementation**

An IRQ driveback-capable device can implement the signal IRQLATCH. IRQLATCH allows IRQs to be driven onto the ISA bus directly through external TTL. There are two possible support circuits.

**Static Resourcing** - Using a single 74373 latch provides direct control of up to eight IRQ lines. However, the selected IRQs are always under the control of the IRQ driveback device, even if the device is not actively using the IRQs. They cannot be dynamically reassigned to other devices. Figure A-3 shows a typical connection.

**Dynamic Resourcing** - Uses one 74373 latch and one 74125 tristate buffer to provide dynamic control over four specific IRQ lines; each four line group requires an additional 74373/74125 pair. Dynamic control allows the interrupt to be driven only when it has been assigned to a sub-function of the IRQ driveback device; otherwise, the output remains tristated and is open for use by other system devices. The figure below shows a typical connection.

Note that if the IRQLATCH function is selected on the primary, devices on the secondary are no longer free to generate any IRQ. They are limited to the IRQs supported through the latch.















# **Sales Information**

#### **HEADQUARTERS:**

**OPTi Inc.** 888 Tasman Drive Milpitas, CA 95035 tel: 408-486-8000 fax: 408-486-8011

#### **SALES OFFICES:**

**Japan OPTi Japan KK** Murata Building 6F, 2-22-7 Ohhashi Meguro-ku Tokyo 153, Japan tel: 81-3-5454-0178 fax: 81-3-5454-0168

#### **Taiwan**

**OPTi Inc.**  9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC tel: 886-2-325-8520 fax: 886-2-325-6520

#### **United Kingdom & Europe OPTi Inc.**

Bicester Business Center Market Court, Victoria Road Bicester, Oxon OX6 7QB U.K. tel: + 44-1-869-321-622 fax: + 44-1-869-241-448

#### **United States OPTi Inc.**

8 Corporate Park, Ste. #300 Irvine, CA 92714-5117 tel: 714-838-0589 fax: 714-838-9753

#### **OPTi Inc.** 4400 N. Federal Highway, Ste. #120 Boca Raton, FL 33431 tel: 407-395-4555 fax: 407-395-4554

**OPTi Inc.** 20405 State Highway 249, Ste. #220 Houston, TX 77070 tel: 713-257-1856 fax: 713-257-1825

#### **REPRESENTATIVES:**

#### **United States**

#### **Alabama/Mississippi**

**Concord Component Reps** 190 Line Quarry Rd., Ste. #102 Madison, AL 35758 tel: 205-772-8883 fax: 205-772-8262

#### **California - Southern** J**ones & McGeoy Sales**

5100 Campus Dr., Ste. #300 Newport Beach, CA 92660 tel: 714-724-8080 fax: 714-724-8090

#### **Florida**

**Engineered Solutions Ind., Inc.** 1000 E. Atlantic Blvd., Ste. #202 Pompano Beach, FL 33060 tel: 305-784-0078 fax: 305-781-7722

#### **Georgia**

**Concord Component Reps** 6825 Jimmy Carter Blvd., Ste. #1303 Norcross, GA 30071 tel: 770-416-9597 fax: 770-441-0790

#### **Illinois**

**Micro-Tex, Inc.** 1870 North Roselle Rd., Ste. #107 Schaumburg, IL 60195-3100 tel: 708-885-8200 fax: 708-885-8210

#### **Massachusetts**

**S-J Associates, Inc.** 40 Mall Road, Suite 202 Burlington, MA 01803 tel: 617-272-5552 fax: 617-272-5515

#### **Michigan**

**Jay Marketing** 44752 Helm Street., Ste. A Plymouth, MI 48170 tel: 313-459-1200 fax: 313-459-1697

#### **New Jersey**

S-J Associates, Inc. 131-D Gaither Dr. Mt. Laurel, NJ 08054 tel: 609-866-1234 fax: 609-866-8627

#### **New York**

**S-J Associates, Inc.** 265 Sunrise Highway Rockville Centre, NY 11570 tel: 516-536-4242 fax: 516-536-9638

**S-J Associates, Inc.** 735 Victor-Pittsford Victor, NY 14564 tel: 716-924-1720

#### **North & South Carolina**

**Concord Component Reps** 10608 Dunhill Terrace Raleigh, NC 27615<br>tel: 919-846-3441  $919-846-3441$ fax: 919-846-3401

#### **Ohio/W. Pennsylvania**

**Lyons Corp.** 4812 Fredrick Rd., Ste. #101 Dayton, OH 45414 tel: 513-278-0714 fax: 513-278-3609

#### **Lyons Corp.**

4615 W. Streetsboro Richfield, OH 44286 tel: 216-659-9224 fax: 216-659-9227

**Lyons Corp.** 248 N. State St. Westerville, OH 43081 tel: 614-895-1447 fax: Same

#### **Texas**

**Axxis Technology Marketing, Inc.** 701 Brazos, Suite 500 Austin, TX 78701 tel: 512-320-9130 fax: 512-320-5730

#### **Axxis Technology Marketing, Inc.** 6804 Ashmont Drive Plano, TX 75023 tel: 214-491-3577 fax: 214-491-2508

#### **Virginia**

**S-J Associates, Inc.** 900 S. Washington St., Ste. #307 Falls Church, VA 22046 tel: 703-533-2233 fax: 703-533-2236

#### **Wisconsin**

**Micro-Tex, Inc.** 22660 Broadway, Ste. #4A Waukesha, WI 53186 tel: 414-542-5352 fax: 414-542-7934

#### **International**

#### **Australia**

**Braemac Pty. Ltd.** Unit 6, 111 Moore St., Leichhardt Sydney, 2040 Australia tel: 61-2-550-6600 fax: 61-2-550-6377

#### **China**

**Legend Electronic Components. Ltd.** Unit 413, Hong Kong Industrial Technology Centre 72 Tat Chee Avenue Kowloon Tong, Hong Kong tel: 852-2776-7708 fax: 852-2652-2301

#### **France**

**Tekelec Airtronic, France** 5, Rue Carle Vernet 92315 Sevres Cedex France tel: 33-1-46-23-24-25 fax: 33-1-45-07-21-91

#### **Germany**

**Kamaka** Rheinsrasse 22 76870 Kandel **Germany** tel: 49-7275-958211 fax: 49-7275-958220

#### **India**

**Spectra Innovation** Unit S-822 Manipal Centre 47 Dickenson Road Bangalore 560-042 Kamataka, India tel: 91-80-558-8323/3977 fax: 91-80-558-6872

#### **Israel**

**Ralco Components (1994) Ltd.** 11 Benyamini St. 67443 Tel Aviv Israel tel: 972-3-6954126 fax: 972-3-6951743

#### **Korea**

**Woo Young Tech Co., Ltd.** 5th Floor Koami Bldg 13-31 Yoido-Dong Youngduengpo-Ku Seoul, Korea 150-010 tel: 02-369-7099 fax: 02-369-7091

#### **Singapore**

**Instep Microsolutions Pte Ltd.** 629 Aljunied Road #05-15 Cititech Industrial Building Singapore 1438 tel: 65-741-7507 65-741-7530 fax: 65-741-1478

#### **South America**

**Uniao Digital** Rua Guido Caloi Bloco B, Piso 3 Sao Paulo-SP, CEP 05802-140 Brazil tel: 55-11-5514-3355 fax: 55-11-5514-1088

#### **Switzerland**

**Datacomp AG** Silbernstrasse 10 8953 Dietikon Switzerland tel: 41-1-740-5140 fax: 41-1-741-3423

#### **United Kingdom**

**Spectrum** 2 Grange Mews, Station Road Launton, Bicester Oxfordshire,OX6 0DX UK tel: 44-1869-325174 fax: 44-1869-325175

#### **MMD**

3 Bennet Court, Bennet Road Reading Berkshire, RG2 0QX UK tel: 44 1734 313232 fax: 44 1734 313255

(7/96)

The information contained within this document is subject to change without notice. OPTi Inc. reserves the right to make changes in this manual at any time as well as in the products it describes, at any time without notice or obligation. OPTi Inc. assumes no responsibility for any errors contained within. In no event will OPTi Inc. be liable for any damages, direct, indirect, incidental or consequential resulting from any error, defect, or omission in this specification.

Copyright © 1996 by OPTi Inc. All rights reserved. OPTi is a trademark of OPTi Incorporated. All other brand and product names are trademarks or copyrights of their respective owners.

# **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/