

82C499

DX System Controller

Data Book

Version 1.0 912-3000-001 August, 1994

Copyright

Copyright © 1994, OPTi Inc. ALL RIGHTS RESERVED.

No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Inc.

Disclaimer

The information contained in the manual is provided for the general use of the customers of OPTi Inc. OPTi Inc. makes no claims or guarantees as to the accuracy of this documentation and assumes no responsibility for any errors. OPTi Inc. reserves the right to make changes to this documentation and the product described herein without notice or obligation.

In no event will OPTi Inc. be liable for damages, direct or indirect, resulting from any error, defect, or omission in this manual.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Incorporated.

All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

2525 Walsh Avenue Santa Clara, CA 95051 Tel: (408) 980-8178 Fax: (408) 980-8860 BBS: (408) 980-9774

iv

List of Figures

vi

List of Tables

DX System Controller

1.0 Features

- Supports Intel® 486 SX/DX/DX2, 487SX, and Intel 386DX/Cyrix® 486DLC/IBM 486DLC microprocessors
- Single-chip PC/AT[®] solution: one 208-pin Plastic Flat Package (PFP)
- 1X and 2X clock source, supporting systems running from 16MHz to 50MHz
- Write-back direct mapped, bank interleave cache with size selections: 64KB, 128KB, 256KB, and 512KB
- Supports 2-1-1-1, 3-1-1-1, 2-2-2-2, and 3-2-2-2 cache burst cycles
- Support for two programmable non-cacheable regions
- Built-in tag auto-invalidation circuitry
- Option for write-protected, cacheable video and system BIOS
- Programmable cache and DRAM read/write cycles
- Supports four banks of 256KB, 1MB, and 4MB

DRAMs for configurations up to 64MB

- Shadow RAM option
- Flash ROM support
- Hidden refresh and slow refresh supported using the CAS-before-RAS refresh method
- Comprehensive VESA VL and OPTi high-performance local bus support
- Turbo/slow speed selection
- Synchronous AT bus clock with programmable clock division options:
- CLKI(/6, /5 /4, /3), or CLK2I(/6, /5, /4, /3)
- Zero or one wait state options for 16-bit AT bus cycles
- Transparent 8042 emulation for fast CPU reset and GATEA20 generation
- Supports the 80387 numeric coprocessor
- Low-power, high-speed 0.8-micron CMOS technology
- Integrated peripherals controller

Figure 1-1 Address and Data Path Clock Diagram

2.0 Overview

The OPTi 82C499 provides a highly integrated solution for fully compatible, high-performance PC/AT platforms. This chip will support the Intel 486SX/DX/DX2/ 487SX, Intel 386DX and IBM/Cyrix 486DLC microprocessors in the most cost effective and power efficient designs available today. Since the device is so critical to the performance and cost structure of a PC, this highly integrated approach provides the foundation for a very cost effective platform without compromising performance. For power users, this chip offers optimum performance for systems running up to 50MHz. The OPTi DXSC chip provides a solution positioned to deliver value, without neglecting quality, compatibility, or reliability.

The 82C499 integrates a write-back cache controller, a local DRAM controller, an integrated peripherals controller (82C206), the CPU state machine, the AT bus state machine, and data buffers all in a single 208-pin PFP. New on-chip hardware provides the hooks for OPTi and VESA local bus device support.

3.0 Signal Definitions

Table 3-1 Numerical Pin Cross-Reference List

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	IRQ75	53	LMGCS#/KBLMCS#	105	BLST#/PREQI	157	CA32S#
2	IRQ8	54	XDIR#	106	EADS#/NPRST	158	CA ₃
3	IRQ9	55	HLBLTH#	107	ERR#/KEN#	159	CA ₂
4	IRQ1110	56	HLBOE1#	108	D/C#	160	DRTYW#
5	IRQ14	57	HLBOE2#	109	M/IO#	161	TAGWE#
6	IRQ1512	58	CHCK#	110	W/R#	162	BEOE#
$\overline{7}$	RFSH#	59	PWRGD	111	ADS#	163	BOOE#
	ALE			112		164	GND
8	ATCLK	60	GND		BRDY#/PREQO		
9	VCC	61	VCC SYSRST#	113	RDY# VCC	165	VCC
10	XD ₀	62		114 115	CPURST	166	ECAWE# OCAWE#
11		63	MP ₀			167	
12	XD1	64	MP1	116	A ₂	168	BE0#
13	XD ₂	65	MP ₂	117	A ₃	169	BE1#
14	XD ₃	66	MP3	118	A4	170	BE2#
15	GND	67	D ₀	119	GND	171	BE3#
16	GND	68	D ₁	120	GND	172	MA0
17	XD4	69	D ₂	121	A ₅	173	MA1
18	XD ₅	70	D ₃	122	A ₆	174	MA ₂
19	XD ₆	71	D ₄	123	A7	175	MA3
20	XD7	72	D ₅	124	A8	176	MA4
21	IORD#	73	D ₆	125	A ₉	177	MA ₅
22	IOWR#	74	D7	126	A10	178	MA6
23	MRD#	75	D ₈	127	A11	179	MA7
24	MWR#	76	D ₉	128	A12	180	CAS0#
25	MCS16#	77	D ₁₀	129	A13	181	CAS _{1#}
26	CLK ₂	78	GND	130	GND	182	GND
27	GND	79	GND	131	A14	183	CAS _{2#}
28	CLK1	80	D11	132	A15	184	CAS ₃ #
29	IOCS16#	81	D ₁₂	133	A16	185	MA8
30	SA0	82	D ₁₃	134	A17	186	MA9
31	SA ₁	83	D ₁₄	135	A18	187	MA10
32	SBHE#	84	D ₁₅	136	A19	188	RAS0#
33	XD ₈	85	D ₂₄	137	A20	189	RAS1#
34	XD ₉	86	D ₂₅	138	A21	190	RAS _{2#}
35	XD10	87	D ₂₆	139	A22	191	RAS _{3#}
36	XD ₁₁	88	D ₂₇	140	A23	192	DWE#
37	GND	89	D ₂₈	141	GND	193	DRQ0
38	GND	90	D ₂₉	142	GND	194	DRQ1
39	XD12	91	D30	$\overline{143}$	A24	195	DRQ ₂
40	XD ₁₃	92	D31	144	A25	196	DRQ3
41	XD ₁₄	93	NBUSY#	145	DRAMS#/LREQ#	197	DRQ5
42	XD ₁₅	94	NPERR#	146	A31	198	DRQ6
43	VCC	95	BUSY#/IGERR#	147	VCC	199	OSC
44	TC	96	GND	148	TAG0	200	GND
45	KBDCS#/LGNT#	97	VCC	149	TAG1	201	VCC
46	RTCAS	98	NMI	150	TAG2	202	DRQ7
47							
48	RTCCS# SPKD	99 100	TURBO LDEV#	151 152	TAG3 TAG4	203 204	DACK0 DACK1
49	ROMCS#	101	RDYI#	153	TAG5	205	DACK ₂
50	0WS#	102	HOLD	154	TAG6	206	IRQ1
51	CHRDY	103	HLDA	155	TAG7	207	IRQ43
52	A20M	104	INTR	156	DRTY	208	IRQ6

Table 3-2 Alphabetical Pin Cross-Reference List

3.1 Signal Descriptions

3.1.1 CPU Interface Signals

3.1.1 CPU Interface Signals (cont.)

3.1.2 AT Bus Interface

3.1.2 AT Bus Interface (cont.)

3.1.3 Bus Arbitration Interface Signals

3.1.4 Numeric Processor Interface Signals

3.1.5 Cache Interface Signals

3.1.5 Cache Interface Signals (cont.)

3.1.6 DRAM Interface Signals

3.1.7 82C206 Signal

3.1.7 82C206 Signal (cont.)

3.1.8 Buffer Control Signals

3.1.9 Reset Signals

3.1.10 Clock Signals

3.1.10 Clock Signals (cont.)

3.1.11 Miscellaneous Interface Signals

3.1.12 Power and Ground Pins

4.0 Functional Description

4.1 Reset Logic

The RST1# input to the 82C499 is used to generate the CPU reset (CPURST), the numeric coprocessor reset (NPRST), and the system reset (SYSRST#) signals. RST1# is a "cold reset" which is generated when either PWRGD goes low (from the power supply, indicating a low power condition) or when the system reset button is activated. This reset signal is used to force the system to begin execution at a known state. When RST1# is sensed active, the 82C499 will assert CPURST, NPRST, and SYSRST#. CPURST is also generated when a shutdown condition is decoded from the CPU bus definition signals. CPURST, NPRST, and SYSRST# are asserted for (128) CLK2 cycles.

The 82C499 emulates the keyboard reset function. The keyboard reset is intercepted by monitoring the I/O write cycle "FE" command to Port 64h. This fast CPU reset from the chipset will be generated directly after the I/O write is decoded unless bit 1 of Index Register 20h is disabled, in which case the reset will not start until a "halt" instruction is executed.

When configured to interface with a math coprocessor, the 82C499 will generate the NPRST signal when CPURST is activated or if an I/O write to Port F1h is issued.

4.2 System Clock Generation

The 82C499 has two high frequency clock inputs, CLK and CLK2. This clocking scheme provides both single and double frequency operation to support all 486 platforms at system speeds up to 50MHz.

The 486 is driven by a 1X clock as opposed to the 2X clock required by the 486DLC and 386 microprocessor. Single frequency clocking is only necessary during 486 40MHz and 50MHz operation. In this mode, CLK and CLK2 are generated by the same source so that the 82C499 will receive only a single 1X clock source (this avoids the necessity of a 100MHz oscillator for 486 50MHz operation). Double frequency operation requires that the CLK2 input be fed directly by the crystal oscillator, while the CLK input is derived from the oscillator output divided by two externally. In this mode, the 82C499 will receive both a 1X and 2X clock source. Typically for Intel 486 CPUs, a double frequency clock is recommended for 20, 25, and 33MHz operation, while 40 or 50MHz operation requires a single frequency clocking scheme.

CLK is a master single-phase clock which is used to drive all host CPU synchronous signals and the 82C499's internal state machines. CLK2 is used by the cache/DRAM controller logic and to maintain the clock phase between the CPU and the 82C499 by controlling the CPU reset timing.

The 82C499 generates the AT bus clock (ATCLK) from an internal division of CLK or CLK2. The ATCLK frequency is programmable and can be set to any of four clock division options by programming Index Register 25h[1:0]. This allows the system designer to tailor the AT bus clock frequency to support a wide range of system designs and performance platforms.

A 2X clock is necessary for running the system with zero-wait-state-cache-write enabled and to conform to the timing requirements specified by t100a and t100b.

At 40MHz, Intel 386 or IBM 486DLC applications CLKI, CLK2I, and CPUCLK must be within 1ns clock skew of each other. This is required for the proper setup of hold time to be met for the CPU and proper synchronization of CLKI to the system.

4.3 CPU Burst Mode Control

The DXSC chipset fully supports 486 burst cycles. The 82C499 cache and DRAM controllers insure that data is burst into the CPU whenever the 486 requests a burst linefill. The secondary cache provides data on read-hits and the DRAM supplies the data during cache read-misses.

For the cache read-hit cycle, BRDY# is asserted at the middle of the first T2 state when a 2-1-1-1 (zero wait state) cache burst cycle is chosen, otherwise it is asserted at the middle of the second T2 state when one wait state is required. If a read-miss occurs, the DRAM data is first written into cache memory, then it is burst from the cache to the 486 CPU. BRDY# is asserted after cache memory is updated for cache read-misses. Once asserted, BRDY# stays active until BLST# is detected during a zero wait state burst cycle. BRDY# is never active during DMA or master cycles.

The 82C499 contains separate burst counters to support DRAM and external cache burst cycles. The DRAM burst counter performs the cache read-miss linefill (DRAM to external cache) and the cache burst counter supports the 486 burst linefill (external cache to the 486 CPU). The burst order of the cache burst counter exactly matches the double-word address sequencing expected by the 486 CPU. The DRAM burst counter is used for cache read-miss cycles and dirty linefill write operations.

4.4 Cache Subsystem

The integrated cache controller, which uses a directmapped, bank-interleaved scheme dramatically boosts the overall performance of the local memory subsystem by caching writes as well as reads (writeback mode). Cache memory can be configured as one or two banks, and sizes of 64, 128, 256, and 512KB are supported. Provisions for two programmable noncacheable regions are provided. The cache controller operates in non-pipeline mode, with a fixed 16-byte line size (optimized to match a 486 burst linefill) in order to simplify the motherboard design without increasing cost or degrading system performance. For 486 systems, the secondary cache operates independently and in addition to the CPU's internal cache.

The cache controller works as the front-end for both the DRAM and AT bus controllers. ADS# from the CPU must pass through the cache logic first. When the cache is disabled, ADS# just falls through the cache controller and delivers an internal MADS# to the DRAM and AT bus controllers. When the cache is enabled, ADS# is blocked when a cache cycle is detected. If this cycle is determined to be a NCA (non-cacheable address) or a cache miss cycle, ADS# is delayed one CLK before outputting an internal MADS# due to the time needed for NCA and cache hit/miss detections.

4.4.1 Cache Bank Interleave

In order to support cache burst cycles at elevated frequencies and still utilize conventional speed SRAMs, a bank interleave cache access method is employed. The addresses are applied to the cache memory one cycle earlier, while cache output enable signals control even/odd bank selection and enable cache RAM data to the CPU data bus. Since the output enable time is about one-half of the address access time, the 82C499 can achieve a high performance cache burst mode without using the more expensive high speed SRAMs.

The 82C499 supports one or two cache banks. Two cache banks are required to interleave and realize the performance advantages of this cache scheme. Cache sizes of 128KB and 512KB are single-bank caches, while 64KB and 256KB cache sizes are double-bank. When using a double-bank configuration, the even and odd banks receive the same address lines. Signals A2/A3, ECAWE#/OCAWE#, and BEOE#/BOOE# are used to dictate the even or odd bank access.

4.4.2 Write-Back Cache

The write-back cache scheme derives its superior performance by optimizing write cycles. There is no performance penalty in the cache write cycle, since the

cache controller does not need to wait for the much slower DRAM controller to finish its cycle before proceeding to the next cycle.

4.4.3 Tag RAM

A built-in tag comparator improves system performance while reducing component count on the system board. The comparator internally detects the cache hit/ miss status by comparing the high-order address bits (for the memory cycle in progress) with the stored tag bits from previous cache entries (see Table 4-1). When a match is detected, and the location is cacheable, a cache hit cycle takes place. If the comparator does not match, or a non-cacheable location is accessed (based on the internal non-cacheable region registers), the current cycle is a cache miss. The tag is invalidated automatically during memory reads when the cache is disabled; each memory read will write into the corresponding tag location a non-cacheable address (such as A0000 or B0000 of the video memory area). To invalidate the cache, simply disable the cache in Configuration Register 21h, bit 4, and read a block of memory equal to the size of the cache. The advantage of this invalidation scheme is that no valid bit is necessary and expensive SRAM can be conserved. To flush the cache, simply read a block twice the size of the cache. This will guarantee that every dirty cache location is flushed to DRAM.

The following table details which CPU address bits are stored as tags for the various cache sizes supported in the 82C499 and how the tag RAM bits are addressed for different cache sizes.

Tag Bit	64KB	128KB	256KB	512KB
7	A22	A22	A22	A22
6	A21	A21	A21	A21
5	A20	A20	A20	A20
4	A19	A ₁₉	A ₁₉	A19
3	A18	A ₁₈	A ₁₈	X
2	A17	A17	A25	A25
1	A16	A24	A24	A24
0	A23	A23	A23	A23

Table 4-1 Address to Tag Bit Mapping

4.4.4 Dirty Bit Mechanism

The "dirty bit" is a mechanism for monitoring coherency between the cache system and DRAM. Each tag entry has a corresponding dirty bit to indicate whether the data in the represented cache line has been modified since it was loaded from system memory. This allows the 82C499 to determine whether the data in memory is "stale" and needs to be updated before a new memory location is allowed to overwrite the currently indexed cache entry. The write-back cycle causes an entire cache line (16 bytes) to be written back to memory, followed by a line burst from the new memory location into the cache, and then the final line burst from the cache to the CPU. Normally, the performance advantage of completing fast writes to the cache outweigh the "write-back" read-miss penalties which are incurred while operating the write-back scheme.

Cache Read-Hit

The secondary cache provides data to the CPU. For 486 systems, the 82C499 follows the CPU's burst protocol to fill the processor's internal cache line.

Cache Read-Miss (DIRTY bit negated)

The cache controller does not need to update the system memory with the cache's current data because that data has not been modified (evidenced by the dirty bit negation). The cache controller asserts TAGWE# causing the tag RAMs to update with the new address, and asserts ECAWE#/OCAWE# causing the cache memory to update with data from DRAM. This data is then presented to the CPU (following burst protocol for 486 systems).

Cache Read-Miss (DIRTY Bit Asserted)

The cache controller must update the system memory with data from the cache location that is going to be overwritten. The controller writes the 16-byte line from cache memory into DRAM, then reads the new line from DRAM into the cache memory and deasserts the DIRTY bit. The cache controller asserts TAGWE#, ECAWE#/OCAWE#, and DRTYW# during this linefill. This new data is presented to the CPU (following burst protocol for 486 systems).

Cache Write-Hit

Because this is a write-back cache, the cache controller does not need to update the much slower DRAM memory. Instead, the controller updates the cache memory and sets the DIRTY bit. DIRTY may already be set, but that does not affect this cycle. The contents of the tag RAM remains unmodified.

Cache Write-Miss

The cache controller bypasses the cache entirely and writes the data directly into DRAM. DIRTY is unchanged.

Table 4-2 shows the cache sizes supported by the 82C499, with the corresponding tag RAM address bits, tag RAM size, cache RAM address bits, cache RAM size, and cacheable main memory size.

Table 4-2 Cache SRAM Requirements

Table 4-3 shows what speed SRAM and TAG SRAM to use for a particular CPU clock rate.

For the Intel 386 or IBM/Cyrix 486DLC, only the lead-off cycles of the above corresponding cache read burst cycles will be used (i.e., 33MHz and below: 2).

Note DRAM and cache cycles are at their minimum wait states.

4.5 Local DRAM Control Subsystem

The 82C499 supports up to four banks of page-mode local DRAM memory for configurations of up to 64MB. 256KB, 1MB, or 4MB page-mode DRAM devices may be used. The DRAM configuration is programmable through Configuration Register 24h. DRAM performance features are programmable through Configuration Register 25h. Table 4-4 illustrates the DRAM configurations supported.

[Table 4-5](#page-24-0) describes how the DRAM address lines are multiplexed when different memory device types are used.

Table 4-4 DRAM Configurations

	256KB		1MB		4MB	
Memory Address	Column	Row	Column	Row	Column	Row
MA0	A2	A11	A2	A21	A2	A21
MA1	A3	A12	A ₃	A ₁₂	A3	A23
MA ₂	A4	A ₁₃	A4	A13	A4	A ₁₃
MA3	A ₅	A14	A5	A14	A ₅	A14
MA4	A6	A15	A6	A15	A6	A15
MA5	A7	A16	A7	A16	A7	A16
MA6	A8	A17	A8	A17	A ₈	A17
MA7	A ₉	A18	A9	A18	A ₉	A18
MA8	A10	A19	A10	A19	A10	A19
MA9	X	X	A11	A20	A11	A20
MA10	X	X	X	X	A12	A22

Table 4-5 CPU Address to MA Bus Mapping

4.6 Parity Generation/Detection Logic

During local DRAM write cycles, the 82C499 generates a parity bit for each byte of write data from the processor. Parity bits are stored into local DRAM along with each data byte. During a DRAM read, the parity bit is checked for each data byte. If the logic detects incorrect parity, the 82C499 will generate NMI to the CPU. The parity error will invoke the NMI, providing that the parity check is enabled in the Configuration Register 21h, bit 5. Parity check must also be enabled in the Port B (61h) register, bits [2:3].

4.7 Refresh Logic

The 82C499 supports both normal and hidden refresh. Normal refresh refers to the classical refresh implementation which places the CPU on "hold" while a refresh cycle takes place to both the local DRAM and any AT bus memory. This is the default condition at power-up. However, hidden refresh is performed independent of the CPU and does not suffer from the performance restriction of losing processor bandwidth by forcing the CPU into its hold state. Hidden refresh delivers higher system performance and is recommended over normal refresh. As long as the CPU does not try to access local memory or the AT bus during a hidden refresh cycle, refresh will be transparent to the CPU. The CPU can continue to execute from its internal and secondary caches as well as execute internal instructions during hidden refresh without any loss in performance due to refresh arbitration. If a local memory or AT bus access is required during hidden refresh, wait states will be added to the CPU cycle until the resource becomes available. Hidden refresh also separates refreshing of the AT bus and local DRAM. The DRAM controller arbitrates between CPU DRAM accesses and DRAM refresh cycles, while the AT bus controller arbitrates between CPU accesses to the AT bus, DMA, and AT refresh. The AT bus controller asserts the RFSH# and MEMR# commands and outputs the refresh address during AT bus refresh cycles.

The 82C499 implements refresh cycles to the local DRAM using CAS-before-RAS timing. CAS-before-RAS refresh has lower power consumption than RASonly refresh, which is important when dealing with large memory arrays. CAS-before-RAS refresh is used for both normal and hidden refresh to local memory.

The output of internal counter 1/timer 1 (OUT1) inside the 82C499 is programmed as a rate generator to produce the periodic refresh request signal which occurs every 15.9µs. Requests for refresh cycles are generated by two sources: counter1/timer1, or 16-bit ISA masters that activate refresh when they have bus ownership. These ISA masters supply refresh cycles because the refresh controller cannot preempt the bus master to perform the necessary refresh cycles. 16-bit ISA masters that hold the bus longer than 15µs must supply refresh cycles.

By programming Configuration Register 25h, bit 1, slow refresh is enabled which will further divide the 15.9µs period by four to provide a 63.6µs "slow refresh" interval (slow refresh DRAMs must be used with the slow refresh feature).

4.8 Shadow RAM

Since accesses to local DRAM are much faster than those to EPROM, the 82C499 provides shadow RAM capability. With this feature, code from slow devices like ROM and EPROM memories can be copied to local DRAM to speed up memory accesses. Accesses to the specified EPROM space are redirected to the corresponding DRAM location. Shadow RAM addresses range from C0000h-FFFFFh. 16KB granularity is provided for the address range C0000h-EFFFFh, while the 64KB range from F0000h-FFFFFh (the location of system BIOS) can be shadowed as an entire segment.

The shadow RAM control is setup in the configuration registers. First, the ROM contents must be copied into the shadow RAM area. Next, the shadow RAM enable bit is set in the configuration register. For the system BIOS area, once the bit is set, the RAM area becomes read-only. For the video and adapter BIOS area, the user can select read-only or read/write by setting the write protect bit in Index Register 26h accordingly. Video BIOS at the C0000h-C8000h area can be shadowed and cached if bit 4 of Register 27h is set to 1. System BIOS at F0000-FFFFF can also be shadowed if Register 22h bit 7 is set to 1. The system BIOS at F0000-FFFFF is non-cacheable.

4.9 System ROM BIOS Cycles and Flash EPROM Support

The 82C499 supports both 8- and 16-bit EPROM cycles. If the system BIOS is 16 bits wide, ROMCS# should be connected to M16# through an open collector gate indicating to the 82C499 that a 16-bit EPROM is responding. The system BIOS resides on the XD bus. The XD to SD data buffer is normally disabled (XDIR# inactive) except during I/O read cycles at addresses below 100h (byte-wide I/O), INTA cycles, and 8-bit ROM BIOS cycles.

ROMCS# is generated for the both the E0000-EFFFFh and F0000-FFFFFh segments. If a combined video/ system ROM BIOS is desired, these two segments should be used.

For flash EPROM support, Register 26h, bit 7, can be set to 1 to enable write cycles for ROMCS# to support flash EPROMs. The desired segment must be selected via register 2Dh. Memory shadowing and caching should be disabled prior to making write accesses to the flash EPROM.

4.10 AT Bus State Machine

The AT bus state machine gains control when the 82C499's decoding logic detects a non-local memory cycle. It monitors status signals M16#, IO16#, CHRDY, and NOWS# and performs the necessary synchronization of control and status signals between the AT bus and the microprocessor. The 82C499 supports 8- and 16-bit memory and I/O devices located on the AT bus.

An AT bus cycle is initiated by asserting ALE in AT-TS1 state. On the trailing edge of ALE, M16# is sampled for a memory cycle to determine the bus size. It then enters AT-TC state and provides the command signal. For an I/O cycle, IO16# is sampled after the trailing edge of ALE until the end of the command. Typically, the wait state for an AT 8/16-bit transaction is 5/1, respectively. The command cycle is extended when CHRDY is detected inactive, or the cycle is terminated when zero wait state request signal (NOWS#) from the AT bus is active. Upon expiration of the wait states, the AT state machine terminates itself and passes an internal Ready to the CPU state machine for outputting a synchronous RDY# to the CPU. Bit 2 of Index Register 20h allows for the addition of an AT cycle wait state; bit 3 of this same register allows for the generation of a single ALE instead of multiple ALEs during bus conversion cycles. The AT bus state machine also routes data and address when an AT bus master or DMA controller accesses memory.

4.11 Bus Arbitration Logic

The 82C499 provides arbitration between the CPU, DMA controller, AT bus masters, and the refresh logic. During DMA, AT bus master, and conventional refresh cycles, the 82C499 asserts HOLD to the CPU. The CPU will respond to an active HOLD signal by generating HLDA (after completing its current bus cycle) and placing most of its output and I/O pins in a high impedance state. After the CPU relinquishes the bus, the 82C499 responds by issuing RFSH# (refresh cycle) or HLDA (AT bus master or DMA cycle), depending on the requesting device. During hidden refresh, HOLD remains negated and the CPU continues its current program execution as long as it services internal requests or achieves cache hits (please refer to the refresh section for additional information).

The AT bus controller in the 82C499 arbitrates between hold and refresh requests, deciding which will own the bus once the CPU relinquishes control with the HLDA signal. The arbitration between refresh and DMA/master is based on a FIFO (first in-first out) priority. However, a refresh request (RFSH#) will be inter-

nally latched and serviced immediately after DMA/ master finishes its request if queued behind HRQ. HRQ must remain active to be serviced if a refresh request comes first. DMA and bus masters share the same request pin, HRQ.

4.12 Numeric Coprocessor Cycles (NPX)

The 82C499 monitors NPERR# and NPBUSY# to provide support for the 80387 coprocessor. A coprocessor asserts NPERR# during a power-on reset to indicate its presence. The coprocessor asserts NPBUSY# while executing a floating-point calculation and asserts RDYI# to the chipset when it is finished. If NPBUSY# is active and a coprocessor error occurs, (coprocessor asserts NPERR#) the 82C499 latches NPBUSY# and generates INT13. Latched BUSY# and INT13 can be cleared by an I/O Port F0h write command. If the NPU is not installed, the 82C499 treats any access to the NPU address space as an AT cycle. With the NPU in place, CPU accesses to the NPU address space are direct, except for the re-synchronizing of the numerics coprocessor ready signal (RDYI#) before sending READY# back to the CPU.

4.13 Local Bus Interface

The 82C499 allows peripheral devices to share the "local bus" with the CPU and numerics coprocessor. The performance of these devices (which may include the video subsystem, hard disk adapters, LAN and other PC/AT controllers) will dramatically increase when allowed to operate in this high-speed environment. These devices are responsible for their own address and bus cycle decode and must be able to operate compatibly at the elevated frequencies required for operation on the local CPU bus.

The LDEV# input signal to the 82C499 indicates that a local device is intercepting the current cycle. If this signal is sampled at the end of the first T2 clock cycle (end of the second T2 at 50MHz, whenever $ATCLK = CLKI/$ 6), then the 82C499 will allow the responding local device to assume responsibility for the current local cycle. When the device has completed its operation, it must terminate the cycle by asserting the RDYI# pin of the 82C499. The RDYI# signal is synchronized by the 82C499 before being sent to the CPU via the RDY# line. Alternatively, the local bus device may drive RDY# directly to the CPU. In this case, the local READY signal should be connected to the CPU and 82C499 READY signal. The 82C499 READY signal is bidirectional.

4.14 Data Bus Conversion/Data Path Control Logic

The 82C499 performs data bus conversion when the CPU accesses 16- or 8-bit devices through 16- or 32 bit instructions. It also handles DMA and AT master cycles that transfer data between local DRAM or cache memory and locations on the AT bus. The 82C499 provides all of the signals to control external bidirectional data buffers.

4.15 Turbo/Slow Mode Operations

Turbo Mode is controlled through pin 99 of 82C499. If the TURBO input is asserted high, (the jumper on the board is opened) the system will always run at full speed and Non-turbo (slow) Mode when the TURBO input is pulled low (jumper is closed). Slow mode operation is implemented by applying a periodic clock to the HOLD input of the CPU. OSC12 is the clock source used for this operation. OSC12 is internally derived from the 14.31818MHz OSC clock input to the 82C499. The HOLD is maintained for approximately two-thirds of the time, while the CPU is allowed to perform normal external operations during the remaining one-third interval. For system design, the TURBO pin should be pulled high through a 10Kohm resistor.

4.16 Fast GATEA20 and RESET Emulation

The 82C499 will intercept commands to Ports 60h and 64h so that it can emulate the keyboard controller, allowing the generation of the fast GATEA20 and fast CPURST signals. The decode sequence is software transparent and requires no BIOS modifications to function. The fast GATEA20 generation sequence involves writing "D1h" to Port 64h, then writing data "02h" to Port 60h. The fast CPU "warm reset" function is generated when a Port 64h write cycle with data "FEh" is decoded. A write to Port 64h with data "D0h" will enable the status of GATEA20 (bit 1 of Port 60h) and the warm reset (bit 0 of Port 60h) to be readable.

4.17 Special Cycles

The 486 microprocessors provide special bus cycles to indicate that certain instructions have been executed, or certain conditions have occurred internally. Special cycles such as Shutdown and Halt cycles are covered by dedicated handling logic in the 82C499. Based on the operating microprocessor mode, this logic decodes the CPU bus status signals M/IO#, D/C# and W/R# and takes the appropriate action.

5.0 Registers Descriptions

Table 5-2 Control Register 2 - Index: 21h

82C499

Table 5-3 Shadow RAM Control Register I - Index: 22h

Table 5-4 Shadow RAM Control Register II - Index: 23h

Table 5-5 DRAM Control Register I - Index: 24h

Table 5-6 DRAM Control Register II - Index: 25h

82C499

Table 5-7 Shadow RAM Control Register III - Index: 26h

Table 5-8 Control Register 3 - Index: 27h

82C499

Note Memory area at 640KB-1MB is defaulted to be non-cacheable.

This register is used in conjunction with Index Register 29h to define a non-cacheable block. The starting address for the non-cacheable block must have the same granularity as the block size. For example, if a 512KB noncacheable block is selected, its starting address is a multiple of 512KB; consequently, only address bits of A[23:19] are significant, A18:16] are "don't care".

٦

 $X = Don't Care$ $V =$ Valid Bit

Table 5-11 Non-Cacheable Block 2 Register I - Index: 2Ah

This register is used in conjunction with Index Register 2Bh to define a non-cacheable block. The starting address for the non-cacheable block must have the same granularity as the block size. For example, if a 512KB noncacheable block is selected, its starting address is a multiple of 512KB; consequently, only address bits of A[23:19] are significant, [A18:16] are "don't care".

Table 5-12 Non-Cacheable Block 2 Register II - Index: 2Bh

 $X = Don't Care$ $V =$ Valid Bit

Table 5-13 ROM Chip Select (ROMCS#) Control Register - Index: 2Dh

5.1 I/O Port 60h

Port 60h and 64h emulate the registers of a keyboard controller, allowing the generation of a fast gate A20 signal. The sequence here is BIOS transparent and there is no need for the modification of the current BIOS. The sequence involves writing data D1h to Port 64h, then writing data 02h to Port 60h.

Table 5-14 I/O Port 61h(Port B)

5.2 I/O Port 64h

I/O Port 64h emulates the register inside a keyboard controller by generating a fast reset pulse. Writing data FEh to Port 64h asserts the reset pulse. The pulse is generated immediately after the I/O write if bit 6 of Index Register 21h is set, otherwise the pulse is asserted 2µs after the write.

Table 5-15 I/O Port 70h

Table 5-16 Port 92h - System Controller Port A, PS/2 Compatibility Port

6.0 Maximum Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

6.1 Absolute Maximum Ratings

6.2 DC Characteristics

Ta = -25°C to +70°C, **Vcc = 5.0V ±5%**

6.3 AC Timing Characteristics

Preliminary - Temperature: 0°C to +70°C, VCC: 5V +/- 5%

Table 6-1 82C499 B1 AC Characteristics

Sym	Description	Min	Typ	Max	Units
t413a	CLKI↑ to ECAWE#/OCAWE# active delay, cache line fill	$\overline{7}$		21	ns
t414	CLKI ↓ to ECAWE#/OCAWE# inactive delay, 1WS	10		12	ns
t414a	CLKI↑/CLKI↓ to ECAWE#/OCAWE# inactive delay, cache line fill	$\overline{7}$		21	ns
t415	CLK2I \uparrow to DTYWE# active delay, OWS (requires 2X clock input)	5		10	ns
t416	CLK2I \uparrow to DTYWE# inactive delay, 0WS (requires 2X clock input)	5		10	ns
t417	CLKI \downarrow to DTYWE# active delay, 1WS	20		22	ns
t418	CLKI↓ to DTYWE# inactive delay, 1WS	10		12	ns
t419	CLKI \uparrow (from TAG address valid) to RDY# active delay	5(9)		15(15)	ns
t420	CLKI↑ to RDY# inactive delay	5		15	ns
t421	DTYWE# active to DRTY active	2		4	ns
t422	DTYWE# inactive to DRTY inactive	\overline{c}		$\overline{4}$	ns
t423	CLKI \downarrow to TAGWE# active delay	20		22	ns
t424	CLKI \downarrow to TAGWE# inactive delay	10		12	ns
t425	CLKI \uparrow to BEA3/BEA2OA3 active delay, cache hit (cache line fill)	5(7)		15(21)	ns
t425a	CLKI V to BEA3/BEA2OA3 active delay, cache hit	5		15	ns
t426	CLKI ^ to BEA3/BEA2OA3 hi-Z	5		15	ns
t427	TAGWE# active to TAG data active	$\overline{2}$		$\overline{4}$	ns
t428	TAGWE# inactive to TAG data inactive	\overline{c}		4	ns
t429	CLKI↑ to CAS# active delay	5		15	ns
t430	CLKI↑ to CAS# inactive delay	5		15	ns
t433	CLKI↑ to RAS# inactive delay	5		15	ns
t434	CLKI↑ to RAS# active delay	5		15	ns
t435	CLKI↑ to column address valid delay	5		15	ns
t436	CPU address valid to row/column address valid delay	5		15	ns
t437	CLKI↑ to DWE# active delay	5		15	ns
t438	CLKI \downarrow to DWE# inactive delay	5		15	ns
t439	CLKI↑ to new row address delay	10		25	ns
t440	RAS# precharge time		3 CLKI		
t441	CAS# precharge time	1 CLKI			
t442	CLKI↑ to ROMCS# active delay	$\overline{7}$		21	ns
t443	CLKI↑ to ROMCS# inactive delay	$\overline{7}$		21	ns
t454	MEMR# active to BEOE#/BOOE# active delay, DMA	10		20	ns
t455	MEMR# inactive to BEOE#/BOOE# inactive delay, DMA	10		20	ns
t456	CLKI↑ to EADS# active delay, DMA	6		18	ns
t457	CLKI↑ to EADS# inactive delay, DMA	6		18	ns
t458	MEMR#/MEMW# active to RAS# active delay, DMA	10		20	ns
t459	MEMR#/MEMW# inactive to CAS# inactive delay, DMA	10		20	ns
t465	MEMW# active to DWE# active delay, DMA	10		20	ns
t466	MEMW# inactive to DWE# inactive delay, DMA	10		20	ns
t467	DRTY set up time to CLKI↑	$\overline{4}$			ns

Table 6-1 82C499 B1 AC Characteristics (cont.)

Table 6-1 82C499 B1 AC Characteristics (cont.)

Note Notes: 1._↑ means rising edge

Note 2.↓ means falling edge

Note 3.The capacitance loading is 50pF

6.4 AC Timing Waveforms

Figure 6-3 Zero-Wait State Write Hit Cycle

Figure 6-4 One-Wait State Cache Write Hit Cycle

only for ISA master when bit 4,3 of 2A =1 **DMA/ISA master write to DRAM, with RAS#, CAS# generated as above and the DWE# DMA/ISA master write to DRAM & cache, with RAS#, CAS#, DWE# generated as above and ECAWE#/OCAWE#** T2 T ^{ck2} ՈՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐԱՐ AAAAAAAAAAAA AAAAAAAA AAAAA and a state t458 t433 (bit $4,3$ of 2a = 00and DMA t454 t455 t469# t469 default for ISA master t429 t459 t429 t459 AAA h
C **DMA/ISA master read from cache, only BOOE#/BEOE# is generated only** AAA **T**2 bit 2 of 25h \models 0, default bit 2 of 25h = 1 AAA $\tilde{\Gamma}$ **DMA/ISA master read from DRAM, RAS# & CAS# are generated** AAA \tilde{z} t413a t414a AAA T^2 AAA $\tilde{\Gamma}$ t413a t414a AAA t457 t456 t457 t439 t435 AAA t456 12 AAA $\dot{\bar{\tau}}$ AAAAAAAAAAAA AAAAAAAA AAAAA ╵┈╲╌┈┈╎┈┈╎┈┈├┈┈╒┈┈╎┈┈の╌╎┈┈┈┼┈┈╌╌╶╶╌╌╶╶╌╌╎┈┈┝╌┈┺╾╌╌╌╌╌╌╌╌╌╌╌╌╶╴╴╴╎┈┈┈┼┈┈┈┤┈ $\overline{1}$ \sim \mathbf{a} AAA T2 T2 T2 T2 AAA $\,$ \overline{L} AAA **P** AAA \overline{N} AAA CLKI ATCLK DWE# RAS#x MA[10:0] EADS# EADS#IOR#/IOW# IOR#/IOW# CAS[3:0]# CAS[3:0]# CAS[3:0]# CAS[3:0]# BOOE#/BEOE# MEMR#/MEMW# MEMR#/MEMW# BOOE#/BEOE# ECAWE#/OCAWE# ECAWE#/OCAWE# ECAWE#/OCAWE# ECAWE#/OCAWE#

Figure 6-7 One-Wait State DRAM Page Hit Burst Read

Figure 6-8 One-Wait State DRAM Burst Read, RAS# Inactive

Figure 6-9 One-Wait State DRAM Page Miss Burst Read

Figure 6-11 One-Wait State DRAM Write

Figure 6-12 ISA Bus Cycles

912-3000-001 Page 45

Figure 6-14 CPU Reset

Figure 6-15 Refresh Cycle

Figure 6-16 Cache Read Miss Dirty: 2 banks of cache and 0/0 DRAM wait state (1 of 2)

Figure 6-17 Cache Read Miss Dirty: 2 banks of cache and 0/0 DRAM wait state (2 of 2)

Figure 6-21 Cache Read Miss Dirty: 2 banks of cache and 1/1 DRAM wait state (2 of 2)

Figure 6-25 Cache Read Miss Not Dirty: 2 banks of cache and 1 DRAM read wait state

Figure 6-27 ROM Access Cycle (2 of 2)

7.0 Mechnical Package Outline

<u> ADAG AN DUN ALAM ATAM ANG UGU ANG MANG ANG ANG I</u>

q

