82420EX PCISET DATA SHEET 82425EX PCI SYSTEM CONTROLLER (PSC) AND 82426EX ISA BRIDGE (IB)

- **Host CPU**
	- $-25-33$ MHz Intel486TM and OverDriveTM Processors
	- -L1 Write-Back Support
- Integrated DRAM Controller
	- -1 to 128 MByte Main Memory -70 ns Fast Page Mode DRAM SIMMs Supported
	- Ð Supports 256 KByte, 1 MByte, and 4 MByte Double and Single Sided SIMMs
	- Read Page Hit Timing of 3-2-2-2 at 33 MHz
	- Burst Mode PCI Master Accesses Ð Decoupled Refresh Reduces DRAM
	- Latency Ð Five RAS Lines
	-
- Integrated L2 Cache Controller
	- Write-Back and Write-Through Cache Policies
	- Ð Direct Mapped Organization
	- Ð 64, 128, 256 or 512 KByte Cache Sizes
	- Ð Programmable Zero Wait-State L2 Cache Read and Write Accesses
	- Ð Two Banks Interleaved or a Single Bank Non-Interleaved Operation Ð No VALID Bit Required
- 25/33 MHz PCI Bus Interface - Two Bus Masters
	- Ð PCI Auto Configuration Support
- **Host/PCI Bridge**
	- Ð Converts Back-to-Back Sequential Memory Writes to PCI Burst Writes
- Ð CPU Memory Write Posting to PCI ■ PCI Local Bus IDE Interface
	- Ð Supports Mode 3 Timing
- Programmable Attribute Map for First 1 MByte of Main Memory
- 100% ISA Compatible Ð Directly Drives 5 ISA Slots
- Two 8237 DMA Controllers Ð 7 DMA Channels
	- Ð 27-bit Addressability
	- Ð Compatible DMA Transfers
- One 82C54 Timer/Counter
	- $-$ System Timer
	- Ð Refresh Request
	- $-$ Speaker Tone
- Two 82C59 Interrupt Controllers
	- Ð 14 Interrupts
	- Ð Edge/Level Sense is Programmable per Channel
	- Ð PCI Interrupt Steering for Plug and Play Compatibility
- X-Bus Peripheral Support
	- Ð RTC, KBC, BIOS Chip Selects
	- Ð Control for Lower X-Bus Transceiver
	- Ð Integrates Mouse Interrupt
	- Ð Coprocessor Error Reporting
- Non-Maskable Interrupts (NMI)
	- Ð PCI System Errors
	- Ð Main Memory Parity Errors
	- Ð ISA Parity Errors
- System Power Management (Intel SMM Support)
	- Ð Programmable System Management Interrupt (SMI)-Hardware Events, Software Events, EXTSMI#
	- Programmable CPU Clock Control
	- Ð Fast On/Off Mode
- Generates System Clocks
- 160-Pin QFP Package for IB
- 208-Pin QFP Package for PSC

The 82420EX PCIset is the foundation for the Value Flexible Motherboard solution for entry-level Intel486™ processor-based PCI systems. The Value Flexible Motherboard solution, including 82420EX, Intel486 processor, 82091AA Advanced Integrated Peripherals, 82C42 Keyboard Controller, Flash BIOS, and Plug & Play software, drives PCI into the mainstream. The 82420EX PCIset is a highly integrated solution enabling low cost, small form factor motherboard designs. All Intel486 processors and upgrades are supported, including L1 write-back and Intel SMM power management. PCI Local Bus IDE is incorporated for higher performance IDE at no additional cost.

The 82420EX was designed from the ground up for PCI performance. It consists of two components—the 82425EX PCI System Controller (PSC) and the 82426EX ISA Bridge (IB). The PSC integrates the L2 cache controller and the DRAM controller. The cache controller supports both write-through and write-back cache policies and cache sizes from 64 KBytes to 512 KBytes in an interleaved or non-interleaved configuration. The DRAM controller interfaces main memory to the Host Bus and the PCI Bus. The PSC supports a two-way interleaved DRAM organization for optimum performance. Up to ten single-sided SIMMs or four double-sided and two single-sided SIMMs provide a maximum of 128 MBytes of main memory. The PSC provides memory write posting to PCI for enhanced CPU-to-PCI memory write performance. In addition, the PSC provides a high performance PCI Local Bus IDE interface.

The IB is the bridge between the ISA Bus and Host Bus, and integrates the common I/O functions found in today's ISA-based PC systems—a seven channel DMA controller, two 82C59 interrupt controllers, an 8254 timer/counter, Intel SMM power management support, and control logic for NMI generation. The IB also provides the decode for external BIOS, real time clock, and keyboard controller. Edge/Level interrupts and interrupt steering are supported for PCI plug and play compatibility. The IB integrates the ISA address and data path, reducing TTL and system cost. In addition, the integration of system clock generation logic eliminates the need for external host and PCI clock drivers.

int_{el}

82425EX PCI System Controller (PSC) Block Diagram

intel

82426EX ISA Bridge (IB) Block Diagram

82420EX PCISET DATA SHEET 82425EX PCI SYSTEM CONTROLLER (PSC)

AND 82426EX ISA BRIDGE (IB) CONTENTS PAGE

 $\begin{array}{c} \hline \end{array}$

CONTENTS PAGE

 $\overline{}$

Figure 1. Example System Block Diagram

1.0 PINOUT INFORMATION

This section provides the PSC and IB pin assignment and package information. For each device, the pin assignments are listed in both alphabetical and numerical order.

1.1 PSC Pin Assignment

The PSC package is a 208-pin Quad Flatpack (QFP). Figure 2 shows the pin assignment on the package. Tables 1 and 2 list the pin assignments alphabetically and numerically, respectively.

Figure 2. PSC Pin Assignment

intal

AD4 204 I/O

Table 1. Alphabetical PSC Pin Assignment List

I/O

SRESE[®] INIT

TAG0 $TAG1$ $TAG2$ TAG3 $TAG4$ TAG5 $TAG6$ TAG7 $TAG8$

TWE $#$ V_{DD} V_{DD} V_{DD} V_{DD} V_{DD}

Pin Name | Pin $#$ | I/O M_A9 | 127 | O $MA10$ | 129 | O PAR | 186 | I/O $PCD/$ 66 | I CACHE PCICLKIN 7 I PGNT0 $\#$ 156 0 $PGNT1# / | 154 | I/O$ HRDY# PREQ0 $#$ 153 | I PREQ1#/ | 152 | I H DEV $#$ RAS0 $\#$ 136 0 $RAS1#$ 137 0 $RAS2#$ 138 0 $RAS3#$ 139 0 RAS4# \vert 140 \vert O $RDY#$ 69 O SERR# | 2 OD SIDLE# $\begin{vmatrix} 4 & 1/0 \\ 1 & 4 \end{vmatrix}$ SMI# | 37 | I

82420EX

Table 2. Numerical PSC Pin Assignment List

V_{DD} **HLDA** $M/IO#$ $W/R#$ $D/C#$ $PCD/$ CACHE B RDY# $KEN#$ $RDY#$ **HOLD** $EADS#$ HD0 HDP0 $HD1$ $HD2$ HD30 $HD4$ $HD28$ HD7 $HD6$ $HD31$ $HD29$ $HD14$ V_{SS} $HD26$ $HD16$ $HD5$ HD27 HDP2 $HD3$

I/O

 I/O I/O I/O I/O $1/O$

 I/O I/O I/O $1/O$ I/O I/O

 I/O I/O I/O I/O I/O I/O I/O

RAS3# | 139 | O RAS4# | 140 | O $CAS0#$ | 141 | O V_{SS} 142 V

Pin Name V_{DD} $AD24$ $C/BE3#$ $AD23$ AD22 AD21 AD20 V_{SS} AD19 AD18 AD17 $AD16$ $C/BE2#$ V_{SS} $FRAME#$ IRDY $#$ TRDY $#$ KBDRST $#$ $DEVSEL#$ $STOP#$ $LOCK#$ PAR

82420EX

1.2 IB Pin Assignment

The IB package is a 160-pin Quad Flatpack (QFP). Figure 3 shows the package pin assignment. Table 3 and Table 4 list the pin assignment alphabetically and numerically, respectively.

Figure 3. IB Pin Assignment

82420EX

Table 3. Alphabetical IB Pin Assignment List

 \vert LA17 \vert LA18 $LA19$ $LA20$ L A21 LA22 $LA23$ LGNT $|LREQ$

NMI $\log c$

 SAO SA₁

82420EX

 V_{DD} V_{DD} V_{SS} $\overline{V_{SS}}$ V_{SS} V_{SS} $\frac{V_{SS}}{V_{SS}}$ $V_{\rm SS}$ V_{SS} $\frac{V_{SS}}{V_{SS}}$

r

 $\overline{1/0}$ I/O $1/0$ $\overline{1/O}$ $\overline{1/0}$ I/O $\overline{1/O}$ I/O

 $\overline{1/0}$ $\ensuremath{\mathsf{I}}\xspace/\ensuremath{\mathsf{O}}$ I/O

 \bigcirc I/O I/O

 \circ

 $\,$ O

 $\,$ O

Table 4. Numerical IB Pin Assignment List

82420EX

 \top

 $\overline{}$

2.0 SIGNAL DESCRIPTION

This section contains a detailed description of each signal. The PSC signals are presented first, followed by the IB signals. The signals are arranged in functional groups according to their interface.

Note that the " $#$ " symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When " $#$ " is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used extensively. This is done to avoid confusion when working with a mixture of ''active-low'' and ''active-high'' signals. The term assert, or assertion indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation indicates that a signal is inactive.

2.1 PSC Signals

2.1.1 HOST CPU INTERFACE SIGNALS (PSC)

The following notations are used to describe signal types.

Intط

maintained.

tri-state. Turn-around time must be

2.1.2 SECONDARY CACHE SIGNALS (PSC)

2.1.3 PCI SIGNALS (PSC)

2.1.4 SYSTEM POWER MANAGEMENT (SMM) SIGNALS (PSC)

2.1.5 DRAM CONTROL SIGNALS (PSC)

2.1.6 PSC/IB LINK INTERFACE (PSC)

See Section 2.2.7, PSC/IB Link Interface Signals (IB).

2.1.7 PCI BUS ARBITRATION/HOST BUS SLAVE DEVICE (PSC)

intd.

2.1.8 PCI BUS IDE (PSC)

LBIDE# is the only signal dedicated to PCI Bus IDE support. This pin is used to control the output enable of the 245 data transceivers and 244 control signal buffer. The other signals that support the IDE are shared with the PCI AD lines.

2.1.9 CLOCKS AND RESET (PSC)

2.2 IB Signals

2.2.1 ISA INTERFACE SIGNALS (IB)

82420EX

2.2.1 ISA INTERFACE SIGNALS (IB) (Continued)

2.2.1 ISA INTERFACE SIGNALS (IB) (Continued)

2.2.2 NMI SIGNALS (IB)

2.2.3 DMA SIGNALS (IB)

2.2.4 TIMER/COUNTER SIGNALS (IB)

2.2.5 INTERRUPT CONTROLLER SIGNALS (IB)

2.2.6 X-BUS SIGNALS (IB)

2.2.7 PSC/IB LINK INTERFACE SIGNALS (IB)

2.2.8 SYSTEM POWER MANAGEMENT (SMM) SIGNALS (IB)

2.2.9 SYSTEM CLOCK SIGNALS (IB)

2.2.10 SYSTEM RESET SIGNALS (IB)

2.2.11 TEST SIGNALS (IB)

3.0 REGISTER DESCRIPTION

The 82420EX PCIset contains I/O control registers, PCI configuration registers, and ISA Compatible registers. These registers are discussed in this section.

The PCIset, upon receiving a hard reset, sets its internal registers to pre-determined default states. The default values are indicated in the individual register descriptions. Note that the default state of some ISA-Compatible register bits is indeterminate after a hard reset.

The following notation is used to describe register access attributes:

- RO Read Only. If a register is read only, writes have no effect.
- WO Write Only. If a register is write only, reads have no effect.
- R/W Read/Write. A register with this attribute can be read and written. Note that individual bits in some read/write registers may be read only.

3.1 Register Access

Table 5, Table 6, and Table 7 show the I/O assignments for the I/O Control Registers, PCI Configuration Registers, and the ISA-Compatible Registers. Little-endian ordering is used for all multi-byte accesses (i.e., lower addresses contain the least significant parts of the fields).

NOTE:

Aliasing of the 90-9Fh address range to 80 –8Fh is enabled/disabled in the ISA Controller Recovery Timer Register. When aliasing is enabled, the IB aliases I/O accesses in the 90-9Fh range to the 80-8Fh range. In this case, the IB only forwards write accesses to these locations to the ISA Bus. When aliasing is disabled, the IB allows both

82420EX

read and write accesses to the 90-9Fh range to be forwarded to the ISA Bus (i.e. they are no longer considered IB internal registers). Note that port 92h is always a distinct ISA register in the 90-9Fh range and is always forwarded to the ISA Bus. In addition, when aliasing is disabled, ISA master accesses to the 90h –9Fh range are ignored by the IB.

I/O Control Registers

The I/O control registers (Table 5) are located in the CPU I/O space and can only be accessed by the CPU. The TRC and CONFDATA Registers can be accessed as byte, word, or dword quantities. The CONFADD Register can only be accessed as a dword quantity.

The CONFADD and CONFDATA Registers are used to access PCI configuration space. This is accomplished in two steps. First, the PCI configuration address is written to the CONFADD Register using the PCI configuration space access mechanism 1 address field definitions. Second, configuration register data is read/written from/to the CONFDATA Register address location.

The address written to the CONFADD Register contains five programmable fields (Bus Number, Device Number, Function Number, Configuration Register Offset, and the configuration enable bit-bit 31). If the Device Number=05, the Bus Number=00, and bit $31 = 1$, subsequent CONFDATA Register accesses, read/write the PCI configuration register pointed to by the Register Offset field. If the Register Offset field points to a reserved register location, reads return all 0's to the CPU and writes are ignored by the PSC. If bit $31 = 1$, but the Device Number\05, a PCI configuration cycle is run on the PCI Bus. If bit $31 = 0$ (regardless of the Bus Number or Device Number values), the access to the CONFDATA Register location is forwarded to the PCI Bus and, if unclaimed on PCI, forwarded to ISA as a normal access to I/O address 0CFCh.

NOTE:

Device number=05 is equivalent to IDSEL 16. Thus, other PCI devices cannot use ID-SEL 16.

PCI Configuration Registers

The PCI configuration registers are located in the 82420EX PCIset's PCI configuration space and can only be accessed by the CPU. These registers (Table 6) can be accessed as byte, word, or dword quantities. The addresses for the configuration registers in the table are PCI configuration space offset values. The CPU accesses PCI configuration space (all PCI devices including the PSC) using mechanism 1 configuration access. For a detailed description of the PCI mechanism 1 configuration access, refer to the PCI Local Bus Specification document.

Some of the PCI configuration registers contain reserved bits. When reserved bits are read, a value of 0 is returned. In addition, the PCI configuration space includes reserved I/O locations. When reserved I/O locations are read, a value of 00h is returned. Writes to reserved bits or reserved I/O locations have no affect.

ISA-Compatible Registers

The ISA Compatible registers (Table 7) include DMA registers, timer registers, interrupt control registers, non-maskable interrupt, X-Bus support, and advanced power management control. These registers can be accessed by the CPU, a PCI master, or an ISA master as shown in Table 7. CPU or PCI masters can access the ISA-Compatible registers as 8-bit, 16-bit, 24-bit, or 32-bit quantities. However, only the first active $BE[3:0]$ # is processed by the PSC. The remaining active byte enables in the same cycle are ignored. ISA Bus masters access the registers as 8-bit quantities. Unless otherwise stated in the individual register description, reserved bits must be written with a 0 and these bits return a 0 when read.
intel

Table 6. PCI Configuration Register

Table 6. PCI Configuration Register (Continued)

intel

Table 7. ISA-Compatible Registers

intel

82420EX

Table 7. ISA-Compatible Registers (Continued)

int_{el}

Table 7. ISA-Compatible Registers (Continued)

NOTES:

1. Read and write accesses to these locations are always forwarded to the ISA Bus.

2. Write accesses to these locations are forwarded to the ISA Bus. Read Accesses are not forwarded to the ISA Bus. If programmed in the ISA I/O Recovery Timer Register, the IB will not alias the 90-9Fh address range with the 80-8Fh address range. In this case, accesses to the 90 –9Fh address range are forwarded to the ISA Bus for both reads and writes (i.e. they are no longer considered IB registers).

3.2 I/O Control Registers

There are three I/O control registers (CONFADD, CONFDATA, and TRC) and these registers are all located in the CPU I/O space.

3.2.1 CONFADD-CONFIGURATION ADDRESS REGISTER

The CONFADD Register contains the address information for the next PCI configuration space access. Once the address is programmed into this register, the CPU can access the selected device register by a read/write to the CONFDATA Register. Only dword accesses are permitted to this register.

3.2.2 CONFDATA-CONFIGURATION DATA REGISTER

The CONFDATA Register contains the data that is sent or received during a PCI configuration space access. Note that a read or write to this register accesses the PCI configuration space location specified by the contents of the CONFADD Register. CONFDATA supports CPU byte, word, and dword accesses.

intel

3.2.3 TRC-TURBO/RESET CONTROL REGISTER

The TRC Register provides a means of generating soft or hard resets. During a hard reset, CPURST, $PCIRST#$, and RSTDRV are asserted for approximately 1 ms. A hard reset is initiated when this register is programmed for a hard reset or PWROK is asserted. During a soft reset, SRESET is asserted for a minimum of 16 Host Bus clocks. This register also selects the CPU De-Turbo mode. The TRC Register can only be accessed by the CPU with 8 bit IN or OUT instructions. Note that it is illegal for a PCI master or an ISA master to access the TRC Register.

3.3 PCI Configuration Registers

This section describes the PCI configuration registers of the 82420 PCIset. The registers are listed in the order that they appear in Table 6.

3.3.1 VID-VENDOR IDENTIFICATION REGISTER

This 16-bit register, combined with the Device Identification Register, uniquely identifies any PCI device. The VID Register contains the vendor identification number assigned to Intel. Writes to this register have no effect.

3.3.2 DID-DEVICE IDENTIFICATION REGISTER

This 16-bit register, combined with the Vendor Identification register, uniquely identifies any PCI device. The 16-bit value in this register is the device number assigned to the 82425EX PSC. Writes to this register have no effect.

3.3.3 PCICOM-PCI COMMAND REGISTER

This 16-bit register enables/disables the SERR $#$ signal.

int_{el}

3.3.4 DS-DEVICE STATUS REGISTER

DS is a 16-bit status register that reports the occurrence of a PCI master abort, PCI target abort, and main memory or cache parity errors. PCISTS also indicates the DEVSEL# timing that has been set by the PSC hardware.

3.3.5 RID-REVISION IDENTIFICATION REGISTER

This register contains the revision number of the PSC. The Fabrication House ID Number and Revision Number correspond to bits 7-5 and the lower nibble respectively of the Revision Identification Register as follows:

bits 7-5 (upper 3 bits) Fabrication House ID Number
bits 3-0 (lower nibble) Revision Number bits 3-0 (lower nibble)

3.3.6 PCICON-PCI CONTROL REGISTER

The PCICON register enables/disables target abort and main memory DRAM parity error reporting. This register also selects the subtractive decode sample point, enables/disables PCI write buffers, and controls PCI bursting of consecutive CPU-to-PCI write cycles and byte merging.

intel

3.3.7 HOSTDEV-HOST DEVICE CONTROL REGISTER

The HOSTDEV Register indicates to the PSC if there is a slave device, other than the PSC, that resides on the Host Bus. If there is another slave device present, the PSC sampling points for HDEV # and HRDY # are set in this register.

3.3.8 LBIDE-PCI LOCAL BUS IDE CONTROL REGISTER

The LBIDE Register controls the PSC's IDE interface. The register determines when the PCI Local Bus IDE path will be used and the timing characteristics of the PCI Local Bus IDE cycle.

intel

LBIDE Programming Information

The BIOS code will assess the CPU frequency and drive capabilities, and then program the timing fields appropriately. Table 8 shows the typical settings of the various cycle timing bits for the supported CPU frequencies and IDE modes. The table assumes that the drives are utilizing IORDY. If IORDY is not utilized, additional wait-states may be deleted via the ISP bits.

Table 8. Typical Register Settings for Different CPU Frequencies

NOTES:

1. The clock modes are determined by strapping options at powerup and the mode is reflected in the HOSTSEL Register.

2. Cycle times are governed by the inherent RDY#, ADS#, and address decoding delay between back-to-back cycles
rather than the programmed value in the RCT field.

intel

3.3.9 IORT-ISA I/O RECOVERY TIMER REGISTER

The IORT Register provides ISA I/O recovery time control and enables/disables the aliasing of addresses 80 –8Fh and 90 –9Fh. The I/O recovery mechanism in the IB adds recovery delay between CPU or PCI master originated 8-bit and 16-bit I/O cycles to the ISA Bus. The IB automatically forces a minimum delay of 3.5 SYSCLKs between back-to-back 8 and 16 bit I/O cycles to the ISA Bus. This delay is measured from the rising edge of the I/O command (IOR # or IOW #) to the falling edge of the next I/O command. If a delay of greater than 3.5 SYSCLKs is required, the ISA I/O Recovery Time Register can be programmed to increase the delay in increments of SYSCLKs. No additional delay is inserted for back-to-back I/O ''sub-cycles'' generated as a result of byte assembly or disassembly. This register defaults to 8- and 16-bit recovery enabled with one SYSCLK clock added to the standard I/O recovery.

3.3.10 PREV-PART REVISION REGISTER

This register provides the device stepping information for the IB and enables/disables DMA and ISA master accesses to DRAM BIOS locations E0000 –EFFFFh. Bits 0 and 1 in this register are hardwired and write accesses have no effect.

3.3.11 XBCSA-X-BUS CHIP SELECT A REGISTER

This register enables/disables accesses to the real time clock (RTC), keyboard controller (KBC), and BIOS. Disabling any of these bits prevents the chip select and X-Bus output enable control signal (XBUSOE $#$) for that device from being generated. The XBCSA Register also provides coprocessor error and mouse functions.

intel

3.3.12 HOSTSEL-HOST SELECT REGISTER

The HOSTSEL Register enables/disables the L1 cache, indicates the clock configuration selected by hardware strapping options, and selects the L1 caching policy.

3.3.13 DFC-DETURBO FREQUENCY CONTROL REGISTER

Some old software packages that rely on the operating speed of the processor do not work on today's faster systems. To maintain backward compatibility with these software packages, the 82420EX PCIset provides a mechanism to emulate the operating speed of PC/AT systems. This emulation is achieved with the deturbo mode (enabled/disabled via the Turbo/Reset Control Register). When the deturbo mode is enabled, the PSC periodically asserts the HOLD signal to slow down the effective speed of the CPU. The frequency of the HOLD assertion is fixed to once in 1024 Host Clocks. The duty cycle of the HOLD active period is controlled by the DFC Register.

int_{Bit}

3.3.14 SCC-SECONDARY (L2) CACHE CONTROL REGISTER

This 16-bit register defines the L2 cache operations. SCC enables/disables the L2 cache, adjusts cache size, selects the cache write policy, defines the cache SRAM type, and selects various read/write cache cycle times. In addition, a cache miss can be forced for each access permitting software to initialize the cache. Cache hits can also be forced permitting software to determine the size of the L2 cache memory.

> NOTE: The L2 timings must be programmed at least as fast as the DRAM timings.

intel

3.3.14.1 L2 Write Timing

Bits 11 and 12 control the write timing for the L2 cache controller. Bit $12 = 1$, bit $11 = 0$ is an invalid combination which will cause the PSC to lock up. The following table shows the various bit 11, 12 combinations and how they program the L2 cache controller write timings.

int_{el}

82420EX

3.3.15 DRAMC-DRAM CONTROL REGISTER

The DRAMC Register selects various DRAM interface timing parameters. This register also enables/disables fast page mode for DRAM access, enables/disables CAS pipelining, and provides a refresh test option.

NOTE:

The L2 timings must be programmed at least as fast as the DRAM timings.

3.3.16 PAM[6:0]-PROGRAMMABLE ATTRIBUTE MAP REGISTERS

The 82420EX PCIset allows programmable memory and cacheability attributes on 13 memory segments of various sizes in the ISA compatibility hole–640 KByte to 1 MByte address range. Seven Programmable Attribute Map (PAM) Registers support these features. Four bits specify cacheability and memory attributes for each memory segment. These attributes are:

- RE Read Enable. When $RE=1$, the CPU read accesses to the corresponding memory segment are directed to main memory. Conversely, when $RE = 0$, the CPU read accesses are forwarded to PCI and, if not claimed on PCI, are forwarded to ISA.
- WE Write Enable. When $WE = 1$, the PCI write accesses to the corresponding memory segment are directed to main memory. Conversely, when WE=0, the CPU write accesses forwarded to PCI and, if not claimed on PCI, are forwarded to ISA.
- CE Cache Enable. When $CE=1$, the corresponding memory segment is cacheable. It is illegal to set $CE = 1$ and RE = 0 for the same segment. When $\overline{CE} = 1$ and WE = 0, the corresponding memory range is not cached in the L1 cache (KEN $#$ is negated on CPU accesses). However, it is cached and write protected in the L2 cache. The L2 cache handles cached write protected ranges as follows:

Code read (L2 miss): L2 line is allocated, data is read from main memory.
Data read (L2 miss): data is read from main memory. Data read (L2 miss): data is read from main memory.
Any read (L2 hit): data is read from the L2 cache Any read (L2 hit): data is read from the L2 cache
Any write: subtractively decoded to PCI B subtractively decoded to PCI Bus.

PE PCI Enable. When $PE = 1$, the corresponding memory range is accessible by PCI masters, as a function of the RE, WE and CE bits setting. When $PE=0$, the corresponding memory range is inaccessible by PCI masters (the PCI master cycles are either claimed by PCI slaves or sent to ISA).

intal.

Each PAM Register controls two ranges as shown in Table 9.

DOS Application Area (00000h –9FFFFh)

The 640 KByte DOS application area always has read, write, and cacheability attributes enabled and are not programmable for the 0 –640 KByte region.

Video Buffer Area (A0000h –BFFFFh)

This 128 KByte area is not controlled by attribute bits. It is always subtractively decoded to ISA.

Expansion Area (C0000h –DFFFFh)

This 128 KByte area is divided into eight 16 KByte segments. Each segment can be assigned one of four Read/Write states: read-only, write-only, read/write, or disabled (memory that is disabled is not remapped elsewhere). Cacheability status can also be specified for each segment.

Extended System BIOS Area (E0000h –EFFFFh)

This 64 KByte area is divided into four 16 KByte segments. Each segment can be assigned independent cacheability, read, and write attributes. Memory segments that are disabled are not remapped elsewhere.

System BIOS Area (F0000h –FFFFFh)

This area is a single 64 KByte segment. This segment can be assigned cacheability, read, and write attributes and PCI enabled.

Extended Memory Area (100000h –FFFFFFFFh)

The extended memory area can be split into several parts;

- # BIOS area from 4 GByte to (4 GByte minus 512 KByte) (aliased on ISA at 16 MByte minus 15.5 MByte)
- Main memory from 1 MByte to a maximum of 128 MBytes
- # PCI memory space from TOM to 128 MBytes or, (2 GBytes minus 128 MBytes) to (2 GByte plus 128 MByte), or 4 GByte to (4 GByte minus 128 MByte)

On power-up or reset the CPU vectors to the Flash BIOS area, mapped in the range of 4 GByte to 4 GByte – 512 KByte. However, this area is physically mapped on ISA. Since these addresses are in the upper 4 GByte range, the request is directed to PCI. The 82420EX PCIset strips the upper address bits to effectively map the BIOS on ISA in the area between 16 MByte to 15.5 MByte.

The main memory space can occupy extended memory from a minimum of 1 MByte up to 128 MBytes. This memory is cacheable. The following areas may be occupied by PCI memory: the address space on PCI from TOM to 128 MBytes, between the Flash BIOS (4 GByte minus 512 KByte) and (4 GByte minus 128 MByte), and the range from (2 GBytes minus 128 MBytes) to (2 GByte plus 128 MByte) may be occupied by PCI memory. This memory space is not cacheable.

3.3.17 DRB-DRAM ROW BOUNDARY REGISTERS

The PSC supports up to 5 rows of DRAM. When populated, each row contains 32 (non-interleaved) or 64 (interleaved) bits of data. The DRAM Row Boundary registers define upper and lower addresses for each DRAM row. Contents of these 8-bit registers represent the amount of memory in MBytes.

- DRB0 = Total amount of memory in row 0 (in MBytes)
- DRB1 = Total amount of memory in row $0 +$ row 1 (in MBytes)
- DRB2 = Total amount of memory in row $0 +$ row $1 +$ row 2 (in MBytes)
- DRB3 = Total amount of memory in row $0 +$ row $1 +$ row $2 +$ row 3 (in MBytes)
- DRB4 = Total amount of memory in row $0 +$ row $1 +$ row $2 +$ row $3 +$ row4 (in MBytes)

The DRAM array can be configured with SIMMs that have address depths of 256 KByte, 1 MByte, and 4 MByte. Each register defines an address range that causes a particular RAS# line to assert (e.g. if the first DRAM row is 2 MBytes in size, then accesses within the 0 to 2 MByte range causes the RAS0 $#$ line to be asserted). The DRAM Row Boundary (DRB) Registers are programmed with an 8-bit upper address limit value.

int_{el}

Example 1:

If SIMM0 contains a 256K x 36 SIMM,(which is equivalent to 1 MByte DRAM), DRB0 is set to 01h. If this is the only SIMM in the system, DRB[4:1] are each set to 01h.

Example 2:

One way to achieve maximum main memory is to populate SIMMs 0-3 with 8M x 36 double-sided SIMMs (which have 32 MBytes each). In this case, $DRB[4:0]$ would be programmed as follows: DRB0=20h, $DB1 = 40$ h, DRB2 $= 60$ h, DRB3 $= 80$ h, DRB4 $= 80$ h.

3.3.18 PIRQ1RC/PIRQ0RC-PIRQ ROUTE CONTROL REGISTERS

The PIRQ1RC/PIRQ0RC Registers control the routing of PIRQ[1:0] signals to the internal IRQ inputs of the interrupt controller. Each PIRQx $#$ can be independently routed to any one of 11 interrupts. One or both PIRQx # lines can be routed to the same IRQx input. Note that the IRQ selected through bits[3:0] must be set to level sensitive mode in the corresponding ELCR Register.

3.3.19 DMH-DRAM MEMORY HOLE REGISTER

The DMH Register defines a hole in main memory between 1 MByte and 16 MBytes. ISA memory accesses to the region defined by the memory hole are not forwarded to main memory. The ISA cycle is confined to the ISA Bus.

3.3.20 TOM-TOP OF MEMORY

The 82420EX PCIset supports up to 128 MBytes of system memory. The Top Of Memory Register must be set by the BIOS to the value of the DRB4 Register plus the memory hole size. For example, the top of memory for a system with 16 MBytes of DRAMs, and a 1 MByte Hole (somewhere between 1 and 16 MBytes), is at 17 MBytes.

The TOM Register is programmed with an 8-bit upper address limit value. This upper address limit is compared to A[31:30,26:20] of the Host address bus to determine if main memory is being targeted. When A[31:30,26:20] < TOM, and the access is not to the memory hole, main memory is being targeted. Otherwise, a PCI or ISA region is being targeted. Bits[7:0] of this register correspond to A[31:30,26:20].

Note that SMRAM can be placed at the top of memory between TOM-64 KByte and TOM. Note, also, that the maximum supported DRAM size is 128 MBytes minus the Memory Hole size.

For use with operating systems other than Windows*, DOS*, and OS/2*, the TOM register should not be programmed with a value of greater than 127M.

*Other brands and names are the property of their respective owners.

ADVANCE INFORMATION

62

int_{el}

3.3.21 SMRAMCON-SMRAM CONTROL REGISTER

The SMRAMCON Register sets the SMRAM location and attributes. SMRAM is always located in main memory and it is always non-cacheable. The memory block that shares the same bus address range with SMRAM is also non-cacheable (even if it is defined as cacheable by other configuration settings).

intel

3.3.22 SMICNTL-SMI CONTROL REGISTER

The SMICNTL Register provides Fast Off Timer control, STPCLK # enable/disable, and throttle control. This register also enables/disables the system management interrupt (SMI).

NOTE:

Bits[4:3] = 01 can be used to freeze the Fast Off Timer when in SMM. Freezing the Fast Off Timer prevents time-outs from occurring while executing SMM code. This prevents the system from being confused by asynchronous events that could happen while servicing SMM code.

3.3.23 SMIEN-SMI ENABLE REGISTER

This register enables the generation of SMI (asserting the SMI# signal) for the associated hardware events (bits[5:0]), external SMI signal (bit 6), and software events (bit 7). When a hardware event is enabled, the occurrence of a corresponding event results in the assertion of SMI#, if enabled via the SMICNTL Register. The SMI# is asserted independent of the current power state (Power-On or Fast Off). The default for all sources in this register is disabled.

intel

3.3.24 SEE-SYSTEM EVENT ENABLE

This register enables hardware events as system events or break events for power management control. Note that all of the functional bits in the SEE Register provide system event control. In addition, all bits provide break event control. The default for each system/break event in this register is disabled.

System Events: Activity by these events can keep the system from powering down. When a system event is enabled, the corresponding hardware event activity prevents a Fast Off powerdown condition. Anytime the corresponding hardware event occurs (signal is asserted), the Fast Off Timer is re-loaded with its initial count.

Break Events: These events can awaken a powered down system. When a break event is enabled, the corresponding hardware event activity powers up the system by negating STPCLK#. Note that STPCLK# is not negated until the stop grant special cycle has been generated by the CPU. Thus, from the time that $STPCLK#$ is asserted until the stop grant cycle is returned, the occurrence of subsequent break events are latched in the IB.

NOTE:

Bit 30 in this register is used as a global break event and should be set to 1 if ISA cards that generate IRQ's by driving them low and then high and keeping them high until another interrupt is generated, are supported. Refer to the bit description.

SRESET is always enabled as a break event. However, SRESET only causes a break event after a stop grant special cycle has been received. If SRESET is asserted while STPCLK# is active and then negated before the stop grant cycle is received, SRESET does not cause a break event.

3.3.25 FTMR-FAST OFF TIMER REGISTER

The Fast Off Timer is used to indicate (through an SMI) that the system has been idle for a pre-programmed period of time. The Fast Off Timer consists of a count-down timer and the count down value programmed into this register. The Fast Off Timer count down value is $(x + 1)$ where x equals the value programmed in the Fast Off Timer register and the unit of measurement is in minutes or msec, depending on the value of bits 4 –3 in the SMI Control register. The Fast Off Timer count down value is loaded into the Fast Off Timer when an enabled system event occurs. When the timer expires, an SMI special cycle is generated. When the Fast Off Timer is enabled (bits[4:3] = 00, 10, or 11 in the SMICNTL register), the timer counts down from the Fast Off Timer count down value. The count time interval is programmable (via the SMICNTL Register). When the Fast Off Timer reaches 00h, an SMI is generated and the timer is re-loaded with the Fast Off Timer count down value. If an enabled system event occurs before the Fast Off Timer reaches 00h, the Fast Off Timer is re-loaded with the Fast Off Timer count down value. Note that the Fast Off Timer should never be programmed to a value of 00h.

NOTE:

Before writing to the FTMR Register, the Fast Off Timer must be stopped by setting bits[4:3] to 01 in the SMICNTL Register. The Fast Off Timer will begin decrementing when the these bits are subsequently set to 00, 10, or 11.

intal.

3.3.26 SMIREQ-SMI REQUEST REGISTER

The SMIREQ Register contains status bits indicating the cause of an SMI. When an enabled event causes an SMI, the IB automatically sets the corresponding event's status bit to 1. Software sets the status bits to 0 by writing a 0 to them.

The SMI handler can query the status bits to see what caused the SMI and then branch to the appropriate routine. As the individual routines complete, the handler resets the appropriate status bit by writing a 0 to the corresponding bit.

Each of the SMIREQ bits is set by the IB in response to the activation of the corresponding SMI event. If the SMI event is still active when the corresponding SMIREQ bit is set to 0, the IB does not set the status bit back to a 1 (i.e., there is only one status indication per active SMI event).

When an IRQx signal is asserted, the corresponding RIRQx bit is set to a 1. If the IRQx signal is still active when software sets the RIRQx bit to 0, RIRQx is not set back to a 1. The IRQx may be negated before software sets the RIRQx bit to 0. If the RIRQx bit is set to 0 at the same time a new IRQx is activated, RIRQx remains set to 1. This indicates to the SMI handler that a new SMI event has been detected.

NOTE:

The SMIREQ bits are set, cleared, or read independently of each other and independently of the CSMIGATE bit in the SMICNTL Register.

3.3.27 CTLTMRL-CLOCK THROTTLE STPCLK # LOW TIMER

The duration of the STPCLK $#$ asserted period when bit 2 in the SMICNTL Register is set to 1 is $(x + 1)$ where x equals the value programmed in this register. The value in this register plus 1 is loaded into the STPCLK $#$ Timer when STPCLK $\#$ is asserted. However, the timer does not start until the Stop Grant Bus Cycle is received. The STPCLK $#$ timer counts using a 32 μ s clock.

3.3.28 CTLTMRH-CLOCK THROTTLE STPCLK # HIGH TIMER

The duration of the STPCLK $#$ negated period when bit 2 in the SMICNTL Register is set to 1 is $(x + 1)$ where x equals the value programmed in this register. The value in this register plus 1 is loaded into the STPCLK# Timer when STPCLK \neq is negated. The STPCLK \neq timer counts using a 32 μ s clock.

3.4 ISA-Compatible Registers

This section describes the ISA-Compatible registers consisting of the DMA, interrupt controller, timer/counter, X-Bus control, NMI control, clock/reset, and advanced power management registers. Some of the registers are only accessible from the CPU/PCI Buses while others can be accessed by the CPU, PCI, or ISA Buses (see Table 7).

3.4.1 DMA REGISTER DESCRIPTION

The IB contains DMA circuitry that incorporates the functionality of two 82C37 DMA controllers. The two DMA controllers consist of two logical channel groupschannels [3:0] (Controller 1DMA1) and channels [7:4] (Controller 2DMA2).

intel.

82420EX

This section describes the DMA registers. Unless otherwise stated, a CPURST sets each register to its default value. In addition, the DMA Master Clear Command (address 00Dh for channels [3:0] and 0DAh for channels [7:4]) permits software to set the DMA Command, DMA Status, DMA Request, and internal First/Last Flip-Flop Registers to their default values. The DMA Master Clear Command also sets the mask registers to their default values.

3.4.1.1 DCOM-DMA Command Register

This 8-bit register enables/disables the DMA channel groups, selects the priority scheme for responding to DMA requests, and selects the DMA request signal (DREQ) sense level. Following a CPURST or DMA Master Clear, both DMA1 and DMA2 are enabled in fixed priority and the DREQ sense level is active high.

3.4.1.2 DCM-DMA Channel Mode Register

The Channel Mode Register controls DMA transfer type, transfer mode, address increment/decrement, and autoinitialization. The DMA transfer mode for channel 4 defaults to cascade and cannot be programmed for any mode other than DMA transfer mode.

intel

3.4.1.3 DREQ-DMA Request Register

The DMA Request Register is used by software to initiate a DMA request. The DMA responds to the software request as though DREQx is asserted. These requests are non-maskable and subject to prioritization by the priority encoder. When a TC is generated, the channel's request bit is set to 0. For software DMA requests, the channel must be in Block Mode. Note that the DMA Request Register status for DMA1 and DMA2 can be obtained from bits[7:4] of the DMA Status Register. The request bit for each channel is set to its default value by a CPURST or a Master Clear. The register is not affected by the RSTDRV output.

3.4.1.4 WSMB-Write Single Mask Bit Register

The WSMB Register permits the masking of the incoming DMA requests (DREQx) for each channel. A channel's mask bit is automatically set when the Current Byte/Word Count Register reaches terminal count, unless the channel is programmed for autoinitialization. This register is set to its default value by a CPURST or a Master Clear. Setting the entire register disables all DMA requests until a Clear Mask Register instruction allows them to occur. This instruction format is similar to the format used with the DMA Request Register.

NOTE:

Individually masking DMA channel 4 (DMA controller 2, channel 0) automatically masks DMA channels [3:0], as this channel group is logically cascaded onto channel 4. Setting this mask bit disables the incoming DREQ's for channels [3:0].

3.4.1.5 WAMB-Write All Mask Bits Register

This register enables/disables the incoming DREQx signals. All four channels can be simultaneously enabled/ disabled instead of enabling/disabling each channel individually, as is the case with the Write Single Mask Bit Register.

Unlike the WSMB Register, the WAMB Register includes a status read to check the current mask status of the selected DMA channel group. A channel's mask bit is automatically set to 1 when the Current Byte/Word Count Register reaches terminal count, unless the channel is programmed for autoinitialization. All mask bits are set to 1 (disable) by CPURST or a Master Clear. Setting these bits to 1 disables all DMA requests until a Clear Mask Register instruction enables the requests.

NOTES:

- 1. Individually masking DMA channel 4 (DMA controller 2, channel 0) automatically masks DMA channels [3:0], as this channel group is logically cascaded onto channel 4.
- 2. Masking DMA controller 2 with a write to address 0DEh also masks DREQ assertions from the DMA controller, as this channel group is logically cascaded onto channel 4. When DMA channel 4 is masked, so are DMA channels [3:0].

intal.

3.4.1.6 DS-DMA Status Register

This register indicates which channels have reached terminal count and which channels have a pending DMA request.

3.4.1.7 DB&CA-DMA Base And Current Address Registers (8237 Compatible Segment)

Each channel has a 16-bit Current Address Register. This register contains the value of the 16 least significant bits of the full 27-bit address used during DMA transfers. The address is automatically incremented or decremented after each transfer and the intermediate values of the address are stored in the Current Address Register during the transfer. The Host CPU reads/writes the register in successive 8-bit bytes. This register is not accessible by ISA Bus masters. The programmer must issue the Clear Byte Pointer Flip-Flop Command to reset the internal byte pointer and correctly align the write prior to programming the Current Address Register. After clearing the Byte Pointer Flip-Flop, the first read/write accesses the low byte (bits[7:0]), and the second read/write accesses the high byte (bits[15:8]). Note that a mixed sequence of read and write cycles continues to toggle the Byte Pointer Flip-Flop, and successive reads and writes from this register alternate between the low byte and the high byte. An autoinitialize re-initializes the Current Address Register back to its original value following a TC. Autoinitialize occurs only after a TC.

Each channel has a Base Address Register located at the same address as the corresponding Current Address Register. These registers store the original value of their associated Current Address Registers. During autoinitialize these values are used to restore the Current Address Registers to the original values. The Base Registers are written simultaneously with their corresponding Current Address Register in successive 8-bit bytes. The Base Registers are write only.

3.4.1.8 DB&CBW-DMA Base And Current Byte/Word Count Registers (8237 Compatible Segment)

Each channel has a 16-bit Current Byte/Word Count Register that determines the number of transfers to be performed. The actual number of transfers is one more than the number programmed in the Current Byte/ Word Count Register (i.e., programming a count of 100 results in 101 transfers). The byte/word count is decremented after each transfer. The intermediate value of the byte/word count is stored in the register during the transfer. When the value in the register goes from 0000h to FFFFh, a TC is generated.

Following the end of a DMA service, the register may also be re-initialized by an autoinitialization back to its original value. Autoinitialize can only occur when a TC occurs. If it is not autoinitialized, this register has a count of FFFFh after TC.

For transfers to/from an 8-bit I/O, the byte/word count indicates the number of bytes to be transferred. This applies to DMA channels [3:0]. For transfers to/from a 16-bit I/O, with shifted address, the byte/word count indicates the number of 16-bit words to be transferred. This applies to DMA channels [7:5].

Each channel has a Base Byte/Word Count Register located at the same I/O address as the corresponding Current Byte/Word Count Register. These registers store the original value of their associated Current Byte/ Word Count Registers. During autoinitialize, these values are used to restore the Current Registers to their original values. The Base Registers are written simultaneously with their corresponding Current Register in successive 8-bit bytes. The Base Registers cannot be read by external agents.

intel

3.4.1.9 DMLPG-DMA Memory Low Page Registers

Each channel has an 8-bit Low Page Register. The DMA memory Low Page Register contains bits[23:16] of the 27-bit address. The register works in conjunction with the DMA controller's High Page Register and Current Address Register to define the complete address (27 bits) for the DMA channel. This register is static throughout the DMA transfer. Following an autoinitialization, this register retains the original programmed value. Autoinitialize takes place only after a TC.

3.4.1.10 DMHPG-DMA Memory High Page Register

Each channel has an 8-bit High Page Register. The DMA Memory High Page Register contains the three most significant bits of the 27-bit address. The register works in conjunction with the Current Address Register and Low Page Register to define the complete 27-bit address for the DMA channel. This register is static throughout the DMA transfer. Following an autoinitialization, this register retains the original programmed value. Autoinitialize occurs only after a TC.

3.4.1.11 DCLBP-DMA Clear Byte Pointer Register

Writing to this register executes the Clear Byte Pointer Command. This command is executed prior to writing/ reading new address or word count information to/from the DMA. This command initializes the byte pointer flip-flop to a known state so that subsequent byte accesses to the 16-bit register contents address upper and lower bytes in the correct sequence.

The clear byte pointer command clears the internal flip-flop used to address the upper or lower byte of the 16-bit Address and Word Count Registers. The latch is also cleared at power-on by CPURST and by the Master Clear Command. The Host CPU may read or write a 16-bit DMA controller register by performing two consecutive accesses to the I/O port. The Clear Byte Pointer Command precedes the first access. The first I/O write to the register address loads the least significant byte, and the second access automatically accesses the most significant byte.

3.4.1.12 DMCL-DMA Master Clear Register

This software command has the same effect as the hardware reset. The Command, Status, Request, and Internal First/Last Flip-Flop registers are cleared and the Mask Register is set. The DMA controller enters the idle cycle.

3.4.1.13 DCLM-DMA Clear Mask Register

This command clears the mask bits of all four channels, enabling them to accept DMA requests. I/O port 0Eh is used for channels 0-3 and I/O port 0DCh is used for channels 4-7.

intel

3.4.2 TIMER/COUNTER REGISTER DESCRIPTION

There are three counters that are equivalent to those found in the 82C54 Programmable Interval Timer. The counters are controlled by timer/counter registers that can be accessed from either the CPU, PCI Bus, or ISA Bus.

3.4.2.1 TCW-Timer Control Word Register

The Timer Control Word Register specifies the counter selection, the operating mode, the counter byte programming order and size of the count value, and whether the counter counts down in a 16-bit binary or binarycoded decimal (BCD) format. After writing the control word, a new count can be written at any time. The new value takes effect according to the programmed mode.

There are six programmable counting modes. Typically, Timer Counters 0 and 2 are programmed for Mode 3, the Square Wave Mode, while Counter 1 is programmed in Mode 2, the Rate Generator Mode.

Two latch commands are selected through the Timer Control Word Register. The Read Back Command is selected when bits[7:6] = 11 and the Counter Latch Command is selected when bits[5:4] = 00. When either of these two commands are selected, the meaning of the other bits in the register changes.

Following CPURST, the control words for each register are undefined and each timer must be programmed for the counters to be in a known state. Note however, that some counter/timer functions are set to known states following CPURST. Each counter OUT signal is set to 0 (and the Timer Counter 2 OUT status bit in the NMISC Register is 0). The SPKR output, interrupt controller input IRQ0 (internal), and the internally generated refresh request are each set to 0 following CPURST.

intel

intel

Read Back Command

The Read Back Command provides the count value, programmed mode, and current states of the OUT pin and Null count flag of the selected counter or counters. The Read Back Command is written to the Timer Control Word Register that latches the current states of the above mentioned variables. The value of the counter and its status may then be read by I/O access to the counter address.

Status and/or count may be latched on one, two, or all three of the counters by selecting the counter during the register write. The count latched remains latched until read, regardless of further latch commands. The count must be read before newer latch commands latch a new count. The status latched by the Read Back Command also remains latched until after a read of the Counter Access Ports Register. Thus, the status and count are unlatched only after a counter read of the Timer Status Byte Format Register, the Counter Access Ports Register, or the Timer Status Byte Register and Counter Access Ports Register in succession.

Both count and status of the selected counter(s) may be latched simultaneously by setting both bit 5 and bit 4 to 0. This is functionally the same as issuing two consecutive, separate Read Back Commands. As mentioned above, if multiple count and/or status Read Back Commands are issued to the same counter(s) without any intervening reads, all but the first are ignored.

If both count and status of a counter are latched, the first read operation from that counter returns the latched status, regardless of which was latched first. The next one or two reads (depending on whether the counter is programmed for one or two byte counts) returns the latched count. Subsequent reads return an unlatched count.

Counter Latch Command

The Counter Latch Command latches the current count value at the time the command is issued. This command is used to insure that the count read from the counter is accurate (particularly when reading a two-byte count). The count value is then read from each counter's count register (via the Counter Access Ports Register). One, two, or all three counters may be latched with one Counter Latch Command.

If a Counter is latched once and then, some time later, latched again before the count is read, the second Counter Latch Command is ignored. The count read is the count at the time the first Counter Latch Command was issued.

The count must be read according to the programmed format. Specifically, if the counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other (read, write, or programming operations for other counters may be inserted between the reads).

NOTES:

- 1. If a counter is programmed to read/write two byte counts, a program must not transfer control between reading the first and second byte to another routine that also reads from that same counter. Otherwise, an incorrect count will be read. Finish reading the latched two-byte count before transferring control to another routine.
- 2. The Timer Counter Register bit definitions are different during the Counter Latch Command than for a normal Timer Counter Register write.

intd.

3.4.2.2 TMSTAT-Interval Timer Status Byte Format Register

Each counter's status byte can be read following an Interval Timer Read Back Command. The Read Back Command is programmed through the Timer Control Word Register. If latch status is chosen (bit $4=0$, Read Back Command) as a read back option for a given counter, the next read from the counter's Counter Access Ports Register returns the status byte. The status byte returns the countdown type (either BCD or binary), the counter operational mode, the read/write selection status, the Null count (also referred to as the count register status), and the current state of the counter OUT pin.

3.4.2.3 CAPS-Counter Access Ports Register

These I/O addresses provide access for a) writing count values to the Count Registers, b) reading the current count value from the counter by either an I/O read, after a counter-latch command, or after a Read Back Command, and c) reading the status byte following a Read Back Command.

3.4.3 INTERRUPT CONTROLLER REGISTER DESCRIPTION

The 82420EX PCIset contains an ISA-Compatible interrupt controller that incorporates the functionality of two 82C59 interrupt controllers. The interrupt registers control the operation of the interrupt controller and can be accessed from the CPU or PCI Bus. In addition, some of the registers can be accessed from the ISA Bus.

3.4.3.1 ICW1-Initialization Command Word 1 Register

A write to Initialization Command Word 1 starts the interrupt controller initialization sequence. Addresses 020h and 0A0h are referred to as the base addresses of CNTRL-1 and CNTRL-2, respectively. An I/O write to the CNTRL-1 or CNTRL-2 base address with bit 4 equal to 1 is interpreted as ICW1. For the 82420EX PCIsetbased ISA systems, three I/O writes to "base address $+1$ " must follow the ICW1. The first write to "base address $+$ 1" performs ICW2, the second write performs ICW3, and the third write performs ICW4. ICW1 starts the initialization sequence during which the following automatically occur:

- 1. The Interrupt Mask Register is cleared.
- 2. IRQ7 input is assigned priority 7.
- 3. The slave mode address is set to 7.
- 4. Special Mask Mode is cleared and Status Read is set to IRR.
- 5. If IC4 was set to 0, then all functions selected by ICW4 are set to 0. However, in the IB implementation, ICW4 must be programmed and IC4 must be set to a 1.

ICW1 has three significant functions in the IB interrupt controller configuration. ICW4 is needed, so bit 0 must be programmed to a 1. Since there are two interrupt controllers in the system, bit 1 (SNGL) must be programmed to a 0 on both CNTRL-1 and CNTRL-2, to indicate a cascade configuration. The IB provides separate registers (ELCR Registers) to program level or edge sensitive interrupt IRQ lines. Thus, bit 3 (LTIM in the 82C59) is not used. Bit 4 must be a 1 when programming ICW1. This bit indicates that ICW1, and not OCW2 or OCW3, will be programmed during the write to this port.

intel

3.4.3.2 ICW2-Initialization Command Word 2 Register

ICW2 is used to initialize the interrupt controller with the five most significant bits of the interrupt vector address. The value programmed for bits[7:3] is used by the Host CPU to define the base address in the interrupt vector table for the interrupt routines associated with each IRQ on the controller. Typical ISA ICW2 values are 08h for CNTRL-1 and 70h for CNTRL-2.

3.4.3.3 ICW3-Initialization Command Word 3 Register

The meaning of ICW3 differs between CNTRL-1 and CNTRL-2. On CNTRL-1, the master controller, ICW3 indicates which CNTRL-1 IRQ line physically connects the INTR output of CNTRL-2 to CNTRL-1. ICW3 must be programmed to 04h, indicating the cascade of the CNTRL-2 INTR output to the IRQ2 input of CNTRL-1.

An interrupt request on IRQ2 causes CNTRL-1 to enable CNTRL-2 to present the interrupt vector address during the second interrupt acknowledge cycle.

3.4.3.4 ICW3-Initialization Command Word 3 Register

On CNTRL-2 (the slave controller), ICW3 is the slave identification code broadcast by CNTRL-1 from the trailing edge of the first INTA $#$ pulse to the trailing edge of the second INTA $#$ pulse. CNTRL-2 compares the value programmed in ICW3 with the incoming identification code. The code is broadcast over three internal cascade lines. ICW3 must be programmed to 02h for CNTRL-2. When 010b is broadcast by CNTRL-1 during the INTA $\#$ sequence, CNTRL-2 assumes responsibility for broadcasting the interrupt vector during the second interrupt acknowledge cycle.

int_{el}

As an illustration, consider an interrupt request on IRQ2 of CNTRL-1. By definition, a request on IRQ2 must have been asserted by CNTRL-2. If IRQ2 wins the priority resolution on CNTRL-1, the interrupt acknowledge cycle returned by the CPU following the interrupt is destined for CNTRL-2, not CNTRL-1. CNTRL-1 will see the INTA # signal, and knowing that the actual destination is CNTRL-2, will broadcast a slave identification code across the internal cascade lines. CNTRL-2 compares this incoming value with the 010b stored in ICW3. Following a positive decode of the incoming message from CNTRL-1, CNTRL-2 drives the appropriate interrupt vector onto the data bus during the second interrupt acknowledge cycle.

3.4.3.5 ICW4-Initialization Command Word 4 Register

Both interrupt controllers must have ICW4 programmed as part of their initialization sequence. Minimally, the microprocessor mode bit (bit 0) must be set to a 1 to indicate an Intel architecture-based platform. Failure to program this bit will result in improper controller operation during interrupt acknowledge cycles. Additionally, the Automatic End of Interrupt (AEOI) may be selected, as well as the Special Fully Nested Mode (SFNM) of operation.

3.4.3.6 OCW1-Operational Control Word 1 Register

OCW1 sets and clears the mask bits in the Interrupt Mask Register (IMR). Each interrupt request line may be selectively masked or unmasked any time after initialization. Note that masking IRQ2 on CNTRL-1 also masks all of controller 2's interrupt requests (IRQ[15:8]). Reading OCW1 returns the controller's mask status.

The IMR stores the bits that mask the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input does not affect the interrupt request lines of lower priority. Unlike status reads of the ISR and IRR, for reading the IMR, no OCW3 is needed. The output data bus contains the IMR when a read occurs to I/O address 021h or 0A1h (OCW1). All writes to OCW1 must occur following the ICW1-ICW4 initialization sequence, since the same I/O addresses are used for OCW1, ICW2, ICW3 and ICW4.

3.4.3.7 OCW2-Operational Control Word 2 Register

OCW2 controls both the Rotate Mode and the End of Interrupt Mode, and combinations of the two. OCW2 also selects individual interrupt channels during three of the seven commands. The three low order bits (labeled L2, L1 and L0) are used when bit 6 is set to a 1 during the command. Following a CPURST or ICW initialization, the controller enters the fully nested mode of operation. Non-specific EOI without rotation is the default. Both rotation mode and specific EOI mode are disabled following initialization.

intel

3.4.3.8 OCW3-Operational Control Word 3 Register

OCW3 serves three important functions—Enable Special Mask Mode, Poll Mode control, and IRR/ISR register read control. First, OCW3 is used to set or reset the Special Mask Mode (SMM). The Special Mask Mode can be used by an interrupt service routine to dynamically alter the system priority structure while the routine is executing, through selective enabling/disabling of the other channel's mask bits.

Second, the Poll Mode is enabled when a write to OCW3 is issued with bit 2 equal to 1. The next I/O read to the interrupt controller is treated like an interrupt acknowledge—a binary code representing the highest priority level interrupt request is released onto the bus.

Third, OCW3 provides control for reading the In-Service Register (ISR) and the Interrupt Request Register (IRR). Either the ISR or IRR is selected for reading with a write to OCW3. Bits 0 and 1 carry the encoded command to select either register. The next I/O read to the OCW3 port address returns the register status specified during the previous write. The register specified for a status read is retained by the interrupt controller. Therefore, a write to OCW3 prior to every status read command is unnecessary, provided the status read desired is from the register selected with the last OCW3 write.

intel

3.4.3.9 ELCR1-Edge/Level Triggered Register

The ELCR1 Register selects either edge triggered or level sensitive operations for the IRQ[7:3] signals. In edge triggered mode, the interrupt is recognized by a low to high transition. In level sensitive mode, the interrupt is recognized by a low level. Note that IRQ0, IRQ1 and IRQ2 are not programmable and are always edge sensitive. The default for IRQ[7:3] is edge triggered.

3.4.3.10 ELCR2-Edge/Level Triggered Register

The ELCR2 Register selects either edge triggered or level sensitive operations for the IRQ[15,14,12:9] signals. In edge triggered mode, the interrupt is recognized by a low to high transition. In level sensitive mode, the interrupt is recognized by a low level. Note that IRQ13 and IRQ8 are not programmable and are always edge sensitive. The default for IRQ[15,14,12:9] is edge triggered.

3.4.4 X-BUS REGISTER DESCRIPTION

There are two X-Bus registers described in this section—the Reset X-Bus $IRQ[12,1]$ Register and the Coprocessor Error Register. These registers can be accessed from the CPU, PCI Bus, or ISA Bus.

3.4.4.1 RIRQ-Reset IRQ[12,1]

Address locations 60h and aliased address 62h are used to clear the mouse interrupt (IRQ12) and keyboard interrupt (IRQ1). When the mouse interrupt function is enabled (bit 4 in the X-Bus Chip Select Register is 1), the mouse interrupt function is provided on the IRQ12/M input signal. In this mode, a mouse interrupt generates an interrupt through IRQ12 to the Host CPU. A read of 60h releases IRQ12. If bit $4=0$ in the X-Bus Chip Select Register, a read of 60h or 62h has no effect on IRQ12/M. Note, however, that a read of these addresses always clears the keyboard interrupt (IRQ1). Reads and writes to this register flow through to the ISA Bus.

3.4.4.2 CPERR-Coprocessor Error Register

Writes to this address are monitored by the IB. Writing to address F0h causes the IB to drive IGNNE # low to the CPU (informing the CPU to ignore future coprocessor errors). The IB also negates IRQ13 (internal to the IB). Note, that IGNNE # is not asserted unless FERR # is active. Reads and writes to this register flow through to the ISA Bus.

3.4.5 NMI REGISTER DESCRIPTION

An NMI is an interrupt requiring immediate attention and has priority over the normal interrupt lines (IRQx). The IB indicates error conditions by generating a non-maskable interrupt. NMI interrupts (special cycles) are caused by the following conditions:

- 1. System errors on the PCI Bus. SERR # is driven low by a PCI resource when this error occurs.
- 2. Parity errors on the add-in memory boards on the ISA expansion bus. IOCHK $#$ is driven low when this error occurs.
- 3. Main memory parity errors, through the SERR $#$ signal.

There are two 8-bit registers that support NMI—The NMI Status and Control (NMISC) Register and the NMI Enable and Real Time Clock Address (NMIERTC) Register. These registers can be accessed from the CPU, PCI Bus, or ISA Bus. Note that masking the NMI signal for all sources via the NMIERCT Register does not affect the input NMI status conditions (i.e., bits 6 and 7 in the NMISC Register). This means that, if NMI is masked and then unmasked, an NMI will occur if an NMI had previously been detected. To ensure that all NMI requests are serviced, the NMI service routine software flow should be as follows:

int_{el}

- 1. NMI is detected by the CPU on the rising edge of the NMI input.
- 2. The CPU reads NMI status via the NMISC Register to determine the NMI source. Software may then set the status bits that caused the NMI to 0. Between the time the CPU reads the NMI sources and sets them to a 0, an NMI may have been generated by another source. In this case, the NMI signal remains asserted. If this happens, the new NMI source will not be recognized by the because there was no edge on NMI.
- 3. Software must then disable the NMI signals in the NMIERTC Register. This causes the NMI output to transition low then high if there are any pending NMI sources.

3.4.5.1 NMISC-NMI Status and Control Register

This register provides status of various system components, speaker counter (Counter 2) output control, and gates the counter output that drives the SPKR signal.

3.4.5.2 NMIERTC-NMI Enable and Real Time Clock Address Register

I/O Address: 070h
Default Value: Bit[6: Default Value: Bit $[6:0]$ = undefined, Bit $7=1$
Attribute: Write Only Attribute: Write Only
Size: 8 bits 8 bits

This register enables/disables all NMIs and provides a real time clock address pointer field to address memory locations. Do not modify the contents of this register without considering the effects on the state of the other bits. Reads and writes to this register address flow through to the ISA Bus.

3.4.6 POWER MANAGEMENT REGISTER DESCRIPTION

This section describes two power management registers-APMS and APMC Registers. These registers are located in normal I/O space and must be accessed (via the CPU or PCI Bus) with 8 bit accesses. Note that the rest of the power management registers are located in PCI configuration space (see Section 3.3, PCI Configuration Registers).

3.4.6.1 APMC-Advanced Power Management Control Port

This register passes data (APM Commands) between the OS and the SMI handler. In addition, writes can generate an SMI and reads can cause STPCLK # to be asserted. The IB operation is not affected by the data in this register.

3.4.6.2 APMS-Advanced Power Management Status Port

This register passes status information between the OS and the SMI handler. The IB operation is not affected by the data in this register.

4.0 FUNCTIONAL DESCRIPTION

This section describes the 82420EX PCIset functions and hardware interfaces including the PCIset memory and I/O address map, system arbitration, DMA, interrupt controller, Timer/counter, power management, and clock/reset. The Clock/Reset section also covers the strapping options for the different hardware configuration modes and provides tables listing the state of each 82420EX PCIset output or bi-directional signal during a hard reset. The Host Bus, PCI Bus, ISA Bus, X-Bus, and the PSC/IB Link interfaces are described. The L2 cache and main memory DRAM interfaces and associated memory arrays are covered.

4.1 Memory and I/O Address Map

The 82420EX PCIset interfaces to three system Buses-CPU, PCI, and ISA Buses. The 82425EX PSC provides positive decode for certain I/O and memory space accesses on the CPU and PCI Buses. These decodes include accesses to the PCI Local Bus IDE (CPU only), main memory (CPU, ISA, and PCI), ISA-Compatible registers (CPU, ISA, and PCI), and the PSC's I/O Control Registers (CPU only). In addition, the PSC subtractively decodes certain CPU/PCI cycles.

The 82426EX IB provides positive decode for certain ISA I/O and memory space accesses. These decodes include accesses to the ISA-Compatible registers (for ISA master and DMA initiated cycles), main memory (for ISA and DMA initiated cycles), BIOS, X-Bus, and system events for SMM support. Note that DMA devices and ISA masters can not access the PCI or CPU Buses.

4.1.1 MEMORY ADDRESS MAP

The PSC positively decodes accesses to main memory space (128 MBytes maximum as programmed in the DRB Registers). Accesses in the following ranges are forwarded to the PCI Bus: TOM to 128 MBytes, (2 GByte minus 128 MByte) to (2 GByte plus 128 MByte), and 4 GByte to (4 GByte minus 128 MByte).

All other memory spaces are not intended for use.

NOTE:

The PSC does not decode host CPU address signals A[29:27].

All CPU/PCI accesses to the 0-640 KByte main memory region are forwarded to main memory (Table 10). Accesses to the video region (640-768 KBytes) are subtractively decoded to the ISA Bus. Accesses to the 768 KByte to 1 MByte region are controlled by attribute bits in the PAM Registers. Accesses to the region between 1 MByte and 128 MByte are either sent to main memory or subtractively decoded to either PCI or ISA.

NOTES:

1. As programmed in the DRAM Row Boundary Register.

2. For memory accesses that are > top of DRAM <16M, the PSC subtractively decodes and forwards to ISA.
3. The 82420EX allows 13 programmable memory and cacheability attributes on 13 memory segments of various sizes in the ISA compatiblity hole (768 KBytes to 1 MByte). Refer to the PAM Register description.

4. Always in DRAM.

All ISA master and DMA accesses to memory locations 0 –640 KByte are forwarded to main memory. ISA memory accesses from 1 MByte to the top of memory are forwarded to main memory, except for accesses to the programmable memory hole. ISA accesses from 768 KByte to 1 MByte (except for E0000-EFFFFh, if forwarding is enabled) and accesses above the top of main memory are confined to the ISA Bus.

Table 11. DMA and ISA Master Accesses to Main Memory

NOTES:

2. If bit 6 is 0 in the XBCSA Register and bit 6 is 1 in the PIRQ0 Register, accesses to E0000 –EFFFFh are forwarded to main memory.

The 82420EX supports one hole in main memory, as defined by the MEMHOLE Register. CPU accesses in the memory hole are forwarded to the PCI Bus and, if not claimed, forwarded to the ISA Bus. PCI master accesses in the memory hole are subtractively decoded to ISA, if necessary. ISA master accesses are confined to the ISA Bus.

^{1.} Except accesses to programmed memory hole.

4.1.2 BIOS MEMORY SPACE

The 82420EX PCIset supports 512 KBytes of BIOS space. This includes the normal 128 KByte space plus an additional 384 KByte BIOS space (known as the enlarged BIOS area). All BIOS regions that are not shadowed in main memory are subtractively decoded.

The 128 KByte BIOS memory space is located at 000E0000 –000FFFFFh (top of 1 MByte), and is aliased at FFFE0000 –FFFFFFFFh (top of 4 GByte). This 128 KByte block is split into two 64 KByte blocks. CPU/PCI accesses to the top 64 KByte region (000F0000 –000FFFFFh) that are not claimed by main memory or PCI, are forwarded to ISA. The subsequent ISA cycle always generates a BIOS chip select (asserts BIOSCS #).

CPU/PCI accesses to the bottom 64 KByte region (000E0000 –000EFFFFh) that are not claimed by main memory or PCI are forwarded to ISA. The subsequent ISA cycle generates a BIOS chip select, if lower BIOS is enabled (via the XBCSA Register).

The additional 384 KByte region resides at FFF80000 –FFFDFFFFh. When enabled (via the XBCSA Register), CPU/PCI memory accesses to this region are subtractively decoded to the ISA Bus and BIOS chip select is generated.

All ISA BIOS accesses within the F0000 –FFFFFh region are confined to the ISA Bus, even if BIOS is shadowed in main memory. Accesses to the E0000 – EFFFFh region are confined to the ISA Bus, when this BIOS region is enabled (via the XBCSA Register). When the region is disabled, accesses are forwarded to main memory, if forwarding is enabled (via the PREV Register). Note that bit 6 in the XBCSA Register overrides bit 4 in the PREV Register.

4.1.3 VIDEO FRAME BUFFER

The Video Frame Buffer can be mapped in the following ranges:

- 1. In the standard VGA range.
- 2. In a defined memory hole. In this case, DRAM size is limited to 128 MByte Memory minus the hole size. For example, if there is a 2 MByte Frame Buffer hole, somewhere between 1 MByte and 16 MByte, then the maximum DRAM size allowed is 128 MByte minus 2 MByte equal 126 MByte.
- 3. Above Top of Memory, but under 128 MByte. In this case, maximum DRAM size is limited to 128 MByte minus the Frame Buffer Size.
- 4. Above 128 MByte. There are three non-aliased ranges above 128 MByte, which can be used for Frame Buffer:
- (2 GByte minus 128 MByte) to
- 2 GByte When $HA[31:27] = 01111$ 2 GByte to (2 GByte plus
- 128 MByte) When $HA[31:27] = 10000$ (4 GByte minus 128 MByte) to
- (4 GByte minus .5 MByte)

When $HA[31:27] = 111111$

4.1.4 I/O ACCESSES

The PSC positively decodes access to the I/O control registers, PCI configuration registers, and ISA-Compatible Registers. For details concerning accessing these registers, see Section 3.0, Register Description. In addition, the PSC positively decodes CPU I/O accesses to the IDE ports, when enabled. For IDE port accesses, see Section 4.5, PCI Local Bus IDE.

4.1.5 SMRAM: PROTECTED SMM MEMORY BLOCK

The 82420EX PCIset supports a dedicated 64 KBytes of SMM memory, called SMRAM. The SMRAM is accessible only when certain conditions are met. In normal operations, the SMRAM is hidden. SMRAM can be located at the A0000 –F0000h segment. The SMRAM can be enabled/disabled and programmed via the SMRAM Control Register.

When SMRAM is hidden, the whole memory space can be accessed, excluding the SMRAM block. When the SMRAM is visible, most of the memory space is visible, in addition to the SMRAM block. Only the memory block that shares the same bus address ranges with SMRAM cannot be accessed in this case.

SMRAM is visible under the following conditions:

• The CPU is in SMM, performing a memory cycle in the SMRAM range, while the SMRAM is not manually closed. This is indicated by This is indicated by SMIACT $# = 0$, HLDA=0, HA is in the SMRAM range (as programmed by SMBASE field of the $SMRAMCON$ Register), and $SMCLS = 0$. The SMCLS bit only affects data cycles and is ignored for code read cycles.

- The CPU is not in SMM, performing a memory cycle in the SMRAM range, while the SMRAM is manually opened. This is indicated by SMIACT $# = 1$, HLDA=0, HA is in the SMRAM range, and the SMOPN $=1$.
- \bullet On each CPU access when SMIACT $\#$ is asserted (or $SMOPN = 1$), the main memory address is compared to the selected SMM memory address as determined by the SMBASE field. These bits allow the user to select from eight different 64 KByte main memory locations used for SMM memory.

4.2 PSC/IB Link Interface

The PSC and IB communicate using the PSC/IB interface. Interface communications include CPU/PCI accesses of the IB internal registers, CPU/PCI cycles forwarded to the ISA Bus, and ISA master or DMA accesses to main memory. The PSC/IB Link interface is a point-to-point communication connection between the PSC and the IB.

Four sideband signals synchronize data flow and bus ownership-Link Request (LREQ#), Link Grant (LGNT#), Command Valid (CMDV#), and Slave Idle (SIDLE #). LREQ # and LGNT # are used by the IB to arbitrate for link mastership. Only the IB drives LREQ $#$ while only the PSC drives LGNT $#$. CMDV $#$ is driven by the current link master, while SIDLE $#$ is driven by the current link slave. Commands, addresses, and data are transferred between the PSC and IB using the host address bus signals (A[17:2]).

4.3 Host CPU Interface

The 82420EX PCIset provides a host interface to all of the Intel486 family of processors and upgrades.

4.3.1 HOST BUS SLAVE DEVICE

The PCIset can be configured (via the HOST Device Control Register) to support an Intel486 Host Bus Slave device (specifically, a graphics device). Two special signals (HDEV $#$ and HRDY $#$) as defined by the VL Bus specification are used in the interface to the Host Bus slave. The PSC can be configured to monitor HDEV $#$ for all memory and I/O ranges that are not positively decoded by the PSC. The PSC can be configured to monitor HRDY $#$ and return RDY $#$ to the CPU, based on HRDY $#$. The host device may include an I/O range, memory range or both I/O and memory ranges. In all cases, these ranges must

not be programmed (positively decoded) by the PSC. The host device's memory ranges are noncacheable.

NOTES:

- 1. DMA, ISA Masters and PCI masters cannot access the Host Bus device.
- 2. The PSC does not contain a time-out mechanism to recover a cycle when HDEV $#$ is asserted but HRDY $#$ is not asserted. When the Host Bus device asserts HDEV $#$, it is assumed that the HRDY $#$ assertion will follow.
- 3. Host Bus Device-Read and Write fastest timing. During a CPU read (fastest timing programmed), the Host Bus device must not start driving the data bus until two Host Bus clocks after the active $ADS#$ period. This is required so the L2 cache can drive the data bus for a 0 wait-state L2 read. During a CPU write, the Host Bus device can respond with $HRDY#$ in the cycle following $ADS#$, to achieve a 0 wait-state write cycle.
- 4. If the Host bus slave device is implemented on the motherboard, the graphics controller and video DAC chip must be accessed through the host bus. The graphics ROM must also be accessed through the host bus or integrated into system BIOS. If the graphics ROM is not integrated into system BIOS, and the graphics ROM is shadowed into DRAM, the host device must not respond with $HDEV#$ when the graphics ROM area is accessed. If the graphics ROM is not shadowed, the PSC PAM registers must be programmed not to respond to the graphics ROM area.
- 5. If the host bus slave device is implemented using a connector, the graphics controller and video DAC chip must be accessed through the host bus. The graphics ROM can be accessed through the ISA bus. However, when accessing the ROM BIOS, the card in the connector must latch the address with \angle DS $#$
- 6. Not all host bus slave devices use all of the host address lines for decode. If this is the case, note that PCI memory and system memory is limited by the number of address lines used by the host bus device for decode (e.g. if [25:2] are only used by the host device, usable system memory is limited to 64 MByte, as the host device will alias anything above 64 MByte).

intal

4.3.2 L1 CACHE SUPPORT

The 82420EX PCIset provides signals that support the CPU's L1 cache. For the S-Series CPUs, the signals are the PCD, $KEN#$, and EADS# signals. For the D-Series and P24T CPUs, the signals are the KEN#, EADS#, CACHE#, and HITM#. The P24T and the D-Series CPUs include certain signals that are not connected to the PCIset. These signals are fixed to 1 or 0, depending on the system configuration as discussed in Table 12.

4.3.3 SOFT AND HARD RESETS

The 82420EX PCIset generates soft reset (SRESET) and hard resets $\overline{(PCIRST#, RSTDRV, and)}$ CPURST).

Soft Reset

SRESET/INIT is generated under the following conditions:

1. Programming the TRC Register (see TRC Register Description).

- 2. Keyboard KBDRST $#$: This signal from the keyboard controller is used to generate a soft reset to the CPU via the PSC's SRESET/INIT signal.
- 3. Shutdown special cycle: When the CPU executes a shutdown special cycle, SRESET is generated.

Hard Reset

The IB generates a hard reset under two conditions:

- 1. PWROK; When PWROK is driven low, the IB asserts PCIRST#, RSTDRV, and CPURST. These hard reset signals remain asserted until 2 HCLKIN cycles after the rising edge of PWROK.
- 2. Programming the TRC Register (see TRC Register description).

Reset Distribution

Figure 4 and Figure 5 show how the hard and soft resets are distributed in the system. The specific implementation depends on the CPU type as shown in the figures.

To ensure that SMI# is not generated during SRESET, an external ''OR'' gate must be used as shown in Figure 6.

Table 12. L1 Cache Signals Not Connected to the PSC

int_{el}

Figure 4. Reset Distribution for CPU's with Hard Reset and Soft Reset Inputs

Figure 5. Reset Distribution for CPU's with One Reset Input

intal

Figure 6. SMI# Gated with SRESET

4.3.4 KEYBOARD CONTROLLER (A20)

4.4 PCI Interface

The 82420EX supports the generation of A20M $#$ via the keyboard controller. To support the generation of A20M $#$, external logic may be required (Figure 7), depending on system requirements. ''OR'' gates 1 and 2 ensure that A20M $#$ is negated during a SRE-SET or CPURST, respectively. "OR" gate 2 is not required if the KBC firmware forces $KBCA20M#$ high during a hard reset. ''OR'' gate 3 and the inverter ensure that A20M $#$ is negated when SMIACT $#$ is asserted. ''OR'' gate 3 and the inverter are not required if the SMRAM is located under 1 MByte or at an even 1 MByte boundary and the SMRAM code does not need to go above the 1 MByte range while in SMM mode.

The PSC has a standard master/slave PCI Bus interface. As a PCI device, the PSC can be either a master initiating a PCI Bus operation or a target responding to a PCI Bus operation. The PSC is a PCI Bus master for Host-to-PCI accesses and a target for PCI-to-Main memory accesses (or accesses that are forwarded to the ISA Bus). The Host can read or write configuration spaces, PCI memory space, and PCI I/O space.

NOTES:

- 1. PCI-to-Host accesses are not permitted. However, PCI-to-Main memory cycles that require the L1/L2 caches to be snooped, do invoke Host Bus cycles.
- 2. ISA-to-PCI accesses are not permitted.

Figure 7. System Connection for Keyboard A20M # Generation

4.4.1 PCI BUS CYCLES SUPPORT

When the host initiates a bus cycle to a PCI device, the PSC becomes a PCI Bus master and translates the CPU cycle into the appropriate PCI Bus cycle. Post buffers permit the CPU to complete Host-to-PCI writes in zero wait-states.

When a PCI Bus master initiates a main memory access, the PSC becomes the target of the PCI Bus cycle and responds to the read/write access. As a PCI master, the PSC generates address parity for read and write cycles, and data parity for write cycles. As a target, the PSC generates data parity for read cycles. During PCI-to-Main memory accesses, the PSC automatically performs cache snoop operations on the Host Bus, if needed, to maintain data consistency.

PCI Bus commands indicate to the target the type of transaction desired by the master. These commands are presented on the $C/BE[3:0]$ # signals during the address phase of a transfer. Table 13 summarizes The PSC's support of the PCI Bus commands.

PSC Supports Other PCI Bridges

The PCI Bus specification supports bridges that connect the system's local PCI Bus with other remote busses (PCI or others). The PSC supports the ability to connect bus bridges onto the local PCI Bus.

One type of PCI bridge interfaces the local PCI Bus to a set of slave (only) devices. In this case, the bridge performs protocol translation and may include write buffers (pointing away from the local PCI). An example of such a bridge is the PCI-to-PCMCIA bridge device (PPEC).

A second type of PCI bridge interfaces the local PCI Bus with another bus that supports masters and slaves-a remote PCI Bus. This type of bridge can generally include write buffers (and pre-fetchers) that are pointing in both directions (to local PCI Bus and away from local PCI Bus).

Table 13. Supported PCI Bus Commands

NOTES:

1. As a target, the PSC treats this command as a memory read command.

2. As a target, the PSC treats this command as a memory write command.

intal

The PSC supports PCI-to-PCI bridges, with the following restrictions:

- The 82420EX PCIset does not allow more than a single active master in the entire system. This restriction prevents a remote PCI Bus master from performing an exclusive access that is claimed by the bridge (the target is on the local PCI Bus), while there is another active master in the system (that may be performing another exclusive access on the local PCI Bus).
- When a master is granted, it is guaranteed that the PSC's PCI write buffers are empty. Since the PSC does not know the status of other bridges's buffers (that point to the PCI) while it grants the CPU, the other bridge's buffers must be disabled.

4.4.2 HOST TO PCI CYCLES

Host bus accesses to PCI Bus are always in the Host Bus address range, as defined by A[31:30,26:2] and the four BE lines. The PCI address lines are driven during the address phase. AD[29:27] lines are driven to the value of A[30], during Host accesses to PCI.

The PSC has the ability to burst up to 32 back-toback CPU memory writes on the PCI Bus. This function is controlled by the PCICON Register. The PSC is capable of merging 8/16-bit graphic write cycles to the same dword address into the same posted write buffer location (controlled by the PCICON Register). The merged data is then driven as a single dword cycle on the PCI Bus. Byte merging is performed in the compatible VGA range only.

4.4.3 PCI CYCLE TERMINATIONS

The PSC performs a master abort, received target abort, signaled target abort, and a disconnect (as either a master or slave) as described in this section.

Master Abort-PSC as a Master

The PSC performs two types of master abort when a PCI cycle is not claimed by PCI Bus devices.

Master-Abort of Type 1 is performed by the PSC for the following conditions:

- . When the memory address is lower than 16 MBytes.
- . When the memory address is higher than 16 MBytes, but it is an enabled BIOS range.
- When the I/O address is lower than 64 KBytes.

Type 1 master abort actions:

- Master abort is performed.
- The cycle is forwarded to the ISA Bus.

Master abort of Type 2 is performed by the PSC for the following conditions:

- . When the memory address is higher than 16 Mbytes, and it is not an enabled BIOS range.
- I/O address is above 64 KBytes.
- When a configuration access to a PCI device is not claimed.

Type 2 master abort actions:

- Master abort is performed.
- Master abort status bit (DS Register) is set.
- For reads, data of all 1's is returned to the CPU.
- \bullet For writes, RDY $\#$ is activated to complete the CPU cycle.

Received Target Abort-PSC as a Master:

When a PSC driven cycle is target aborted, the PSC sets the Received Target Abort status bit to 1 (in the DS Register). In addition, when $SERR#$ is enabled, this signal is asserted for a single PCICLK. RDY $#$ is asserted to complete the CPU cycle.

NOTE:

When the CPU attempts an access configuration registers and the function number is not 000, data of all 1's is returned (if it is a read cycle) and Target Abort Status bit is set.

Disconnect-PSC as a Master

When the PSC, as a PCI master, generates a burst memory write, it can be disconnected by the PCI target. The PSC will retry the disconnected cycle before any arbitration changes can be performed, since the PSC write buffers must be emptied and the on-going CPU access must be completed before an arbitration transfer can take place.

Disconnect-PSC as a Target

The PSC, as a PCI target, performs a disconnect when burst PCI master accesses are destined to the ISA Bus. The disconnect is performed at the completion of the first data phase. In addition, for burst PCI master cycles to main memory, the PSC performs a disconnect at the completion of the last data phase in a line boundary.

ADVANCE INFORMATION

82420EX

4.4.4 EXCLUSIVE CYCLES

The PSC, as a PCI master, never performs LOCKed cycles. The CPU does not return active HLDA while it is performing a LOCKed sequence. Also, the CPU is the only active master, as long as HLDA is inactive. Thus, the PSC does not need to drive LOCK to guarantee the CPU atomic LOCK sequence. Note that the 82420EX PCIset supports a bus locking mechanism (i.e., when a PCI master performs locked accesses, the arbitration is not changed, until the locked sequence is completed).

4.4.5 Parity Support

As a master, the PSC generates address parity for read and write cycles, and data parity for write cycles. As a slave, the PSC generates data parity for read cycles. Even parity is generated using the PAR line in the PCICLK following the PCI address or data phase.

The PSC does not check parity or generate SERR $#$, based on the PCI parity. The PSC only generates SERR # (if enabled via the PCICOM Register), when a main memory read results in a parity error. When a main memory parity error is detected, the PSC activates $SERR#$, if enabled, for a single PCICLK.

When a main memory parity error is detected and $SERR#$ generation is enabled, the MMPERR bit in the DS Register is set to 1. When $SERR#$ is activated, the SERRS bit in the DS Register is set to 1.

4.5 PCI Local Bus Ide

The PSC has a full-function PCI Local Bus IDE Controller capable of generating high speed PCI Local Bus IDE cycles. The PCI IDE address, control, and data signals are multiplexed with the PCI AD signals (Figure 8). They are buffered by external TTL devic-

es to drive the IDE connector. Only CPU accesses to IDE can use the PCI local bus path. PCI masters and ISA masters can not access the drive connected to the PCI Local Bus.

The PSC's IDE interface supports one IDE connector (two drives). An additional IDE connector could be connected to the ISA or PCI Bus. The PCI IDE interface can be programmed at either the primary address (1F0h –1F7h, 3F6h, 3F7h) or secondary address (170h –177h, 376h, 377h) locations.

The selected IDE's data port, as well as the control/ status ports, are accessed through the PCI Local Bus path. The PSC provides data steering to route data between the IDE data bus and the correct Host Bus byte lane. However, the PSC does not support multiple assembly/disassembly cycles for data size mismatches. Data size matching is guaranteed by the IDE device driver. The PSC assumes that all data port accesses (1F0h, 170h) are 16 bits wide. If an 8-bit IDE drive is accessed, the PSC still drives 16 bits onto the PCI AD signals for data port writes to IDE, and drive HD(15:0) for data port reads. Accesses to the PCI Local Bus control and status ports are assumed to be 8-bit accesses and the PSC steers the data to the appropriate byte lane. Table 14 shows the I/O addresses for the various IDE data, control, and status ports:

The PSC controls the timing of the high speed accesses to the PCI IDE connector and provides programmable timing fields (via the LBIDE Register). This allows the PCI local bus IDE timing to be programmed to cover 25 MHz and 33 MHz PCI frequencies, and IDE Modes 1, 2, and 3. The programmable timing also allows additional flexibility in the event that still faster IDE modes are defined in the future. Note that, the faster timing applies to data port accesses only. Accesses to all other ports, except the data port, run with compatible timings.

intel

Figure 8. PSC PCI Local Bus IDE Connection

The PSC supports one connector that can be assigned at the primary or secondary address. This one connector can support two drives. The drive is selected through the Drive, Head port at I/O address 1x6h. The CPU writes bit 4 to a 0 to select drive 0, and writes bit 4 to a 1 to select drive 1. The PSC snoops writes to the enabled 1x6h (1F6h for primary, 176h for secondary) and keeps its own copy of bit 4 of I/O 1x6h. The fast timing bank can be programmed to apply to data port accesses to either drive 0, drive 1, or both. Accesses to the nonselected drive run with compatible timings.

Typically in a PC, when reading from port 3x7h, bits[6:0] are provided by the IDE drive and bit 7 is provided by the floppy disk controller as a reflection of the DSKCHG from the floppy disk drive. This occurs for both the primary and secondary locations. The PSC handles CPU I/O reads to port 3x7h in a unique fashion. For example, when the primary address range is enabled, the PSC splits the read to 3F7h and generates both a PSC/IB link interface bus cycle as well as a PCI Local Bus IDE cycle. The PSC takes bit 7 from the link cycle, merges it with bits[6:0] from the PCI local bus IDE cycle, and returns the complete 8 bits to the CPU. If the primary address range is not enabled, only the PSC/IB link interface bus cycle is generated. The same operation applies to 377h reads, when the secondary address range is enabled. This feature permits the PCI Local Bus IDE to be used in a system where, for example, the AIP is placed on an add-in card.

Table 14. IDE I/O Addresses

NOTE:

 $x = F$ for Primary and 7 for Secondary

4.6 ISA Interface

The IB incorporates a fully ISA Bus compatible master and slave interface. The IB directly drives five ISA slots without external data or address buffers. The ISA interface also provides byte swap logic, I/O recovery support, wait-state generation, and SYSCLK generation. The ISA interface supports the following cycle types:

- CPU or PCI master initiated I/O and memory cycles to the ISA Bus.
- DMA compatible cycles between main memory and ISA I/O and between ISA I/O and ISA memory.
- ISA refresh cycles initiated by either the IB or an external ISA master.
- ISA master-initiated memory cycles to main memory and ISA master-initiated I/O cycles to the internal IB registers.

NOTES:

- 1. The IB does not grant the ISA Bus to an ISA master before gaining ownership of the system (i.e. Host and PCI Buses).
- 2. All cycles forwarded to main memory run as 16-bit extended cycles (i.e. IOCHRDY is negated until the cycle completes). Because the ISA Bus size is different from the main memory bus size, the data steering logic inside the IB steers the data to the correct byte lanes.

Intal

I/O Recovery Support

The I/O recovery mechanism in the IB is used to add additional recovery delay between the CPU or PCI master initiated 8-bit and 16-bit I/O cycles to the ISA Bus. The IB automatically forces a minimum delay of 3.5 SYSCLKs between back-to-back 8- and 16-bit I/O cycles to the ISA Bus. This delay is measured from the rising edge of the I/O command (IOR $#$ or IOW $#$) to the falling edge of the next I/O command. If a delay of greater than 3.5 SYSCLKs is required, the ISA I/O Recovery Timer Register can be programmed to increase the delay in increments of SYSCLKs. No additional delay is inserted for back-to-back I/O sub-cycles generated as a result of byte assembly or disassembly.

SYSCLK Generation

The IB generates the ISA system clock (SYSCLK). SYSCLK is a divided down version of HCLKOUT and has a frequency of either 8.00 or 8.33 MHz, depending on the HCLKOUT frequency. The clock divisor value is determined by strapping options as discussed in the Clock section.

For CPU or PCI initiated cycles to the ISA Bus, SYSCLK is stretched to synchronize BALE falling to the rising edge of SYSCLK. During CPU or PCI initiated cycles to the IB, BALE is normally driven high, synchronized to the rising edge of SYSCLK and then driven low to initiate the cycle on the ISA Bus. However, if the cycle is aborted, BALE remains high and is not driven low until the next cycle to the ISA Bus.

Data Byte Swapping (ISA Master or DMA to ISA Device)

The data swap logic is integrated in the IB. For slaves that reside on the ISA Bus, data swapping is performed if the slave (I/O or memory) and ISA Bus master (or DMA) sizes differ and the upper (odd) byte of data is being accessed. The data swapping direction is determined by the cycle type (read or write). Table 15 shows when data swapping is provided during DMA and ISA master cycles to ISA slaves.

intal

82420EX

Table 15. DMA Data Swap

Table 16. 16-bit Master to 8-bit Slave Data Swap

NOTES:

1. For ISA master read cycles, the IB swaps the data from the lower byte to the upper byte.

2. For ISA master write cycles, the IB swaps the data from the upper byte to the lower byte.

Wait-State Generation

The IB adds wait-states to the following cycles, if IOCHRDY is sampled negated (low). Wait-states are added as long as IOCHRDY remains low.

- During Refresh and IB master cycles (not including DMA) to the ISA Bus.
- During DMA compatible transfers between ISA I/O and ISA memory only.

For ISA master cycles targeted for the IB's internal registers or main memory, the IB always extends the cycle by driving IOCHRDY low until the transaction is complete.

Cycle Shortening

The IB shortens the following cycles, if $ZEROWS#$ is sampled asserted (low).

- During IB master cycles (not including DMA) to 8-bit and 16-bit ISA memory.
- During IB master cycles (not including DMA) to 8-bit ISA I/O only.

For ISA master cycles targeted for the IB's internal registers or main memory, the IB does not assert $ZEROWS#$. If IOCHRDY and $ZEROWS#$ are sampled low at the same time, IOCHRDY will take precedence and wait-states will be added.

4.7 X-Bus

The 82420EX PCIset provides the decode (chip selects) and X-Bus buffer control (XBUSOE $#$ and XBUSTR#) for a Real Time Clock, Keyboard Controller, and BIOS (Figure 9). The chip selects are generated combinatorially from the ISA SA[16:0] and LA[23:17] address bus. (Note that the ISA master must drive SA[19:16] and LA[23:17] low when accessing I/O space.) The IB also provides PS/2 mouse support via the IRQ12/M signal and coprocessor functions (FERR $#$ and IGNNE $#$). The chip selects and X-Bus buffer control lines can be enabled/disabled via the XBCSA Configuration Register.

intal

Figure 9. X-Bus Support

4.7.1 COPROCESSOR ERROR FUNCTION

The IB provides coprocessor error support for the CPU (enabled/disabled via the XBCSA Register). FERR $#$ is tied directly to the coprocessor error signal of the CPU. If $FERR#$ is asserted, an internal IRQ13 is generated and the INTR signal is asserted. When a write to I/O location F0h is detected, the IB negates IRQ13 (internal to the IB) and asserts IGNNE#. IGNNE# remains asserted until FERR# is negated. Note, that $IGNNE#$ is not asserted unless \overline{F} ERR $#$ is asserted.

4.7.2 MOUSE FUNCTION

The IB provides a mouse interrupt function (enabled/disabled via the XBCSA Register) on the IRQ12/M input signal. In this mode, a mouse interrupt generates an interrupt through IRQ12 to the Host CPU. The IB informs the CPU of this interrupt via a INTR. A read of 60h or 62h releases IRQ12. If bit $4=0$ in the XBCSA Register, a read of address 60h or 62h has no effect on IRQ12/M. Reads and writes to this register flow through to the ISA Bus. For additional information, see the IRQ12/M description in the Signal Description.

4.8 System Arbitration

The 82420EX PCIset provides bus arbitration on the Host Bus, PCI Bus, and the PCI/IB Interface (to the ISA Bus). A device that is the master on any bus is the master of the entire system. (i.e., concurrency of more than one active master is not supported).

Signals associated with the system arbitration are the HOLD/HLDA signals (CPU Bus), PREQ[1:0]/ PGNT[1:0] $\#$ signals (PCI Bus), and the LREQ $\#$ / LGNT # signals (PSC/IB Link Interface).

4.8.1 SYSTEM ARBITRATION SCHEME

When there are no active requests, the CPU owns the system. The system arbitration rotates between the PCI Bus, CPU Bus, and Link Interface Bus (on behalf of DMA and ISA Master devices), with the CPU permitted access every other transition.
intal

NOTES:

- 1. The PSC, as a PCI master, never performs locked cycles. However, locked cycles are supported for PCI masters. When a PCI master performs a locked access, the arbitration is not changed until the locked sequence is completed.
- 2. After PGNT $[1:0]$ # is asserted by the PSC, it is negated when FRAME $#$ is sampled active (regardless the state of PREQ $[1:0]$ #). The PCI master is expected to continue its current cycle (with potential multiple data phases), and then get-off the PCI Bus. The PSC does not release HOLD until the PCI Bus is idle. When a PCI master is re-tried by the PCI target, PGNT $[1:0]$ # is already negated. Thus, the PCI master must get-off the bus. Since the PSC always gives the bus back to the CPU and the arbitration is rotated, PREQ[1:0] $#$ can remain active as long as the PCI master has cycles to perform.
- 3. The PSC precludes fast back-to-back PCI master transactions. In addition, the PSC, as a PCI master, does not support fast back-to-back transactions.
- 4. When the PSC, as a PCI master, is re-tried, target-aborted or master-aborted, by a PCI target, the arbitration mechanism does not assert PGNT $[1:0]$ # or LGNT #.

4.9 DMA Controller

The DMA circuitry incorporates the functionality of two 82C37 DMA controllers with seven independently programmable channels (Channels [3:0] and Channels [7:5]). The DMA supports 8/16-bit device size using ISA-compatible timings and 27-bit addressing as an extension of the ISA-compatible specification. The DMA channels can be programmed for either fixed (default) or rotating priority. The DMA controller also generates ISA refresh cycles. DMA Channel 4 is used to cascade the two

82420EX

controllers and default to cascade mode in the DMA Channel Mode (DCM) Register (Figure 10). In addition to accepting requests from DMA slaves, the DMA controller also responds to requests that are initiated by software. Software may initiate a DMA service request by setting any bit in the DMA Channel Request Register to a 1. The DMA controller for Channels [3:0] is referred to as ''DMA-1'' and the controller for Channels [7:4] is referred to as ''DMA-2''.

Each DMA channel is hardwired to the compatible settings for DMA device sizechannels [3:0] are hardwired to 8-bit, count-by-bytes transfers and channels [7:5] are hardwired to 16-bit, count-bywords (address shifted) transfers. The IB provides the timing control and data size translation necessary for the DMA transfer between the memory (ISA or main memory) and the ISA Bus I/O. ISA-Compatible DMA timing is supported. The DMA controller also features refresh address generation and autoinitialization following a DMA termination.

Note that a DMA device (I/O device) is always on the ISA Bus, but the memory referenced is located on either an ISA Bus device or in main memory. When the IB is running a DMA cycle, it drives the MEMR $#$ or MEMW $#$ strobes, if the address is less than 16 MBytes (000000 –FFFFFFh). The IB always generates ISA-Compatible DMA memory cycles. The SMEMR $#$ and SMEMW $#$ are generated if the address is less than 1 MByte (0000000 –00FFFFFh). To avoid aliasing problems when the address is greater than 16 MBytes (1000000 –7FFFFFFh), the $MEMR#$ or MEMW# strobe is not generated.

The channels can be programmed for any of four transfer modessingle, block, demand, or cascade. Each of the three active transfer modes (single, block, and demand), can perform three different types of transfers (read, write, or verify). Note that memory-to-memory transfers are not supported by the IB. The DMA supports fixed and rotating channel priorities.

4.10 Interval Timer

The 82420EX PCIset contains three counters that are equivalent to those found in the 82C54 programmable interval timer. Each counter output provides a key system function. Counter 0 is connected to interrupt controller IRQ0 and provides a system timer interrupt for a time-of-day, diskette time-out, or other system timing functions. Counter 1 generates a refresh request signal and Counter 2 generates the tone for the speaker.

Counter 0 (System Timer)

This counter functions as the system timer by controlling the state of IRQ0 and is typically programmed for Mode 3 operation. The counter produces a square wave with a period equal to the product of the counter period (838 ns) and the initial count value. The counter loads the initial count value one counter period after software writes the count value to the counter I/O address. The counter initially asserts IRQ0 and decrements the count value by two each counter period. The counter negates IRQ0 when the count value reaches 0. It then re-loads the initial count value and again decrements the initial count value by two each counter period. The counter then asserts IRQ0 when the count value reaches 0, re-loads the initial count value, and repeats the cycle, alternately asserting and negating IRQ0.

Counter 1 (Refresh Request Signal)

This counter provides the refresh request signal and is typically programmed for Mode 2 operation. The counter negates refresh request for one counter period (838 ns) during each count cycle. The initial count value is loaded one counter period after being written to the counter I/O address. The counter initially asserts refresh request, and negates it for 1 counter period when the count value reaches 1. The counter then asserts refresh request and continues counting from the initial count value.

INTAL

Counter 2 (Speaker Tone)

This counter provides the speaker tone and is typically programmed for Mode 3 operation. The counter provides a speaker frequency equal to the counter clock frequency (1.193 MHz) divided by the initial count value. The speaker must be enabled by a write to I/O address 061h.

4.11 Interrupt Controller

The 82420EX PCIset contains an ISA-compatible interrupt controller that incorporates the functionality of two 82C59 interrupt controllers. The two controllers (CNTRL-1and CNTRL-2) are cascaded allowing thirteen external and three internal interrupts (Figure 11). CNTRL-1 and CNTRL-2 are initialized separately and can be programmed to operate in different modes. CNTRL-1 is connected as the master interrupt controller and CNTRL-2 is connected as the slave interrupt controller. The three internal interrupts are used for internal functions only and are not available to the user. IRQ2 cascades the two controllers. IRQ0 provides a system timer interrupt and is tied to the Interval Timer, Counter 0. IRQ13 is connected internally to $FERR#$ for coprocessor error support. The remaining thirteen interrupt lines $(IRQ[15, 14, 12:9, 8, 4, 7:3,1])$ are available for external system interrupts. Edge or level sense selection is programmable on an individual channel by channel basis. Interrupt steering permits two programmable interrupts (PIRQ0 $#$ and PIRQ1 $#$) to be internally routed (steered) to one of eleven interrupts (IRQ[15,14,12:9,7:3]).

NOTES:

- 1. The standard external IRQ12 signal function or internally generated IRQ12/Mouse function are selected via the XBCSA Register.
- 2. The IB translates the CPU generated interrupt acknowledge cycle internally into the two $INTA#$ pulses expected by the interrupt controller system.

intel

Figure 11. Block Diagram of the Interrupt Controller

4.11.1 PROGRAMMING THE INTERRUPT **CONTROLLER**

The Interrupt Controller accepts two types of command words generated by the CPU or bus master-Initialization Command Word (ICWx) and Operation Command Word (OCWx).

Initialization Command Words (ICWs)

Before normal operation can begin, each interrupt controller in the system must be initialized. In the 82C59, this is a two to four byte sequence. However, for the 82420EX PCIset, each controller must be initialized with a four byte sequence. This four byte sequence is required to configure the interrupt controller correctly for the IB implementation. This implementation is ISA compatible.

The four initialization command words are referred to by their acronyms: ICW1, ICW2, ICW3, and ICW4. These command registers are discussed in Section 3.0, Register Description. The sequence must be executed for CNTRL-1 and CNTRL-2. ICW1, ICW2, ICW3, and ICW4 must be written in order. Any divergence from this sequence, such as an attempt to program an OCW, will result in improper initialization of the interrupt controller and unexpected, erratic system behavior. It is suggested that CNTRL-2 be initialized first, followed by CNTRL-1.

Operation Command Words (OCWs):

These are the command words which dynamically reprogram the Interrupt Controller to operate in various interrupt modes. OCW1 masks interrupt lines. OCW2 controls rotation in interrupt rotation priority mode and the End of Interrupt (EOI). OCW3 sets up reads of the ISR and IRR, enables/disables the Special Mask Mode (SMM), and sets up the polled interrupt mode. The OCWs can be invoked any time after initialization.

4.11.2 EDGE AND LEVEL INTERRUPT TRIGGERED MODE

In ISA systems, this mode is programmed using bit 3 in ICW1. For the IB, this bit is disabled and the Edge/Level Control Registers (ELCR1 and ELCR2) are included that select edge and level triggered mode per interrupt input. The default programming is equivalent to programming the LTIM bit (ICW1 bit 3) to a 0 (all interrupts selected for edge triggered mode). Note, that $IRQ[13,8#,2,1,0]$ can not be programmed for level sensitive mode.

In both the edge and level triggered modes, the IRQx input must remain active until after the falling edge of the first $INTA#$. If IRQx is negated before this time, a default IRQ7 occurs when the CPU acknowledges the interrupt. This can be a useful safeguard for detecting interrupts caused by spurious noise glitches on the IRQ inputs. To implement this feature, the IRQ7 routine is used for ''clean up'' by simply executing a return instruction, thus ignoring the interrupt. If IRQ7 is needed for other purposes, a default IRQ7 can still be detected by reading the ISR. A normal IRQ7 interrupt sets the corresponding ISR bit; a default IRQ7 does not set this bit. If a default IRQ7 routine occurs during a normal IRQ7 routine, however, the ISR remains set. In this case, it is necessary to keep track of whether or not the IRQ7 routine was previously entered. If another IRQ7 occurs, it is a default.

4.11.3 INTERRUPT STEERING

The IB contains two programmable interrupts (PIRQ0 and PIRQ1 $#$) that can be internally routed to one of eleven interrupts (IRQ[15,14,12:9,7:3]) by programming the PIRQx Route Control Registers. One or both $PIRQx#$ lines can be routed to the same IRQx input or interrupt steering can be disabled.

The PIRQ $x#$ lines are defined as active low, level sensitive to allow multiple interrupts on a PCI board to share a single line across the connector. When a $PIRQx#$ is routed to a specified IRQ line, the software must change the IRQ's corresponding ELCR bit to level sensitive mode. Note, that this means that the selected IRQ can no longer be used by an ISA device, unless that ISA device can respond as an active low level sensitive interrupt.

4.12 L2 Cache

The L2 cache memory array contains a cache data RAM with a selectable storage capacity of either 64, 128, 256, or 512 KBytes. The cache data RAM is a direct-mapped memory array, write-through or writeback, that can be organized in either an interleaved or non-interleaved configuration. In addition to the cache data RAM, the L2 cache contains a RAM array that holds the tag address and a dirty bit that is associated with each line of data. Table 17 provides a summary of the L2 cache. A valid bit is not used in this architecture. The L2 cache is programmed via the SCC Register.

4.12.1 L2 CACHE SIZES/PERFORMANCE

The PSC allows four cache sizes. Table 18 shows the tag and data SRAMs used for various user settings. The PSC supports 15 ns tag SRAMs and 20 ns data SRAMs for the L2 cache at all frequencies. Table 19 shows the range of L2 performance achievable.

Intط

82420EX

Table 19. Performance

NOTES:

1. 2-1-1-1 may be used only with minimum margin design (light Host Bus loading) and 12 ns Data SRAMs.

2. Programmable option and applies to cache hit dirty write cycles.

4.12.2 CACHE OPERATIONS

During a CPU memory read or write operation, the PSC searches the cache first. Then, if required, it searches main memory for addressed data locations. The L2 cache operation is determined by the cache policy (non-cacheable, write-through, or writeback) as determined by the Secondary Cache Control Register (see Section 3.0, Register Description). If the caching policy is non-cacheable, the cache is not accessed.

Write-through and write-back are two caching policies for updating main memory with data in the cache. For these policies, the cache operation is determined by the type of operation as follows:

CPU Write Cycle

If the caching policy is write-through and there is a cache hit, both the cache and main memory are updated. If there is a cache miss, only main memory is updated. The cache is not updated (no write-allocate).

If the caching policy is write-back and there is a cache hit, only the cache is updated; main memory is not affected. If there is a cache miss, only main memory is updated. The cache is not updated (no write-allocate).

CPU Read Cycle

If there is a cache hit, the cache operation is the same for both write-through and write-back. In this case, data is transferred from the cache to the CPU. Main memory is not accessed.

If there is a cache miss, the line containing the requested data is transferred from main memory to the cache. During the cache line update, a line fill (burst read) memory operation containing four dword transfers occurs on the Host Bus to bring in the new line. This occurs for both write-through and writeback. However, in the case of write-back, if the cache line fill is to a dirty line $(D=1)$, the dirty line is first written back to main memory before the new line is brought into the cache. For a dirty line writeback operation, the PSC first performs a read from the dirty cache line and writes the data to main memory. Then, the PSC updates the cache (both L1 and L2 simultaneously) with the new line.

4.12.3 CACHE CONSISTENCY

The Snoop mechanism in the PSC ensures data consistency between cache (both L1 and L2 caches) and main memory. Note that, for write-back cache control, the term ''Inquire'' is sometimes used to describe the snooping operation. In this document, the term "Snoop" is used for both writethrough and write-back cache policies.

The PSC monitors PCI master, ISA master and DMA accesses to main memory and when needed, initiates an inquire (snoop) cycle to the L1 and L2 caches. The snoop mechanism guarantees that consistent data is always delivered to the host CPU, PCI master, ISA master or DMA.

INTAL

4.12.4 INITIALIZING THE L2 CACHE

The 82420EX PCIset L2 cache architecture does not use a valid bit. Instead, BIOS initializes the L2 cache with valid data. After initialization, the cache controller maintains data coherency between the cache and main memory by keeping all cache lines valid. The PSC cache controller has two special bits to support initialization-Force Hit (SCC Register bit 6) and Force Miss Clean (SCC Register bit 5).

BIOS can use the Force Hit bit to determine the size of the L2 cache. When Force Hit is enabled, BIOS can attempt to alias cache locations on writes. For example, to check a 128 KByte cache size, BIOS writes location "x" with value 00h. BIOS can then write location 128k $+$ x with 11h. With Force Hit enabled and the cache in write-back mode, the write does not access main memory. When a value of 00h is read from location ''x'', the L2 cache is greater than 128 KBytes. If 11h is read, the L2 cache is smaller than 128 KBytes. This process is repeated for all cache boundaries.

The Force Miss Clean bit causes all accesses to the L2 cache to be treated as a clean miss. This allows BIOS to initialize the L2. At start-up BIOS enables Force Miss Clean and reads a block of memory equal to the cache size. This initializes the L2 cache with data that is coherent with main memory.

4.12.5 CACHE LINE DESCRIPTION

Each line consists of four dwords of data, a tag field and a Dirty (D) bit. The tag field and control bits are read/written by the PSC during normal cache operations and are not accessible by software.

D: Dirty

The Dirty bit is set to 1 by the PSC to indicate that data modified in the cache line has not been written back to main memory.

Tag: Real Address Tag

The PSC uses the Tag field for cache line hit/miss determination. The width of the Tag field is fixed at 8 bits. The table below shows the real address bits that are stored in the Tag field as a function of the cache sizes.

Doubleword[3:0]

Each line of the cache data RAM contains four dwords.

4.12.6 L2 CACHE STRUCTURE

The tag is 8 bits plus a dirty bit. Either interleaved or non-interleaved organizations are permitted. The PSC will assert the COE[1:0] $#$ and CWE[1:0] $#$ signals to both banks, even when programmed for noninterleaved mode. The interleaved L2 can provide zero wait-state reads and writes. Figure 12 shows the interconnection between the PSC and an interleaved L2. The PSC has a variety of programmable access timings to support 25 MHz and 33 MHz. These options are controlled by the Secondary Cache Control Register (SCC).

Figure 12. The PSC with an Interleaved L2 (256 KBytes Data)

4.13 Dram Interface

The DRAM controller interfaces main memory to the Host Bus, PCI Bus, and ISA Bus. The PSC provides the control signals, address lines, and data path control. A two-way interleaved DRAM organization is supported for optimum main memory performance.

Up to ten single-sided SIMMs or four double-sided and two single-sided SIMMs provide a maximum of 128 MBytes of main memory. The DRAM controller interface is fully configurable through a set of control registers (the DRAM Control Mode Register, the DRAM Memory Hole Register, and the five DRAM Row Boundary [DRB] Registers).

The PSC controls a 64-bit memory array (72-bit including parity) and/or a 32-bit memory array (36-bit including parity) ranging in size from 1 to 128 MBytes using industry standard 36-bit wide memory modules with fast page-mode DRAMs. Both single- and double-sided SIMMs are supported. The eleven multiplexed address lines (MA[10:0]) permit the use of 256Kx36, 1Mx36, and 4Mx36 SIMMs. Both interleaved and non-interleaved rows are supported simultaneously. Five RAS $#$ lines enable up to five rows of DRAM. Eight $CAS#$ lines allow byte control over the array during read and write operations. The PSC supports 70 ns DRAMs. Page mode accesses efficiently transfer data in bursts. Parity support is optional.

The PSC DRAM performance is controlled through programmable wait-states. Various DRAM timing parameters may be set in the DRAM Control Register. Programmable timings support 70 ns DRAMs at 25 MHz and 33 MHz. Programmable parameters include RAS precharge, CAS precharge, CAS low time, MA setup time, and MA hold time. The PSC provides RAS only refresh, de-coupled from ISA refresh, and hidden from any access.

4.13.1 DRAM ADDRESS TRANSLATION

The multiplexed row/column address to the DRAM memory array is provided by the MA[10:0] signals and is derived from the host address bus as defined by Table 20. The page size is 2 KBytes for non-interleaved rows and 4 KBytes for interleaved rows. The page offset address is driven over the MA[8:0] lines when driving the column address. In non-interleaved rows the PSC drives address bit 2 on the MA8 line, minimizing the multiplexing required. The MA[10:0] lines are translated from the address lines A[24:3] for all memory accesses.

4.13.2 DRAM STRUCTURE

Figure 13 illustrates an 8-SIMM configuration supporting single-sided SIMMs. A row in the DRAM array is made up of two SIMMs that share a common RAS # line. SIMM0 and SIMM1 comprise row 0 and are connected to $RAS0#$. Within any given row, the two SIMMs must be the same size. Among the four rows, SIMM densities can be mixed in any order (i.e., there are no restrictions on the ordering of SIMM densities among the four rows). Any row may also contain a single SIMM (non-interleaved). This allows the user to upgrade the 82420EX PCIset platform one SIMM at a time. Each row is controlled by up to 8 CAS lines. Any row that is populated with only one SIMM must be connected to the low order CAS lines $(CAS[3:0] \#)$. The MA[10:0] and WE $\#$ lines should be externally buffered if a load of more than two double-sided SIMMs is implemented. Two buffered copies of the signals are recommended to drive the four row array. Three buffered copies of the signals are recommended to drive the five row array.

Figure 14 illustrates a 3-SIMM configuration using one single-sided SIMM in row one, and two double sided SIMMs in row 2. In this configuration, singleand double-sided SIMMs can be mixed. For example, if a single-sided SIMM is installed into the socket marked SIMM0 (connected to $RAS0#$) and $RAS1#$ is not connected, row 0 is then populated and row 1 is empty. Two double-sided SIMMs could then be installed in the sockets marked SIMM2 and SIMM3, populating rows 2 and 3. For systems with no more than 2 SIMMs, the 244's buffering MA[10:0] and WE $#$, as well as the 245's on the host data bus. may be omitted. (Note that the 245's on the Host Data Bus are recommended at 50 MHz, regardless of the number of SIMMs.)

MA[10:0]	10	9	8	7	6	5	4	3	2		0
Interleaved Rows											
Column Address	A23	A21	A11	A ₁₀	A9	A8	A7	A6	A5	A4	A3
Row Address	A24	A22	A20	A ₁₉	A ₁₈	A ₁₇	A16	A ₁₅	A ₁₄	A13	A ₁₂
Non-Interleaved Rows											
Column Address	A23	A21	A2	A ₁₀	A9	A8	A7	A6	A5	A4	A3
Row Address	A22	A20	A11	A19	A ₁₈	A17	A ₁₆	A ₁₅	A14	A ₁₃	A ₁₂

Table 20. DRAM Address Translation for Interleaved Rows

Figure 13. 8-SIMM Configuration Supporting Single-Sided SIMMs

intel

Figure 14. 3-SIMM Configuration (One Single-Sided SIMM in Row One and Two Double-Sided SIMMs in Row Two)

4.13.3 DRAM SIMM SIZE/DENSITY OPTIONS

4.13.4 DRAM PAGE MODE

Providing support for both interleaved and non-interleaved rows gives the user a wide range of DRAM population options. In any row the PSC supports address depths of 256K, 1M, or 4M. Each row may be populated with one or two SIMMs.

The PSC may be programmed to leave the RAS lines active after a DRAM access for faster page mode accesses. The mode is programmed in the DRAM Control Register. When Page Mode is enabled, the RAS lines remain active after the access.

intal

The next access is considered a page hit if the access is to the same page. The PSC has a 2 KByte page size for non-interleaved rows and a 4 KByte page size when accessing an interleaved row. If the page mode is not enabled all accesses are row misses.

4.13.5 PROGRAMMABLE WAIT-STATES

4.13.5.1 RAS Precharge

RAS precharge impacts page miss accesses, as well as the refresh time. In a page miss, the active RAS line must be negated and a new row address strobed into the DRAMs. When negated, RAS precharge determines the number of cycles before the RAS line can be re-asserted. Similarly, the RAS precharge determines the time RAS must be negated before and after refresh.

4.13.5.2 CAS Read Time

CAS read time indicates how long to leave CAS low after asserted during a DRAM read and how long it is negated between access. In the case of interleaved DRAM access, the CAS high time implied by this setting is ignored as this high time is more constrained by the opposite banks low time.

4.13.5.3 CAS Write Time

CAS write time controls the CAS waveform for DRAM writes. The high time defined by the CAS write time setting is ignored for interleaved rows.

82420EX

4.13.5.4 MA Setup Time

The MA setup time defines the number of cycles after MA is switched before RAS or CAS are driven active. DRAMs latch row and column address when RAS and CAS fall. The setup time of the addresses to RAS/CAS for all DRAMs is 0 ns. The PSC supports direct drive of the MA lines, which removes any external logic between the MA on the PSC and the DRAM. When there is no external buffering, the MA-to-DRAM path and the CAS-to-DRAM path are well matched. In these cases an aggressive MA setup time can be programmed. When the external buffers are present, there could be mismatch in the paths, and a more conservative MA setup should be chosen.

4.13.5.5 MA Hold Time

The MA hold time defines the number of clocks after RAS or CAS have been asserted before MA can be changed. This value is determined in a manner similar to MA setup time. DRAM requirements for 60 ns and 70 ns DRAMs range from 10 ns to 15 ns.

4.13.6 DRAM PERFORMANCE

Table 21 summarizes DRAM performance for various programming options for both 60 ns and 70 ns DRAMs. Other cycle constraints that are met by design include DRAM access from RAS falling and DRAM access from row address, and many others. All accesses shown below assume no wait-states required for other Host Bus devices (L2, etc.). If, as discussed in the previous section, buffers must be turned around and contention with other host devices avoided, the minimum lead off for read page hits will be lengthened by one cycle.

Table 21. DRAM Performance

NOTES

 $I =$ Interleaved

 $NI = Non-Interleaved$

4.14 Power Management

The 82420EX PCIset has extensive power management capability permitting a system to operate in a low power state without being powered down. In a typical desktop personal computer there are two states-Power On and Power Off. Leaving a system powered on when not in use wastes power. The 82420EX PCIset provides a Fast On/Off feature that creates a third state called Fast Off (Figure 15). When in the Fast Off state, the system consumes less power than the Power On state.

The 82420EX PCIset's power management architecture is based on three functions-System Management Mode (SMM), Clock Control, and Advanced Power Management (APM). Software (called SMM code) controls the transitions between the Power On state and the Fast Off state. The IB invokes this software by generating an SMI to the CPU (asserting the SMI $#$ signal). A variety of programmable events are provided that can generate an SMI. The SMM code places the system in either the Power On state or the Fast Off state.

A Fast On event is an event that instructs the computer (via an SMI to the CPU) to enter the Power On state in anticipation of system activity by the user. Fast On events are programmable and include moving the mouse, pressing a key on the keyboard, an external hardware event, an incoming call to a system FAX/Modem, a RTC alarm, or the operating system.

Figure 15. Fast On/Off Flow

4.14.1 SMM MODE

SMM mode is invoked by asserting the SMI $#$ signal to the CPU. The PCIset provides a variety of programmable events that can generate an SMI. When the CPU receives an SMI, it enters SMM mode and executes SMM code out of SMRAM. The SMM code places the system in either the Power On state or the Fast Off state. In the Power On state, the computer system operates normally. In this state one of the four programmable events listed below can trigger an SMI.

- 1. A global idle timer called the Fast Off timer expires (an indication that the end user has not used the computer for a long period of time).
- 2. The EXTSMI $#$ pin is asserted.
- 3. A RTC alarm interrupt is detected.
- 4. The operating system issues an APM call.

4.14.2 SMI SOURCES

The SMI $#$ signal can be asserted by hardware events, an external SMI event (EXTSMI#), and software events (via the APMC and APMS Registers). Enable/disable bits (in the SMIEN Register) permit each event to be individually masked from generating an SMI. In addition, the SMI $#$ signal can be globally enabled/disabled in the SMICNTL Register. Status of the individual events causing an SMI is provided in the SMIREQ Register. For detailed information on the SMI control/status registers, refer to Section 3.0, Register Description.

Hardware Interrupt Events

Hardware events are enabled/disabled from generating an SMI in the SMIEN Register. The hardware events consist of $IRQ[12,8#,4,3,1]$ and the Fast Off Timer. When enabled, the occurrence of the corresponding hardware event generates an SMI (asserts the SMI# signal), regardless of the current power state of the system.

Fast Off Timer

The Fast Off Timer is used to indicate (through an SMI) that the system has been idle for a pre-programmed period of time. The timer counts down at a selectable rate from a programmed start value and when the count reaches 00h, an SMI is generated. The timer decrement rate can be set to 1 count every minute, ms, or HCLKIN (via the SMICNTL Register) and is re-loaded each time a System Event occurs.

System events are programmable events that can keep the system in the Power On state when there is system activity. These events are indicated by the assertion of IRQ[15:9,8 #,7:3,1:0], NMI, or SMI signals.

In addition to system events, break events cause the system to transition from a Fast Off state to the Power On state. System events (and break events) are enabled/disabled in the SEE Register. When enabled and the associated hardware event occurs (signal is asserted), the Fast Off Timer is re-loaded with its initial count.

EXTSMI#

The EXTSMI $#$ input pin provides the system designer the capability to invoke SMM with external hardware. For example, the $EXTSMI#$ input could be connect to a ''green button'' permitting the user to enter the Fast Off state by depressing a button. The $EXTSMI#$ generation of an SMI is enabled/disabled in the SMIEN Register.

Software Events

Software events (accessing the APMx Registers) indicate that the OS is passing power management information to the SMI handler. There are two Advanced Power Management (APM) registersAPM Control (APMC) and APM Status (APMS) Registers. These registers permit software to generate an SMI; by writing to the APMC Register. For example, the APMC can be used to pass an APM command between APM OS and BIOS and the APMS Register could be used to pass data between the OS and the SMI handler. For detailed descriptions of these registers See Section 3.0, Register Description. Note that the two APM Registers are located in normal I/O space. The remaining power management registers are located in PCI configuration space.

4.14.3 SMI (SMI#) AND INTERRUPT (INTR) ORDERING

To maintain the SMI $# /$ INTR order, an interrupt blocking mechanism has been incorporated into the IB. The blocking mechanism blocks interrupt requests that can generate an SMI $#$ from being processed by the interrupt controller until the SMI $#$ has been serviced by the SMM code. This blocking mechanism is selective and only affects the $IRQ[12,8#,4,3,1]$ signals that are enabled to generate an SMI $#$ (via the SMIEN Register). In addition, the blocking mechanism is only invoked if the SMI $#$ signal is unmasked (via the SMICNTL Register). Note that PIRQ[1,0]s routed to one of the dual-purpose interrupt request lines are also affected by the blocking mechanism. Thus, the following criteria applies to the blocking mechanism:

Intal

- 1. The assertion of $IRQ[12,8#,4,3,1]$ are blocked if the interrupt request line is programmed for SMI (i.e., the interrupt request line is enabled for SMI via the SMIEN Register and the SMI $#$ signal is not masked via the CSMIGATE bit in the SMICNTL Register).
- 2. A blocked IRQ request is unblocked and processed by the interrupt controller when software masks the SMI $#$ signal by setting the CSMI-GATE bit to 0 in the SMICNTL Register.
- 3. IRQs that are already asserted when SMI $#$ is unmasked (CSMIGATE set from a 0 to 1) are not blocked and are processed by the interrupt controller.

The following are BIOS and hardware considerations regarding the SMI $#$ /INTR ordering:

- \bullet To process blocked, active IRQs, software (SMM code only) should mask the SMI# signal. If SMI# is masked outside SMM code when an IRQ that can generate an SMI $#$ and the INTR signal is active, the SMI $#$ and INTR order is not guaranteed.
- The SMI software handler should use the SMI-REQ Register status bits and not the interrupt controller IRR to dispatch the routine (vector to the appropriate SMI function). By using the SMI-REQ Register, the SMI handler has the freedom to mask the SMI $#$ signal before or after the execution of the SMI function. Note that the IRR is updated only when the SMI $#$ signal is masked.
- The IB updates new active SMI sources while the system is in SMM, independent of the state of the mask/unmask of the SMI $#$ signal. When the SMI handler completes the execution of a certain SMI function, it should check whether other active SMI sources exist and service these sources before executing the RSM instruction.
- . When the SMIREQ Register indicates that all SMI sources are inactive, the SMI handler should unmask the SMI $#$ signal and execute the RSM instruction. Note that, all active SMI sources (status bits not set to 0 in the SMIREQ Register), will generate a new SMI# to the CPU when SMI# is unmasked.
- The SMI handler should not check for active SMI sources, or execute the new sources, after the SMI# signal is unmasked. Such an SMI source will generate a new active SMI $#$ and the CPU will latch the new SMI $#$ (and recognize it after RSM). Thus, executing the SMI source before RSM will cause a spurious SMI $#$ after the RSM execution.

int

4.14.4 CLOCK CONTROL

The CPU can be put in a low power state by asserting the STPCLK $#$ signal. STPCLK $#$ is an interrupt to the CPU. However, for this type of interrupt, the CPU does not generate an interrupt acknowledge cycle. Once the $STPCLK#$ interrupt is executed, the CPU enters the Stop Grant state. In this state, the CPU's internal clocks are disabled and instruction execution is stopped. The Stop Grant state is exited when the STPCLK $#$ signal is negated.

Software can assert STPCLK $#$, if enabled via the SMICNTL Register, by a read of the APMC Register. Note that $STPCLK#$ can also be periodically asserted by using clock throttling as described below.

The IB automatically negates $STPCLK#$ when a break event occurs (if enabled in the SEE Register) and the CPU stop grant special cycle has been received. Software can negate STPCLK $#$ by disabling STPCLK $#$ in the SMICNTL Register or by a write to the APMC Register.

Clock Throttling (Emulating Clock Division)

Clock throttling permits the IB to periodically place the CPU in a low power state. This emulates clock division. When clock throttling is enabled, the CPU runs at full frequency for a pre-defined time period and then is stopped for a pre-defined time period. The Run/Stop time interval ratio emulates the clock division effect from a power/performance point of view. However, clock throttling is more effective than dividing the CPU frequency. For example, if the CPU is in the Stop Grant state and a system break event occurs, the CPU clock returns to full frequency. In addition, there is no recovery time latency to start the clock.

Two programmable 8-bit clock throttle timer control registers set the STPCLK $#$ high (negate) and low (assert) times-the CTLTMRH and CTLTMRL Registers. The timer is clocked by a 32 μ s internal clock. This allows a programmable timer interval for both the STPCLK $#$ high and low times of 0-8 ms.

4.15 Clocks

The IB contains a clock generation unit that generates the system clocks. The IB generates HCLKOUTx (host clocks), PCICLKx (PCI clocks), SYSCLK (ISA System clock), and CLK2OUT (delayed version of CLK2IN) signals to the system (Figure 16). An external clock driver is not required. Two HCLKOUT signals and two PCICLK signals are provided to drive the loads. One of the HCLKOUT outputs is fed back to the HCLKIN pin to become the IB clock. CLK2OUT is used by the PSC. The IB uses a 2X clock input (CLK2IN) as the source to generate the system clocks. For CPU or PCI initiated cycles to the ISA Bus, SYSCLK is stretched to synchronize the falling edge BALE to the rising edge of the SYSCLK.

Figure 16. System Clock Distribution

ADVANCE INFORMATION

82420EX

There are three clock configurations (strapping options) that set the clock divisors as shown in Table 22. The IB samples the CMDV# and SIDLE# signals on the rising edge of PWROK to determine the clock divisor value. The IB CLK2IN pin is divided by either 1 or 2 to generate HCLKOUT[2,1] and PCICLK[2,1]. One of the HCLKOUT signals is fed back to the HCLKIN input of the IB and divided by either 3, 4, 5, or 6, to generate SYSCLK. Note that the configuration information provided in Table 22 is software accessible in the Host Bus Select Register.

4.15.1 CLOCK LAYOUT/LOADING RECOMMENDATION

A spice analysis was done on the HCLKOUT, PCICLK, and CLK2OUT signals to determine the loading requirements necessary to maintain the clock rising edge skew values shown below. The spice analysis was done at 100 \degree C with a V_{CC} of 4.75V. These are worst case conditions considering the rising clock edge skew is the most critical. The motherboard impedance was varied from 50 Ω to $90₀$

Rising Edge Clock Skew Results/Recommendation

NOTES:

1. The skew values in the above table include an IB intrinsic skew between clock outputs of 0.5 ns.

- 2. To achieve the 0.5 ns clock skew shown for the CPU HCLKOUT to PSC HCLKOUT, it is required that the CPU's HCLKOUT and PSC's HCLKOUT use the same HCLKOUT from the IB.
- 3. The above skews were determined using a CPU load of 5 pF –15 pF. If an Intel486 SX is used, add 0.5 ns to the skew measurements for HCLKOUT to HCLKOUT and CPU HCLKOUT to PSC HCLKOUT. This is necessary because the clock capacitive loading for the Intel486 SX varies from 5 pF –20 pF.
- 4. Assuming that the series resistors are equal and loads are equal, the skew will vary 0.2 ns for every 1" difference in trace length seen between the clocks. Assuming that the series resistors are equal and the trace lengths are equal, the skew will vary 0.2 ns for every 5 pF difference in loading seen between the clocks. The skew is measured at the receiver.
- 5. All clock skew measurements were made from the 1.5V to 1.5V level on the rising edge of the clocks, with the exception of the PCICLK and HCLK inputs to the PSC. The skew between the HCLK input to the PSC and the PCICLK input to the PSC is measured from 1.5V on the rising edge of PCICLKIN to 2.5V on the rising edge of HCLKIN, as measured at the PSC. This skew must not exceed 0.5 ns.

Table 22. Clock Configurations

RECOMMENDED OPTIONS

In the following recommended option the series resisters shown in each option are required to improve the relative skew between clocks, and to limit the amount of ringing and undershoot seen on the lines. The undershoot was limited to approximately 0.5V to 0.8V, worst case voltage and temperature.

All the traces are labeled with a possible trace length \pm 0.3 $^{\prime\prime}$ and a relative comparison of lengths using "A" \pm 0.3" as shown in Figure 17 where "A"

equals a route length of about 7.8" (chosen by the PCB layout engineer). "A" should be kept between 5" and 10".

5.0 DESIGN CONSIDERATIONS

Design considerations are chip set related issues which affect all 82420EX PCIset designs. See your Intel representative and the 82420EX PCIset Value Flexible Motherboard Design Guide (297460) for the latest version of the design considerations.

Figure 17. CLK2OUT OPTION

The following option includes two HCLKOUT loads $+$ the IB.

Figure 18. HCLKOUT OPTION

82420EX

Figure 19. PCICLK OPTION

6.0 ELECTRICAL CHARACTERISTICS

This section provides the 82420EX PCIset maximum ratings, DC characteristics and AC characteristics including timing diagrams.

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*WARNING: Stressing the device beyond the ''Absolute Maximum Ratings'' may cause permanent damage. These are stress ratings only. Operation beyond the ''Operating Conditions'' is not recommended and extended exposure beyond the ''Operating Conditions'' may affect device reliability.

6.1 Maximum Ratings

6.2 PSC and IB DC Characteristics

DC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85°C)

DC Characteristics ($V_{DD} = 5V \pm 5\%$, $T_{CAGE} = 0$ to 85°C) (Continued)

NOTES:

- 1. V_{OL1,} V_{OH1} = SD[15:0], SA[19:0], LA[23:17], SBHE#, MEMR#, MEMW#, AEN, SPKR, BALE, SYSCLK, IOR#, IOW#,
SMEMR#, SMEMW#, RSTDRV, REFRESH#, IOCHRDY, MEMCS16#, TC, DACK#
- 2. V_{OL2,} V_{OH2}=XBUSTR#, XBUSOE#, IGNNE#, RTCCS#, KBCCS#, BIOSCS#, RTCALE, INTR, NMI, CMDV#,
SIDLE#, LREQ#, SMI#, STPCLK#

3. V_{OL3,} V_{OH3} = A[17:2], HCLKOUT1, HCLKOUT2, PCICLK1, PCICLK2, CPURST, PCIRST#
4. V_{OL4}, V_{OH4} = A[31,26:2], HD[31:0], HDP[3:0], BE[3:0]#, W/R#, RDY#, BRDY#, CI3E, CI3O2, CWE[1:0]#,
COE[1:0]#, MA[10:0], RAS[4:0]#, CA

6. V_{OL6}, V_{OH6} = SRESET/INIT
7. V_{OL7}, V_{OH7} = FRAME#, IRDY#, TRDY#, STOP#, SERR#, DEVSEL#
8. V_{OL8}, V_{OH8} = CMDV#, SIDLE#, LREQ#, LGNT#
9. V_{OL9}, V_{OH9} = CLK2OUT, PCICLK1, PCICLK2, HCLKOUT1, HCLKOUT2

10. V_{IL2}, V_{IH2}=HCLKIN (IB), CMDV#, SIDLE#, LGNT#
11. This applies to PWROK, EXTSMI#, FERR#, IRQ[1,3-7,9-11,14,15],IRQ12M, PIRQ[1:0].
12. This applies to pins that include a weak internal pull-up (IRQ8#[IB], FERR#[IB],

6.3 IB AC Characteristics

This section provides the AC parameters and timing diagrams.

6.3.1 CLOCK/RESET TIMINGS

 AC Characteristics (V_{DD} = 5V $+$ 5%, T_{OASE} = 0 to 85°C)

NOTES:

1. Except when STPCLK # is active.

82420EX

6.3.2 PSC/IB LINK INTERFACE TIMINGS

AC Characteristics ($V_{DD} = 5V \pm 5\%$, T_{CASE} = 0 to 85°C)

. – , илос									
Symbol	Parameter	Min	Max	Units	Notes	Fig			
t _{2a}	CMDV $#$, SIDLE $#$ Setup to HCLKIN Rising	11		ns		24			
t ₂ b	A[17:2] Setup to HCLKIN Rising	6		ns		24			
t2c	SIDLE $#$, A[17:2] Hold from HCLKIN Rising	2		ns		24			
t2c1	CMDV # Hold from HCLKIN Rising	2.6		ns		24			
t _{2d}	CMDV #, SIDLE #, A[17:2] Valid Delay from HCLKIN Rising	3	10	ns		25			
t2e	LGNT # Setup to HCLKIN Rising	11		ns		24			
t2f	LGNT# Hold from HCLKIN Rising	2		ns		24			
t _{2g}	LREQ # Valid Delay from HCLKIN Rising	2	9	ns		25			
t2h	SIDLE # Driven Valid After CPURST is Driven High	2		HCLKIN		22			

6.3.3 SYSTEM POWER MANAGEMENT TIMINGS

AC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85°C)

Symbol	Parameter	Min	Max	Units	Notes	Fig
	SMI#					
t3a	Valid Delay from HCLKIN	2	9	ns		25
t3b	Active Pulse Width	3		HCLKIN		23
t3c	Inactive Pulse Width	4		HCLKIN		23
	EXTSMI#					
t3d	Active Pulse Width	\overline{c}		HCLKIN		23
t3e	Inactive Pulse Width	4		HCLKIN		23
t3f	Valid Setup to HCLKIN	6		ns		24
t3q	Valid Hold from HCLKIN	$\overline{2}$		ns		24
STPCLK#						
t3h	Valid Delay from HCLKIN	2	10	ns		25
t3i	STPCLK # Inactive Pulse Width	5		HCLKIN		23

82420EX

6.3.4 ISA BUS AND X-BUS TIMINGS

ISA Bus and X-Bus AC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85°C)

Symbol	Parameter	Min	Max	Units	Type	Size	Notes	Fig
IB AS MASTER TIMINGS								
	BALE							
t4a	BALE Pulse Width	52		ns	M ₁ /O	8,16		26,27,28,29
t ₄ b	BALE Driven Active from MEMx #, IOx# Inactive			ns	M ₁ /O	8,16		26,27,28,29
	LA[23:17]							
t _{5a}	LA[23:17] Valid Setup to BALE Inactive	150		ns	M	8,16	$\overline{7}$	26,27
t ₅ b	LA[23:17] Valid Hold from BALE Inactive	26		ns	м	8,16		26,27
t5c	LA[23:17] Valid Setup to MEMx $#$ Active	150		ns	M	16		27
t5d	LA[23:17] Valid Setup to MEMx $#$ Active	173		ns	м	8		26
t _{5e}	LA[23:17] Invalid from MEMx $#$ Active	39		ns	М	16		27
t5f	LA[23:17] Invalid from MEMx $#$ Active	39		ns	м	8		26
SA[19:0], SBHE #								
t _{6a}	SA[19:0], SBHE# Valid Setup to MEMx# Active	34		ns	M	16	13	27
t ₆ b	SA[19:0], SBHE# Valid Setup to $IOx \#$ Active	100		ns	1/O	16		29
t _{6c}	$SA[19:0]$, SBHE # Setup to MEMx #, IOx # Active	100		ns	M ₁ /O	8		26,28
t6d	SA[19:0], SBHE # Valid Setup to BALE Inactive	37		ns	M.I/O	8,16	13	26,27,28,29
t _{6e}	SA[19:0], SBHE # Valid Hold from MEMx#, $IOx#$ Inactive	41		ns	M ₁ /O	8,16		26,27,28,29

ISA Bus and Y-Bus AC Characteristics (V_{DD} = $EV + F\%$, T_{axac} = 0 to 85°C) (Continued)

ADVANCE INFORMATION

ISA Bus and X-Bus AC Characteristics ($V_{DD} = 5V \pm 5%$, $T_{CASE} = 0$ to 85°C) (Continued)

and X-Bus AC Characteristics ($V_{\text{max}} = 5V + 5\%$ $T_{\text{max}} = 0$ to 85°C) (Continued)

ISA Bus and X-Bus AC Characteristics (V_{DD} = 5V + 5%, $T_{\text{CAGE}} = 0$ to 85°C) (Continued)

ISA Bus and X-Bus AC Characteristics ($V_{DD} = 5V \pm 5$ %, T_{CASE} = 0 to 85°C) (Continued)

ISA Bus and X-Bus AC Characteristics ($V_{DD} = 5V \pm 5\%$, $T_{CASE} = 0$ to 85°C) (Continued)

int_{el}

NOTES:

1. No-wait-state (ZEROWS#) asserted.
2. This applies to the byte lane that the data has been swapped to.

3. Data is tri-stated from the standard memory commands (SMEMR# or SMEMW#), when they are generated.
4. This specification includes both the time the IB drives IOCHRDY active and the time it takes the IB to float IOCHRDY.

6. Output from IB.

7. 36 ns has been added to the ISA spec to meet ZEROWS# setup requirements.
8. This applies to ISA Master initiated refresh only.

9. IB as a master cycles only.

10. ISA master cycles only.

11. This applies to the IB cycles that IOCHRDY is not driven low.

12. This applies to all DACK# signals.
13. 56 ns has been added to the ISA spec to meet MEMCS16# setup requirements. ISA devices are not suppose to use the SA address as part of their MEMCS16# decode. However, some devices do use SA as part of MEMCS16# decode. 14. X-Bus read

15. For back-to-back ''sub cycles'' generated as a result of byte assembly or disassembly, this spec is 34 ns.

6.3.5 AC TEST LOADS

Figure 20. Test Load

6.3.6 AC TIMING WAVEFORMS

Figure 21. Clock Timing

Figure 22. PCICLK-to-HCLKOUT Skew Timing

Figure 23. Reset Inactive after PWROK

Figure 24. Reset Active Pulse Width

Figure 25. SIDLE # Active after CPURST

intel

Figure 26. SMI#, EXTSMI#, and STPCLK# Timing

Figure 27. Input to HCLKIN Setup/Hold Times

Figure 28. HCLKIN to Output Valid Delay

Figure 29. 8-Bit ISA Memory Slave Timing (IB as Master)

Figure 30. 16-Bit ISA Memory Slave Timing (IB as Master)

Figure 31. 8-Bit ISA I/O Slave Timing (IB as Master)

Figure 33. ISA Master Accessing PCI Memory Timing

Figure 37. ISA Master Miscellaneous Timing

Figure 38. ISA Master Data Swap Timing

intd.

Figure 39. DMA Compatible Timing (Memory Read)

Figure 40. DMA Compatible Timing (Memory Write)

Figure 42. IB-Initiated Refresh Timing

intel

Figure 45. DMA Access to X-Bus Timing

Figure 46. Coprocessor Error and Mouse Support Timing

Figure 47. Real Time Clock Timing (RTCALE Generation)

Figure 48. Speaker Timing

6.4 PSC AC Characteristics

This section provides the AC parameters and timing diagrams for the 82425EX PSC.

6.4.1 HOST CLOCK TIMING

AC Characteristics (V_{DD} = $5V + 5%$, T_{CASE} = 0 to 85°C)

6.4.2 CPU INTERFACE TIMINGS

AC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85 °C)

Symbol	Parameter	Min	Max	Units	Notes	Fig
t10a	HITM #, PCD, HLDA, BE[3:0], SMIACT #, SMI # Setup Time to HCLKIN Rising	10.0		ns		51
t10a1	ADS #, BLAST # Setup Time to HCLKIN Rising	12.0		ns		51
t10 _b	W/R #, M/IO #, D/C # Setup Time to HCLKIN Rising	14.0		ns		51
t10c	ADS $\#$, HITM $\#$, W/R $\#$, M/IO $\#$, D/C $\#$, PCD, HLDA, BLAST #, BE[3:0] #, SMIACT #, SMI #, HLDA Hold Time from HCLKIN Rising	2.0		ns		51
t11a	HD[31:0], HDP[3:0] Setup Time to HCLKIN Rising	10.0		ns		51
t11b	HD[31:0], HDP[3:0] Hold Time from HCLKIN Rising	2.0		ns		51
t11c	HD[31:0], HDP[3:0] Output Enable from HCLKIN Rising	0.0	12.0	ns		54

AC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85 °C) (Continued)

NOTES:

1. Synchronous Reset 2. Asynchronous Reset

int_{el}

82420EX

6.4.3 SECOND LEVEL CACHE TIMING

AC Characteristics (V_{DD} = $5V \pm 5$ %, T_{CASE} = 0 to 85 °C)

6.4.4 DRAM INTERFACE TIMING

t33c | MA[10:0] Valid Delay from HCLKIN Rising | 3.0 | 15.0 | ns | | | 51

82420EX

6.4.5 PCI TIMING

AC Characteristics (V_{DD} = $5V + 5\%$, T_{CASE} = 0 to 85 °C)

int_{el}

82420EX

6.4.6 PSC/IB LINK INTERFACE TIMING

AC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85 °C)

Symbol	Parameter	Min	Max	Units	Notes	Fig
t60a	CMDV $#$, SIDLE $#$ Valid Delay from HCLKIN Rising	3.0	13.0	ns		51
t ₆₀ b	CMDV #, SIDLE # Setup Time to HCLKIN Rising	11.0		ns		52
t60c	CMDV $#$, SIDLE $#$ Hold Time to HCLKIN Rising	1.0		ns		52
t61a	LREQ Setup Time to HCLKIN Rising	10.0		ns		52
t61b	LREQ Hold Time to HCLKIN Rising	1.0		ns		52
t62	LGNT Valid Delay from HCLKIN Rising	3.0	13.0	ns		51

6.4.7 PCI BUS IDE TIMING

AC Characteristics (V_{DD} = 5V \pm 5%, T_{CASE} = 0 to 85 °C)

6.4.8 AC TEST LOADS

Table 24. AC Test Loads

6.4.9 MISCELLANEOUS CLOCK TIMINGS

Figure 52. Setup and Hold Times

Figure 53. Float Delay

Figure 54. Output Enable Delay

Figure 55. PCICLKIN to HCLKIN Skew

Figure 57. Output-to-Output Delay

7.0 IB AND PSC PACKAGE INFORMATION

Figure 58 shows the package information for the 82426EX IB and Figure 59 shows the package information for the 82425EX PSC.

Figure 58. IB Package Dimensions

Figure 59. PSC Package Dimensions

7.1 Thermal Characteristics

The 82420EX PCIset is designed for operation at case temperatures between 0°C and 85°C. The thermal
resistances of the packages are given in Table 25 and Table 26.

Table 26. IB Package Thermal Resistance

8.0 TESTABILITY

8.1 PSC Testability

8.1.1 PSC TRI-STATE CONTROL

The PSC can be forced to tri-state all of its output drivers. The LOCK $#$ must be connected to Vcc through a pull-up resistor for normal operation. The PSC will latch the values of LOCK $#$ on the falling edge of CPURST. If these signals have been driven to a logic ''0'', the PSC will tri-state all of its drivers on the next rising edge of HCLKIN. The PSC will continue to tri-state all drivers until the rising edge of HCKLIN after LOCK $#$ is forced to a logic "1".

8.1.2 PSC NAND TREE

A NAND Tree is provided in the PSC for Automated Test Equipment (ATE) board level testing. The NAND tree allows the tester to set the connectivity of each of the PSC signal pins. While in NAND tree mode, all PSC drivers except A30 are tri-stated. The NAND tree output is driven on pin A30.

NAND tree mode is entered similar to tri-state mode. During CPURST, PREQ0#, like LOCK#, is driven low. NAND tree mode is entered on the rising edge of HCLKIN after CPURST goes inactive.

Table 27 shows the sequence of the NAND tree in the PSC. Non-inverting inputs are driven directly into the input of a NAND gate in the NAND tree.

82420EX

Table 27. PSC NAND Tree Structure

52 | 146 | CAS2# | NI 53 | 145 | CAS5# | NI 54 | 144 | CAS1 # | NI 55 | 143 | CAS4# | NI 56 | 141 | CAS0# | NI

Tree Output#	Pin $#$	Pin Name	Type	Comments
57	140	RAS4#	N _l	
58	139	RAS3#	N _l	
59	138	RAS2#	N ₁	
60	137	RAS1#	N ₁	
61	136	RAS0#	N ₁	
62	135	COE0#	N ₁	
63	134	COE1#	N ₁	
64	133	CI3O2	N _l	
65	132	CI3E	NI	
66	131	SMIACT#	INV	
67	130 LBIDE#		N _l	
68	129	MA10	N _l	
69	127	MA9	N _l	
70	126	MA8	N _l	
71	125	MA7	N _l	
72	124	MA6	N _l	
73	123	MA ₅	N _l	
74	122 MA4		N _l	
75	121 MA3		N _l	
76	120	MA ₂	N _l	
77	118	MA ₁	N _l	
78	117	MA0	N _l	
79	116	CLK2IN	NI	
80	115	CWE1 $#$	N _l	
81	113	CWEO#	NI	
82	112	AHOLD	N _l	
83	110	HDP3	NI	
84	109	HD23	N _l	

Table 27. PSC NAND Tree Structure (Continued)

Table 27. PSC NAND Tree Structure (Continued)

Tree Output#	Pin $#$	Pin Name	Type	Comments
113	77	HD4	NI	
114	76	HD30	INV	
115	75	HD ₂	N _l	
116	74	HD1	N _l	
117	73	HDP0	$\mathsf{N}\mathsf{I}$	
118	72	HD ₀	N _l	
119	71	EADS#	NI	
120	70	HOLD	N _l	
121	69	RDY#	N _l	
122	68	KEN#	N _l	
123	67	BRDY#	NI	
124	66	PCD/CACHE#	N _l	
125	65	D/C#	N _l	
126	64	W/R#	N _l	
127	63	MI/O#	N ₁	
128	62	HLDA	N ₁	
129	59	BLAST#	INV	
130	58	ADS#	INV	
131	57	HITM#	N ₁	
132	56	BE3#	$\mathsf{N}\mathsf{I}$	
133	55	BE2#	$\mathsf{N}\mathsf{I}$	
134	54	BE1#	NI	
135	53	BE0#	NI	
136	52	TWE#	N _l	
137	51	TAG7	N _l	
138	50	TAG6	N _l	
139	49	TAG5	NI	
140	48	TAG4	$\mathsf{N}\mathsf{I}$	

Table 27. PSC NAND Tree Structure (Continued)

Tree Output#	Pin $#$	Pin Name	Type	Comments
141	47	TAG3	$\mathsf{N}\mathsf{I}$	
142	46	TAG ₂	N _l	
143	45	TAG1	N _l	
144	44	TAG0	N _l	
145	42	TAG8	$\mathsf{N}\mathsf{I}$	
146	41	SRESET/INIT	N _l	
147	37	SMI#	INV	
148	36	A4	NI	
149	35	A ₆	N _l	
150	34	A ₃	NI	
151	33	A ₂	N _l	
152	32	A10	N _l	
153	31	A ₈	N _l	
154	30	A7	N _l	
155	29	A11	NI	
156	28	A ₅	N _l	
157	26	A ₉	INV	
158	25 A13		N _l	
159	24	A16	NI	
160	23	A20	N _l	
161	22	A12	N _l	
162	21	A15	N _l	
163	20	A22	NI	
164	19	A24	N _l	
165	18	A14	NI	
166	17	A18	N _l	
167	16	A21	N _l	
168	A19 14		NI	

Table 27. PSC NAND Tree Structure (Continued)

ADVANCE INFORMATION

Table 27. PSC NAND Tree Structure (Continued)

NOTES:

NI = Non-Inverting
INV = Inverting

8.1.3 PSC NAND TREE DIAGRAM

Figure 60. PSC NAND Tree Diagram

8.2 IB Testability

The TESTIN $#$ pin is used to test the IB. During normal operations, the TESTIN $#$ pin must be pulled high through an external pull-up.

8.2.1 IB TRI-STATE

The TESTIN $#$ pin and IRQ3 are used to provide a high impedence tri-state test mode. When the following input combination occurs, all outputs and bidirectional pins are tri-stated, including SPKR:

TESTIN $#$ =0 $IRQ3 = 1$ $IRQ5=0$ $IRQ6=1$

The IB must be reset after the bidirectional and output pins have been tri-stated in this manner.

8.2.2 IB NAND TREE

A NAND Tree is provided primarily for VIL/VIH testing. The NAND Tree is also useful for ATE at board level testing. The NAND Tree allows for the tester to test the solder connections for each individual signal pin.

The TESTIN $#$ pin along with IRQ5 and IRQ6 activate the NAND Tree. All outputs and bidirectional pins, except SPKR, are tri-stated when the following input combinations occur:

TESTIN $# = 0$ and IRQ5 = 1 or TESTIN $# = 0$ and IRQ6 = 0

The output pulse train is observed at the SPKR test output, which is not tri-stated while in NAND Tree mode.

The sequence of the ATE test is as follows:

- 1. Drive TESTIN $#$ low.
- 2. Drive each input and bidirectional pin noted in Section 8.2.3 high, except for SPKR.
- 3. Starting with pin 1, SYSCLK, individually drive each pin low. Expect SPKR to toggle with each pin.
- 4. Turn off tester drivers before driving TESTIN $#$ high.
- 5. Reset the IB prior to proceeding with further testing.

8.2.3 IB NAND TREE CELL ORDER

NAND Tree cell order is dependent on pin placement. The IB NAND Tree follows pin order around the part from pin 1 to pin 158.

Table 28. IB NAND Tree Structure

Table 28. IB NAND Tree Structure (Continued)

Tree Output#	Pin $#$	Pin Name	Type	Comments
57	93	A11	N _l	
58	92	A7	N _l	
59	91	A ₈	N _l	
60	89	A10	N _l	
61	88	A ₆	N _l	
62	87	A4	NI	
63	86	A ₂	N _l	
64	85	A ₃	NI	
65	84	SMI#	N _l	
66	83	HCLKIN	NI	
67	82	HCLKOUT1	NI	
68	81	HCLKOUT2	NI	
69	79	CPURST	N _l	
70	78	SRESET	N ₁	
71	$77\,$	NMI	N ₁	
72	76	IGNNE#	NI	
73	75	FERR#	N _l	
74	73	INTR	N _l	
75	72	STPCLK#	N _l	
76	71	EXTSMI#	NI	
77	68	RTCALE	N _l	
78	67	RTCCS#	N _l	
79	66	BIOSCS#	N _l	
80	65	XBUSOE#	NI	
81	64	XBUSTR#	NI	
82	63	IRQ8 $#$	N _l	
83	62	SD15	NI	
84	61	SD14	NI	

Table 28. IB NAND Tree Structure (Continued)

Table 28. IB NAND Tree Structure (Continued)

Table 28. IB NAND Tree Structure (Continued)

8.2.4 IB NAND TREE DIAGRAM

Figure 61 shows the NAND Tree diagram. The only function pin not included in the pin order is SPKR, which is used as the Test Output at the end of the tree.

Figure 61. IB NAND Tree Diagram

9.0 REVISION HISTORY

Revision -003 of the 82420EX PCIset data sheet contains updates and improvements to the original version. A revision summary of changes is listed below.

The sections significantly revised since revision -001 are:

82420EX

intal

Section 3.3.22 The description of bit 1 in the SMI Control Register has changed. Software can only set bit 1 to a 0 by writing a 0 to it.

Section 5.0 Section 5.0 has been added. This is a new section titled Design Considerations.

Section 6.0 Section 6.0 has been added. This section includes the AC, DC and mechanical specifications and timings. The following IB specifications have changed since the electrical characteristics were last published in revision -001: t1c (min), t1f (min). The following PSC specifications have changed since the electrical characteristics were last published in revision -001: t1c (min), t1d (min), t41b (min), t41c (min).

The sections significantly revised since revision -003 are:

1. References to programmable access timings to support 50 MHz operation of the PSC are removed.

2. Section 4.15.1, Clock, Layout/Loading Recommendation, is added.

3. Section 6.3.4, ISA Bus and X-Bus Timings: t6a, t6d, t6e, t16a, t27a, are changed.

4. Section 6.4.9, Miscellaneous Clock Timings, is added.

ADVANCE INFORMATION