

Copyright Notice

Copyright © 1990, Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the express written permission of Chips and Technologies, Inc.

Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

Trademark Acknowledgement

CHIPS and NEAT are registered trademarks of Chips and Technologies, Inc.

CHIPS, CHIPSet, MICROCHIPS, SCAT, NEATsx, LeAPSet, LeAPSetsx, PEAK, CHIPS/230, CHIPS/250, CHIPS/280, CHIPS/450, CHIPSPak, CHIPSPort, CHIPSlink, and SMARTMAP are trademarks of Chips and Technologies, Incorporated.

IBM AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, Video Graphics Adapter, IBM Color Display, and IBM Monochrome Display are trademarks of International Business Machines.

Hercules is a trademark of Hercules Computer Technology.

MS-DOS is a trademark of Microsoft, Incorporated.

MultiSync is a trademark of Nippon Electric Company (NEC).

Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Inmos is a trademark of Inmos Corporation.

Disclaimer

This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the data sheet. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.





Chips and Technologies, Inc. 3050 Zanker Road San Jose, California 95134 Phone: 408-434-0600 Telex: 272929 CHIPS UR FAX: 408-434-6452

Publication No.: DS85 Stock No.: 010460-001 Revision No.: 0.07

82C460 Flat Panel Color Palette

- Flat Panel Digital Palette
- Provides full VGA compatibility on flat panels
- Direct connection to Chips & Technologies 82C456 Enhanced Flat Panel/CRT VGA controller
- Three RGB to Grayscale reduction techniques

- 64 Gray levels for monochrome panels
- 64 Colors for color panels
- All Flat Panel palette functions integrated in a single package
- Supports LCD, Plasma, and Electro Luminescent flat panels



82C460 BLOCK DIAGRAM

Revision History

Revision	Date	By	Comment
$0.04 \\ 0.05 \\ 0.06 \\ 0.07$	7/6/90 7/6/90 7/17/90 7/24/90	ST SV MR ST	Extracted 82C460 Data Sheet from 82C456/460 Data Sheet Rev. 0.03. Revised Block Diagram. Grammatical and Formatting Changes. Initial Release.

Table of Contents

Section	Page
Introduction	5
Reduction Techniques	5
Pinouts	6
Pin Diagram Pin Descriptions	6 7
Application Schematic Example	10

Section	Page
Electrical Specifications	11
Absolute Maximum Conditions	11
Operating Conditions	11
DC Electrical Specifications	11
AC Electrical Specs - CPU Timing	12
AC Electrical Specs - OutputTiming	13
Mechanical Specifications	15
Plastic 64-PFP Package Dimensions	15

List of Figures and Tables

Figure	Page
System Diagram	1
82C460 Pinouts	6
82C456 Video Circuit Example	10
CPU Timing Output Timing	12 13
64-PFP Package Mechanical Dimensions	15

Table	Page
Absolute Maximum Conditions	11
Normal Operating Conditions	11
DC Characteristics	11
AC Characteristics - CPU Timing	12
AC Characteristics - Output Timing	13

The 82C460 Flat Panel Palette is designed to provide the external color palette data to the 82C456 for processing and display on the flat panel. The CPU interface is identical to that of an Inmos IMSG176 style RAMDAC. The 82C460 is used in parallel with the standard RAMDAC. All CPU address and data information is monitored by the 82C460.

.....®

The palette read and write signals pass through the 82C460 allowing selective reading and writing of the two palettes. Separate write enables are provided for each palette. A single read select is provided to determine which palette is read by the CPU.

During CPU writes to the external color palette, the 82C460 latches the color data as it is written to the color palette. After the blue data is written to the storage latch, the 82C460 reduces the data to 6 bits (64 color or gray levels) and then writes it to the palette RAM.

During display, the pixel input data is used as an address to the palette RAM. The RAM data is then output for processing by the 82C456.

Reduction Techniques

Four reduction algorithms are provided to reduce the 18 bit RGB data to 6 bits. The reduction algorithms are as follows:

NTSC: This is the industry standard technique for reducing RGB color information to gray levels. The weighting is 5/16R + 9/16G + 1/8B. The data is reduced in a two stage adder and the 6 most significant bits are stored. This technique is selected when the select bits are both 0 (SEL1:0=00).

EQUAL: In this technique the RGB values are equally weighted. The reduction is 5/16R + 3/8G + 5/16B. This technique is used when SEL1:0 = 01

GREEN only: This reduction type stores only the green (G) value. This produces the same display as an IBM monochrome CRT. This is used when SEL1:0 = 10.

COLOR: When SEL1:0 = 11, the two most significant bits of each color are stored without modification. This is used for displaying 64 colors on RGB color panels.



82C460 Pinouts



82C460 PIN DESCRIPTIONS

Pin #	Pin Name	Туре	Active	Description			
50	PCLK	In	Both	PIXEL CLOCK. The rising edge samples and latched the Pixel Address inputs. It controls progress of the dathrough the four stage pipeline to the Flat Panel Palet to the outputs.			
47 46 45 44 43 42 39 38	P7 P6 P5 P4 P3 P2 P1 P0	In In In In In In In	Both Both Both Both Both Both Both	PIXEL DATA. The input address to the Flat F Palette RAM.			
31 30 29 28 27 26	FPV5 FPV4 FPV3 FPV2 FPV1 FPV0	Out Out Out Out Out	Both Both Both Both Both Both	FLAT PANEL VIDEO. The outputs of the Flat Pa Palette RAM as addressed by the Pixel Address.			
13	PALWR/	In	Low	PALETTE WRITE ENABLE. This signal is used for CPU writes to the external color palette. RS 1:0 are latched on the falling edge and D7:0 on the rising edge during an CPU write operation.			
63	PALRD/	In	Low	PALETTE READ ENABLE. This signal is used for CPU reads from the external color palette. RS 1:0 are latched on the falling edge. The data is presented when this signal is low.			
15 14	RS1 RS0	In In	Both Both	REGISTER SELECT 1 & 0. These two lines are sampled during the falling edges of the enable signals (PALWR/ or PALRD/) and select one of the three internal registers. RS1 RS0 REGISTER 0 0 Address Register (RAM Write Mode) 1 1 Address Register (RAM Read Mode) 0 1 Palette RAM 1 0 Pixel Mask Register			

82C460 PIN DESCRIPTIONS

Pin #	Pin Name	Туре	Active	Description		
12 11 10 7 6 5 4 3	D7 D6 D5 D4 D3 D2 D1 D0	I/O I/O I/O I/O I/O I/O I/O	Both Both Both Both Both Both Both	PALETTE DATA. Read/write data to the interr registers. During the write cycle, the rising edge PALWR/ latches the data into the selected regist When PALRD/ is inactive (high) the data I/O lines w be 3-stated.		
51 52	SEL1 SEL0	In In	Both Both	SELECT 1 & 0. These signals select the algorithm used to reduce the RGB data before it is stored in the Flat Panel Palette RAM. The four algorithms are:		
				SEL1 SEL0 RAM Data Mode		
				00NTSC Weighting01Equivalent10GREEN only11Color		
53	FPWE/	In	Low	FLAT PANEL PALETTE WRITE ENABLE. Th signal, when low, allows writes to occur to the Fl Panel Palette RAM.		
54	CPWE/	In	Low	COLOR PALETTE WRITE ENABLE. This signa when low, allows the CPWR/ output to go active (low during palette write cycles (PALWR/ low)		
55	FPRE/	In	Low	FLAT PANEL PALETTE READ ENABLE. Th signal, when low, selects reads to occur from the Fl Panel Palette. If the signal is low, the CPRD/ is m active and read cycles are handled by the 82C46 When high, the 82C460 does not arrive data on the da outputs and the CPRD/ signal will be active for palet read cycles.		
61	CPRD/	Out	Low	COLOR PALETTE READ. This signal is active during palette read cycles if the FPRE/ pin is high.		
60	CPWR/	Out	Low	COLOR PALETTE WRITE. This signal is active during palette write cycles if the CPWE/ pin is low.		

82C460 PIN DESCRIPTIONS

Pin #	Pin Name	Туре	Active	Description
18	RESET	In	High	RESET. The RESET signal should be brought high after power is applied.
8 16 25 37 41 48 56 64	VCC	In	-	POWER
1 9 17 24 33 40 49 57	GND	In	-	GROUND
2 19 20 21 22 23 34 35 36 37 58 59 62	NC	-	-	NO CONNECTION. These pins are reserved for future expansion. They should be left floating.



82C460 Electrical Specifications

82C460 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
Power Dissipation	Pd		500	mW
Supply Voltage	Vcc	-0.5	7.0	V
Input Voltage	VI	-0.5	Vcc+0.5	V
Output Voltage	Vo	-0.5	Vcc+0.5	V
Operating Temperature (Ambient)	Тор	-25	85	°C
Storage Temperature	TSTG	-55	150	°C
Output Current	Io	-20	20	mA

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Normal Operating Conditions.

82C460 Normal Operating Conditions

Parameter	Symbol	Min	Max	Units
Supply Voltage	Vcc	4.75	5.25	V
Ambient Temperature	ТА	0	70	°C
Case Temperature	TC	0	85	°C

82C460 DC Characteristics

(Under Normal Operating Conditions Unless Noted Otherwise)

Parameter	Notes	Symbol	Min	Тур	Max	Units
Power Supply Current		Icc		20		mA
Input Leakage Current		IIL	-10		+10	uA
Output Leakage Current	(High Impedance)	Ioz	-10		+10	uA
Input Low Voltage		VIL			Vcc * 0.3	V
Input High Voltage		VIH	Vcc * 0.7			V
Output Low Voltage	IOL = -4mA	Vol			0.4	V
Output High Voltage	Iон = 4mA	Voh	Vcc-0.6			V
Capacitance, Input or Outp	put	С		10	20	pF

Note: Electrical specifications contained herein are preliminary and subject to change without notice.

82C460 AC Timing Characteristics - CPU Interface

Parameter	Symbol	Min(ns)	Max(ns)
RS0, RSI Setup Time	1	10	
RS0, RSI, Hold Time	2	10	
PALRD/ to Data Valid	3		45
PALRD/ Negated to Data Bus 3-Stated	4	5	
Write Data Setup Time	5	10	
Write Data Hold Time	6	10	
PALRD/, PALWR/ Pulse Width Low	7	50	
PALRD/ Pulse Width High	8	4 * PCLK	
PALWR/ Pulse Width High	14	5 * PCLK	



82C460 CPU Timing

82C460 AC Timing Characteristics - Output Timing

Parameter	Symbol	Min(ns)	Max(ns)
Pixel Setup Time	9	4	
Pixel Hold Time	10	4	
Clock Pulse Width Low Time	11	16	
Clock Pulse Width High Time	12	16	
PCLK to Valid FPV-out	13	5	21
P-in to FPV-out delay	15	4*PCLK	4*PCLK





This page was intentionally left blank



•

This page was intentionally left blank



82C460 Mechanical Specifications

