

M1523B: PCI-to-ISA Bus Bridge

The shaded areas in this document highlight the differences between the M1523 and the M5123B.

Section 1: Introduction

1.1 Features

- Provides a bridge between the PCI bus and ISA bus
- PCI interface
 - Supports PCI Master and Slave Interface
 - Supports PCI Master and Slave initiated termination
 - PCI specification 2.1 Compliant (Delay transaction support)
- Buffers
 - 8-byte bidirectional Line Buffers are provided for DMA/ISA Memory Read/Write cycles to PCI Bus.
 - 32-bit Posted Write Buffer is provided for PCI Memory Write and I/O data write (for sound card) to ISA bus.
- Provides steerable PCI interrupts for PCI device plug-and-play
 - Up to 8 PCI interrupts routing
 - Level to edge trigger transfer
- Enhanced DMA Controller
 - Provides 7 programmable channels, 4 for 8-bit data size, 3 for 16-bit data size
 - 32-bit addressability
 - Provides Compatible DMA transfers
 - Provides Type F transfers
- Interrupt Controller
 - Provides 14 interrupt channels
 - Independently programmable Level/Edge triggered channels
- Counter/Timers
 - Provides 8254 compatible timers for System timer, Refresh Request, Speaker Output use
- Keyboard controller
 - Built-in PS2/AT Keyboard controller
 - The specific I/O is used to save the external TTL buffer
- Distributed DMA support
 - 7 DMA channels can be arbitrarily programmed as distributed channel
- Serialized IRQ support
 - Quiet /Continuous mode
 - 17 IRQ/Data frames
 - Programmable START frame pulse width
- Plug-and-Play Port supports
 - 1 programmable chip select
 - 2 Steerable Interrupt Request lines
- PMU interface
 - Supports CPU SMM mode, SMI feature
 - Supports programmable stop clock throttle
 - Supports the APM control
 - Provides External Suspend mode Switch/Turbo switch/Ring in switch
 - Provides 4 system states for power saving (On, Doze, Standby, Suspend)
 - Provides 3 timers from 1 second to 300 minutes to individually monitor VGA, MODE, IN status
 - Supports RTC alarm wake up control
- IDE interface
 - Built-in PCI IDE master controller
 - Supports PIO modes up to mode 5 timings, and multiword DMA mode 0, 1, 2
 - 8 x 32-bit pre-read & posted write buffers
 - Dedicated pins for ATA interface
- Supports up to 256 KB ROM size decode
- Supports Universal Serial Bus interface
 - Supports 2 USB ports
 - OpenHCI specification 1.0a compliant
- 208-pin PQFP package



Table of Contents:

Section 1: Introduction	1
1.1 Features of M1523B	1
1.2 Functions	3
Section 2: Pin Description	4
2.1 Pin Diagram	4
2.2 Pin Description Table	5
2.3 Numerical Pin List	9
2.4 Alphabetical Pin List	11
2.5 Hardware Setup Control	13
Section 3: Function Description	14
3.1 PCI Command Set	14
3.2 Description of PCI Slave	14
3.3 PCI Master	14
3.4 Parity Support	15
3.5 Address Decoding	15
3.6 IDE Master Controller	15
3.7 Power Management	16
Section 4: Configuration Registers	17
4.1 Register Description	17
4.2 DMA Register Description	57
4.3 Timer Unit Register Description	57
4.4 Interrupt Unit Register Description	58
4.5 NMI Registers	59
4.6 Fast RC/Gate - A20 Registers	60
4.7 ISA Compatible Registers Summary	61
Section 5: Programming Guide	63
5.1 PMU Programming Guide	63
5.2 PCI - Interrupt Mapping Programming Guide	65
Section 6: Electrical Characteristics	66
6.1 DC Specifications	66
6.2 AC Specifications	67
Section 7: Packaging Information	69
Section 8: Differences between M1523A & M1523B	70



1.2 Functions


The M1523B is a bridge between PCI and ISA bus, providing full PCI and ISA compatible functions. The M1523B has Integrated System Peripherals (ISP) on chip and provides advanced features in the DMA controller. The keyboard controller and IDE Master Controller are also included in this chip. Furthermore, this chip supports the Advanced Programmable Interrupt controller (APIC) interface.

One eight byte bi-directional line buffer is provided for ISA/DMA Master memory read/writes. One 32-bit wide posted write buffer is provided for PCI memory write cycles to the ISA bus. Provides a PCI to ISA IRQ routing table, and level to edge trigger transfer.

The chip provides 2 extra IRQ lines and 1 programmable chip select for motherboard Plug-and-Play functions. The interrupt lines can be routed to any of the available ISA interrupts.


The on-chip IDE controller supports two IDE connectors for up to 4 IDE devices providing an interface for IDE hard disks and CD ROMs. The ATA bus pins are dedicated to improve the performance of IDE Master.

The M1523B supports Super Green for Intel and Intel compatible CPUs. It implements programmable hardware events, software event and external switches (for suspend/turbo/ring-in). The M1523B provides CPU clock control (STPCLKJ). The STPCLKJ can be active (low) or inactive (high) in turn by throttling control.



Section 2 : Pin Description

2.1 Pin Diagram



Note : ** Pin Changes

Figure 2-1. Pinout Diagram

2.2 Pin Description Table:

Pin Name	Pin No.	Type	Description
Clock & Reset			
PWG	17	I	Power-Good Input. This signal comes from the power supply to indicate that power is available and stable.
CPURST	49	O	CPU RESET includes Cold & Warm reset 3.3V signal (connected to CPU INIT)
RSTDRV	57	O	CPU cold reset. 3.3V signal (connected to CPU RESET)
OSC14M	43	I	14.318Mhz clock input. This is used for 8254 timer clock.
PCI Interface			
PCICLK	71	I	PCI clock for internal PCI interface.
AD[31:0]	73-80, 83-90, 100-104, 106-109, 111-118	I/O	Address and Data are multiplexed on PCI bus. During the first clock of a PCI transaction, AD[31-0] contains a physical address. During subsequent clocks, AD[31-0] contains data.
C/BEJ[3:0]	81,91, 99,110	I/O	Bus Command and Byte enable. During address phase, CBEJ[3:0] define the Bus Command. During data phase, CBEJ[3:0] define the Byte Enables.
FRAMEJ	92	I/O	Cycle Frame is driven by current initiator to indicate the beginning and duration of an access.
DEVSELJ	95	I/O	Device Select. This indicates that the target device has decoded the address as its own cycle. This pin is an output pin when the M1523B acts as a PCI slave that has decoded address as its own cycle including subtractive decoding.
IRDYJ	93	I/O	Initiator Ready indicates the initiator's ability to complete the current data phase of the transaction.
TRDYJ	94	I/O	Target Ready indicates the target's ability to complete the current data phase of the transaction.
STOPJ	96	I/O	Stop indicates to the M1523B is requesting a master to stop the current transaction.
PAR	98	I/O	Parity signal. PAR is even parity and is calculated on AD[31:0] and CBEJ[3:0]. When the M1523B acts as a PCI master, it drives PAR one PCI clock after address phase for a read/write transaction and one PCI clock after data phase for a write transaction. When the M1523B acts as target, it drives PAR one PCI clock after data phase for a PCI master read transaction.
SERRJ	97	I	System Error may be pulsed active by any agent that detects a system error condition. When SERRJ is sampled low, the M1523B will assert NMI to interrupt the CPU.
PCI Interrupt Unit			
INTAJ_MI	67	I	PCI interrupt input A or PCI interrupt polling input.
INTBJ	68	I/O	PCI interrupt input B or polling select_0 output.
INTCJ	69	I/O	PCI interrupt input C or polling select_1 output.
INTDJ	70	I/O	PCI interrupt input D or polling select_2 output.
PCI Arbiter			
PHOLDJ	66	O	M1523B requests the ownership of the PCI bus.
PHLDAJ	65	I	PCI Hold Acknowledge. When this pin is asserted, the M1523B owns the PCI bus.

Pin Description Table (continued)

Pin Name	Pin No.	Type	Description
CPU Interface (3.3V)			
IGNNEJ	55	O	Ignore Numeric Error. This pin is used as the ignore numeric coprocessor error.
INTR	54	O	Interrupt request to CPU. This is the interrupt signal generated by the internal 8259.
NMI	58	O	Non-maskable interrupt. This is non-maskable interrupt request to CPU.
A20MJ	56	O	CPU A20 Mask. This is the Address line 20 mask signal.
ISA Interface			
FERRJ/IRQ13	62	I	Floating point error. FERRJ input to generate IRQ13. When the coprocessor interface is disabled in configuration port 43h bit 6, the function of this pin is IRQ13.
IRQ12/MDATAO	155	B	Mouse Interrupt request input/Mouse data output when internal PS/2 keyboard is disabled, this pin is mouse interrupt input. Otherwise, this pin is mouse data output.
IRQ[15:14], IRQ[11:9], IRQ[7:3]	20,22,13, 11,164, 194,196, 200,202	I	Interrupt Request signals.
SD[15:8]	42,41,39, 37,35,33, 31,29	I/O	ISA high byte Slot Data bus. These lines are system data lines.
XD[7:0]	161-163, 165,167, 168, 170-171	I/O	External Data bus lines are connected to SD[7:0] by an external TTL LS245, whose direction is controlled by the M1523B output signal XDIR.
SA19	175	O	ISA Slot Address Bus A19.
SA18	177	O	ISA Slot Address Bus A18.
SA17	179	O	ISA Slot Address Bus A17.
SA[16:0]	181, 185, 187, 188, 190, 192, 193, 195, 197, 199, 201, 203, 205, 207, 3, 4, 5	I/O	ISA Slot Address bus. These lines are addresses connected to slot address.
SBHEJ	6	I/O	ISA slot Byte high enable. In a CPU or PCI master cycle, this signal is generated by BE3J-BE0J and the chip's internal control circuit. In a DMA cycle, it is generated by internal 8237. In a refresh cycle, it is generated by the internal refresh circuits. It is an input signal for ISA master cycle.
LA[23:17]	8,10,12, 18,19,21, 23	I/O	ISA Latched Address bus. They are input during ISA master cycle.
IO16J	9	I	ISA 16-bit I/O device indicator. This signal indicates the I/O device supports 16-bit transfers.
M16J	7	I/O	ISA 16-bit memory device indicator. This signal indicates the memory device supports 16-bit transfers.
MEMRJ	24	I/O	ISA memory read. This signal is an input during ISA master cycle.
MEMWJ	27	I/O	ISA memory write. This signal is an input during ISA master cycle.

Pin Description Table (continued)

Pin Name	Pin No.	Type	Description
ISA Interface			
AEN	173	O	ISA I/O address enable. Active high signal during DMA cycle to prevent I/O device from misinterpreting the DMA cycle as valid I/O cycle.
IOCHRDY	172	I/O	ISA system ready. This signal is an output during ISA/DMA master cycle.
NOWSJ	169	I	ISA zero wait-state for input. This signal terminates the CPU to ISA command instantly.
IOCHKJ	160	I	ISA parity error. M1523B will generate NMI to CPU when this signal is asserted.
SYSCLK	183	O	ISA system clock. This signal provides clocking function to ISA bus.
BALE	2	O	Bus Address Latch Enable. BALE is active throughout DMA and ISA master and refresh cycles.
IORJ	180	I/O	ISA I/O read. This signal is an input during ISA master cycle.
IOWJ	178	I/O	ISA I/O write. This signal is an input during ISA master cycle.
LMEGJ	176	O	Low Megabyte. This pin indicates an ISA address below 1 Mbyte.
RTCAS	174	O	RTC Address Strobe. This pin is active when ISA I/O address 70h or 72h are decoded.
DREQJ[7:5] DREQJ[3:0]	38,34,30, 186,166, 189,25	I	DMA request signals. These are DMA request input signals.
DAK_SEL[2:0] PCSJ, DACKOJ	36,32,28, 184, 204	O	These pins are DAK_SEL[2:0](O) (connected to external multiplexer's select inputs), PCSJ(O) (programmable chip select), DACKOJ(O) (connected to external multiplexer's chip enable).
TC	206	O	DMA end of process. Hardware setting option: Pull low : Support external I/O APIC mode Pull high : Not support external I/O APIC
REFSHJ	191	I/O	ISA Refresh cycle. This signal is input during ISA master cycles, but an output during other cycles.
Timer			
SPKR	43	O	Speaker output. Hardware setting option : Pull low: Enable Internal KBC Pull high: Disable Internal KBC
Miscellaneous			
SPLED	44	O	Speed LED output. This signal must be pulled low.
ROMCSJ	158	O	ROM & RTC chip select. This signal must be pulled high for normal operation.
XDIR	159	O	X-bus direction control. Hardware setting option: must be pulled high.
KBINH/ IRQ1	151	I	KB inhibit input when the internal KBC is enabled IRQ1 input when the internal KBC is disabled
KBCLK/ KBCSJ	152	I/O	KB interface CLK when the internal KBC is enabled KB Chip Select when the internal KBC is disabled
KBDATA	153	O	KB interface Data when the internal KBC is enabled
MSCLK	154	O	Mouse clock output when the internal KBC is enabled.
RINGIN	16	I	RING INPUT of PMU function.
SIRQI	44	I	Steerable IRQ input 1
SIRQII	15	I	Steerable IRQ input 2
IRQ8J	45	I	RTC Interrupt input
IRQSER	14	B	Serialized IRQ pin.
USBCLK	46	I	Universal serial bus 48 MHz clock pin.
USBP1[1:0] USBP2[1:0]	59, 60 47, 48	B B	Universal serial bus data set 1, USBP1[1]=D+, USBP1[0]=D- Universal serial bus data set 2, USBP2[1]=D+, USBP2[0]=D-

Pin Description Table (continued)

Pin Name	Pin No.	Type	Description
Power Management			
EXTSW/ APICREQJ	61	I	External SMI switch or APIC request input. EXTSW is a falling edge triggered input to the M1523B showing that an external device is requesting the system to enter SMM mode. An external pullup resistor should be placed on this signal if it is not used or it is not guaranteed to be always driven. When external APIC mode is enabled, this pin is APICREQJ.
SMIJ/ APICCSJ	50	O	SMM interrupt or APIC chip select. a synchronous output that is asserted by the M1523B in response to one of many enabled hardware or software events. When external APIC mode is enabled, this pin is APICCSJ.
STPCLKJ/ APICGNTJ	51	O	Stop CPU clock request or APIC grant output. STPCLKJ is connected directly to the CPU and is synchronous with PCI clock. When external APIC mode is enabled, this pin is APICGNTJ.
IDE Interface			
IDRQ[1:0]	138-137	I	IDE DRQ request for IDE master.
IDAKJ[1:0]	143-142	O	IDE DACKJ for IDE master.
IDERDY	141	I	IDE ready.
IDEIORJ	140	O	IDE IORJ command.
IDEIOWJ	139	O	IDE IOWJ command.
IDESCS1J	149	O	IDE chip select for secondary channel 0
IDESCS3J	150	O	IDE chip select for secondary channel 1
IDEPS1J	147	O	IDE chip select for primary channel 0
IDEPS3J	148	O	IDE chip select for primary channel 1
IDE_A[2:0]	145,144, 146	O	IDE ATA address bus.
IDE_D[15:0]	135,132, 130,128, 126,124, 122,119, 121,123, 125,127, 129,131, 133,136	I/O	IDE ATA data bus.
VCC & Vss			
VCC3	53	P	Vcc 3.3V
VDD35	72,105	P	VDD 3.3V/5V. PCI bus output is 3.3V, if VDD35 is 3.3 volts, 3.8V if VDD35 is 5 volts.
VCC5	40, 72, 105, 120, 156, 208	P	VCC 5.0V(VDD)
Vss	1, 26, 52, 82, 104, 134, 157, 182	P	Vss or Ground.

2.3 Numerical Pin List

Pin No.	Type	Pin Name
1	P	Vss
2	O	BALE
3	B	SA2
4	B	SA1
5	B	SA0
6	B	SBHEJ
7	B	M16J
8	B	LA23
9	I	IO16J
10	B	LA22
11	I	IRQ10
12	B	LA21
13	I	IRQ11
14	B	IRQSER
15	I	SIRQII
16	I	RINGIN
17	I	PWG
18	B	LA20
19	B	LA19
20	I	IRQ15
21	B	LA18
22	I	IRQ14
23	B	LA17
24	B	MEMRJ
25	I	DREQ0
26	P	VSS
27	B	MEMWJ
28	O	DAK_SEL0
29	B	SD8
30	I	DREQ5
31	B	SD9
32	O	DAK_SEL1
33	B	SD10
34	I	DREQ6
35	B	SD11
36	O	DAK_SEL2
37	B	SD12
38	I	DREQ7
39	B	SD13
40	P	VDD
41	B	SD14
42	B	SD15
43	I	OSC14M
44	I	SIRQI
45	I	IRQ8J
46	I	USBCLK
47	B	USBP20
48	B	USBP21
49	O	CPURST
50	O	SMIJ

Pin No.	Type	Pin Name
51	O	STPCLKJ
52	P	VSS
53	P	VDD3V
54	O	INTR
55	O	IGNNEJ
56	O	A20MJ
57	O	RSTDRV
58	O	NMI
59	B	USBP10
60	B	USBP11
61	I	EXTSW
62	I	FERRJ
63	B	SPKR
64	B	SPLED
65	I	PHLDAJ
66	B	PHOLDJ
67	I	INTAJ/MI
68	B	INTBJ/S0
69	B	INTCJ/S1
70	B	INTDJ/S2
71	I	PCICLK
72	P	VDD35V
73	B	AD31
74	B	AD30
75	B	AD29
76	B	AD28
77	B	AD27
78	B	AD26
79	B	AD25
80	B	AD24
81	B	CBEJ3
82	P	VSS
83	B	AD23
84	B	AD22
85	B	AD21
86	B	AD20
87	B	AD19
88	B	AD18
89	B	AD17
90	B	AD16
91	B	CBEJ2
92	B	FRAMEJ
93	B	IRDYJ
94	B	TRDYJ
95	B	DEVSELJ
96	B	STOPJ
97	I	SERRJ
98	B	PAR
99	B	CBEJ1
100	B	AD15

Numerical Pin List (continued)

Pin No.	Type	Pin Name
101	B	AD14
102	B	AD13
103	B	AD12
104	P	VSS
105	P	VDD35V
106	B	AD11
107	B	AD10
108	B	AD9
109	B	AD8
110	B	CBEJ0
111	B	AD7
112	B	AD6
113	B	AD5
114	B	AD4
115	B	AD3
116	B	AD2
117	B	AD1
118	B	AD0
119	B	IDE_D8
120	P	VDD
121	B	IDE_D7
122	B	IDE_D9
123	B	IDE_D6
124	B	IDE_D10
125	B	IDE_D5
126	B	IDE_D11
127	B	IDE_D4
128	B	IDE_D12
129	B	IDE_D3
130	B	IDE_D13
131	B	IDE_D2
132	B	IDE_D14
133	B	IDE_D1
134	P	VSS
135	B	IDE_D15
136	B	IDE_D0
137	I	IDRQ0
138	I	IDRQ1
139	O	IDEIOWJ
140	O	IDEIORJ
141	I	IDERDY
142	O	IDAKJ0
143	O	IDAKJ1
144	O	IDE_A1
145	O	IDE_A2
146	O	IDE_A0
147	O	IDEPCS1J
148	O	IDEPCS3J
149	O	IDESCS1J
150	O	IDESCS3J

Pin No.	Type	Pin Name
151	I	KBINH/IRQ1
152	B	KBCLK/KBCSJ
153	O	KBDATA
154	O	MSCLK
155	B	IRQ12/MDATAO
156	P	VDD
157	P	VSS
158	O	ROMCSJ
159	O	XDIR
160	I	IOCHKJ
161	B	XD7
162	B	XD6
163	B	XD5
164	I	IRQ9
165	B	XD4
166	I	DREQ2
167	B	XD3
168	B	XD2
169	I	NOWSJ
170	B	XD1
171	B	XD0
172	B	IOCHRDYJ
173	O	AEN
174	O	RTCAS
175	O	SA19
176	O	LMEGJ
177	O	SA18
178	B	IOWJ
179	O	SA17
180	B	IORJ
181	B	SA16
182	P	VSS
183	O	SYSCLK
184	O	PCSJ
185	B	SA15
186	I	DREQ3
187	B	SA14
188	B	SA13
189	I	DREQ1
190	B	SA12
191	B	REFSHJ
192	B	SA11
193	B	SA10
194	I	IRQ7
195	B	SA9
196	I	IRQ6
197	B	SA8
198	I	IRQ5
199	B	SA7
200	I	IRQ4



Numerical Pin List (continued)

Pin No.	Type	Pin Name
201	B	SA6
202	I	IRQ3
203	B	SA5
204	O	DACKOJ
205	B	SA4
206	O	TC
207	B	SA3
208	P	VDD

2.4 Alphabetical Pin List

Pin No.	Type	Pin Name
56	O	A20MJ
118	B	AD0
117	B	AD1
116	B	AD2
115	B	AD3
114	B	AD4
113	B	AD5
112	B	AD6
111	B	AD7
109	B	AD8
108	B	AD9
107	B	AD10
106	B	AD11
103	B	AD12
102	B	AD13
101	B	AD14
100	B	AD15
90	B	AD16
89	B	AD17
88	B	AD18
87	B	AD19
86	B	AD20
85	B	AD21
84	B	AD22
83	B	AD23
80	B	AD24
79	B	AD25
78	B	AD26
77	B	AD27
76	B	AD28
75	B	AD29
74	B	AD30
73	B	AD31
173	O	AEN
2	O	BALE
110	B	CBEJ0
99	B	CBEJ1
91	B	CBEJ2
81	B	CBEJ3
49	O	CPURST
204	O	DACKOJ
28	O	DAK_SEL0
32	O	DAK_SEL1
36	O	DAK_SEL2
95	B	DEVSELJ
25	I	DREQ0
189	I	DREQ1
166	I	DREQ2
186	I	DREQ3
30	I	DREQ5



Alphabetical Pin List (continued)

Pin No.	Type	Pin Name
34	I	DREQ6
38	I	DREQ7
61	I	EXTSW
62	I	FERRJ
92	B	FRAMEJ
142	O	IDAKJ0
143	O	IDAKJ1
146	O	IDE_A0
144	O	IDE_A1
145	O	IDE_A2
136	B	IDE_D0
133	B	IDE_D1
124	B	IDE_D10
126	B	IDE_D11
128	B	IDE_D12
130	B	IDE_D13
132	B	IDE_D14
135	B	IDE_D15
131	B	IDE_D2
129	B	IDE_D3
127	B	IDE_D4
125	B	IDE_D5
123	B	IDE_D6
121	B	IDE_D7
119	B	IDE_D8
122	B	IDE_D9
140	O	IDEIORJ
139	O	IDEIOWJ
147	O	IDEPCS1J
148	O	IDEPCS3J
141	I	IDERDY
149	O	IDESCS1J
150	O	IDESCS3J
137	I	IDRQ0
138	I	IDRQ1
55	O	IGNNEJ
67	I	INTAJ/MI
68	B	INTBJ/S0
69	B	INTCJ/S1
70	B	INTDJ/S2
54	O	INTR
9	I	IO16J
160	I	IOCHKJ
172	B	IOCHRDYJ
180	B	IORJ
178	B	IOWJ
93	B	IRDYJ
202	I	IRQ3
200	I	IRQ4

Pin No.	Type	Pin Name
198	I	IRQ5
196	I	IRQ6
194	I	IRQ7
45	I	IRQ8J
164	I	IRQ9
11	I	IRQ10
13	I	IRQ11
155	B	IRQ12/MDATAO
22	I	IRQ14
20	I	IRQ15
14	B	IRQSER
152	B	KBCLK/KBCSJ
153	O	KBDATA
151	I	KBINH/IRQ1
23	B	LA17
21	B	LA18
19	B	LA19
18	B	LA20
12	B	LA21
10	B	LA22
8	B	LA23
176	O	LMEGJ
7	B	M16J
24	B	MEMRJ
27	B	MEMWJ
154	O	MSCLK
58	O	NMI
169	I	NOWSJ
43	I	OSC14M
98	B	PAR
71	I	PCCLK
184	O	PCSJ
65	I	PHLDAJ
66	B	PHOLDJ
17	I	PWG
191	B	REFSHJ
16	I	RINGIN
158	O	ROMCSJ
57	O	RSTDRV
174	O	RTCAS
5	B	SA0
4	B	SA1
3	B	SA2
207	B	SA3
205	B	SA4
203	B	SA5
201	B	SA6
199	B	SA7
197	B	SA8



Alphabetical Pin List (continued)

Pin No.	Type	Pin Name
195	B	SA9
193	B	SA10
192	B	SA11
190	B	SA12
188	B	SA13
187	B	SA14
185	B	SA15
181	B	SA16
179	O	SA17
177	O	SA18
175	O	SA19
6	B	SBHEJ
33	B	SD10
35	B	SD11
37	B	SD12
39	B	SD13
41	B	SD14
42	B	SD15
29	B	SD8
31	B	SD9
97	I	SERRJ
44	I	SIRQI
15	I	SIRQII
50	O	SMIJ
63	B	SPKR
64	B	SPLLED
96	B	STOPJ
51	O	STPCLKJ
183	O	SYSCLK
206	O	TC

Pin No.	Type	Pin Name
94	B	TRDYJ
46	I	USBCLK
59	B	USBP10
60	B	USBP11
47	B	USBP20
48	B	USBP21
40	P	VDD
120	P	VDD
156	P	VDD
208	P	VDD
72	P	VDD35V
105	P	VDD35V
53	P	VDD3V
1	P	VSS
26	P	VSS
82	P	VSS
182	P	VSS
134	P	VSS
104	P	VSS
52	P	VSS
157	P	VSS
171	B	XD0
170	B	XD1
168	B	XD2
167	B	XD3
165	B	XD4
163	B	XD5
162	B	XD6
161	B	XD7
159	O	XDIR

2.5 Hardware Setup Control

XDIR	must be pull-high.
SPLLED	must be pull-low.
SPKR	Pull-low, internal Keyboard controller is enabled. Pull-high, internal Keyboard controller is disabled.
PHOLDJ	must be pull-high.
EOP	Pull-low, external I/O APIC mode is supported. Pull-high, external I/O APIC mode is not supported.
ROMCSJ	must be pull-high.



Section 3: Function Description

3.1 PCI Command Set

The command types the M1523B supports in Slave mode are Interrupt Acknowledge, Special cycle, I/O read, I/O write, memory read, memory write, configuration read and configuration write and other multiple memory read/write cycles. When the M1523B acts as a PCI Master, it only performs memory Read/Write transfers. I/O Read/Write are not supported.

M1523B PCI Cycle Description

CBEJ	Command Type	as Target	as Initiator
0000	Interrupt	Yes	No
0001	Special Cycle	Yes - Note.1	No
0010	I/O Read	Yes	No
0011	I/O Write	Yes	No
0100	reserved	No	No
0101	reserved	No	No
0110	Memory Read	Yes	Yes
0111	Memory Write	Yes	Yes
1000	reserved	No	No
1001	reserved	No	No
1010	Configuration Read	Yes	No
1011	Configuration Write	Yes	No
1100	Memory Read Multiple	Yes - Note.2	No
1101	reserved	No	No
1110	Memory Read line	Yes - Note.2	No
1111	Memory Write and Invalidate	Yes - Note.3	No

Note 1 : The M1523B only decodes Stop Grant special cycle, and Shutdown special cycle. All other special cycles are ignored.

Note 2 : Treated as Memory read

Note 3 : Treated as Memory write

3.2 Description of PCI Slave

As a PCI slave, the M1523B will assert DEVSELJ signal to indicate it is the target of the PCI transaction. DEVSELJ is asserted when the M1523B positively or subtractively decodes the PCI transaction. The configuration cycle and interrupt acknowledge cycle and IDE I/O cycle are positively decoded. The timer and interrupt controller programming cycles are positively or subtractively decoded. All others are subtractively decoded.

A 32-bit posted write buffer is embedded to support PCI to ISA memory write cycles and delay transaction cycle. Multiple read/write transactions are not supported. Hence, any burst cycles decoded by the M1523B will be terminated by disconnecting semantics after the first data transaction has completed. The M1523B will retry any PCI initiated cycle when its internal buffer cycle is still active.

M1523B supports delay transaction and discard counter in compliance with PCI specification 2.1.

3.2.1 Posted Write Buffer

The PCI-to-ISA memory write cycles will be posted into the write buffer when it is enabled, and the buffer is scheduled to be written to the ISA bus. Any subsequent PCI cycles to the M1523B will be retried until the posted write buffer is empty. The buffer also optionally supports data I/O posted write cycle for sound cards.

The posted write buffer must be flushed and disabled before an ISA /DMA master owns the ISA and PCI bus. This rule eliminates the possibility of a deadlock caused by a committed ISA cycle. The buffer will also be flushed before granting an external APIC request.

3.3 PCI Master

3.3.1 M1523B as PCI Master

As a PCI Master, the M1523B only performs memory read/write transfers. I/O read/write are not supported. The M1523B will assert a master abort due to DEVSELJ timeout. The M1523B acts as a PCI Master when an ISA or DMA master accesses the PCI memory. The M1523B provides an 8-byte bi-directional line buffer for ISA/DMA Master memory read from or write to PCI bus. The line buffer is used to isolate the ISA bus slower devices from the PCI. Only an ISA/DMA master memory write or read cycle to PCI bus can be assembled /disassembled into line buffer. When line buffer is enabled, the ISA/DMA master can prefetch 2 Doublewords to the line buffer for read cycle. However, only 4 bytes are used in the buffer for write cycle.

In some cases, a strong ordering must be kept due to coherency problems, the line buffer might be disabled. When the line buffer is disabled, the reorder problem caused by assembly /disassembly will be avoided and guarantees read/write ordering.



3.3.2 Posted - Write Buffer Flush

Once an ISA/ DMA master begins a cycle on the ISA bus, the cycle cannot be backed off. It can only be held in wait states via IOCHRDY. In order to avoid deadlock situation, the PCI master post write buffer needs to be flushed before an ISA/ DMA master gets the ISA bus. When the ISA/ DMA master owns the ISA bus, the post write buffer will be disabled.

3.3.3 Line Buffer Management

When an ISA /DMA master reads from PCI memory, the M1523B prefetches 8 bytes of data into the line buffer. If there is a read "hit" from the line buffer, the "hit" bytes are marked as invalid. There are 3 conditions why the line buffer needs prefetching :

1. Line buffer is "Empty" when read.
2. Read "miss" to the line buffer.
3. Read the invalid byte from the line buffer.

When ISA/DMA master writes to PCI memory, the M1523B writes data to the line buffer. When the 4-byte buffer is full, it flushes data to the PCI bus. There are five conditions why the line buffer must flush its data :

1. Line buffer is full. Flush the line buffer and mark empty.
2. Write "miss" to the partially full 4-byte line. Flush the partially full line and mark as empty, then write to the empty line.
3. Write "hit" to the valid bytes. Flush it and mark as empty, then write to the empty line.
4. Read after write transaction and the line buffer is partially full. Flush the line buffer then do read prefetch.
5. Master has changed on DACKJ going inactive and last transaction is write and line buffer is partially full. Flush the line buffer.

3.4 Parity Support

As a master, the M1523B will generate address parity for read/write cycles, and data parity for write cycles. Parity check will work at read cycle. As a target, the M1523B will generate data parity for read cycles. PAR is even parity across AD[31:0] and CBEJ[3:0]. Even parity means that the number of 1's within the 36 bits and PAR is even. PAR has the same timing as AD[31:0] but delayed by one clock.

3.5 Address decoding

- a. Positively decodes configuration cycle.
- b. Positively or subtractively decodes interrupt acknowledge cycle
- c. Positively decodes on-chip IDE access cycle
- d. Positively or subtractively decodes internal I/O cycle (interrupt controller and timer counter)
- e. Subtractively decodes DMA controller internal registers.
- f. Others are subtractive decode

3.6 IDE Master Controller

- a. Supports PCI bus mastering, transfer rate up to 132 Mbytes/sec. This significantly lightens the load of CPU's work burden.
- b. Supports IDE PIO mode 0, 1, 2, 3, 4 & 5 timing and multiword DMA mode 0,1,2 on enhanced IDE specifications.
This chip is capable of accelerated PIO data transfers as well as acting as a PCI bus master on behalf of an IDE DMA slave device. The M1523B provides an interface for two IDE connectors.
- c. Supports compatible and native PCI mode
Compatible mode is the default mode, native PCI mode will only be chosen by the BIOS.
- d. 8 doubleword FIFO for posted-write or read-ahead buffer.
- e. Programmable command and data transfer timing per drive for maximum flexibility. Operation of two harddisks is possible even if they have different PIO modes.
- f. Supports concurrent operation on two ATA channels.
M1523B simultaneously operates two drives.
- g. Supports ATAPI CD-ROM concurrent operation.
Simultaneous use of harddisks and CD-ROM is possible.
- h. Dedicated ATA bus pins, no extra TTLs are needed.

3.7 Power Management

The M1523B Power management unit includes SMM, Stop clock control unit, APM, External SMI-switch control, Programmable counters for timeout event generation. The PMU strictly controls and dramatically reduces overall system power consumption. This is accomplished via the activity monitors which detect the system inactivity timer timeout, and signals the power-saving device to slow-down the clock frequency or remove the power sources from various peripherals. It provides 3 individual timers from a second to 300 minutes to monitor following activities:

- 1)The system states (ON/DOZE/STANDBY/SUSPEND)
- 2)VGA and a programmable memory region
- 3)The standard input devices (such as mouse, keyboard, COM1, COM2)

The M1523B can choose to monitor those combinations of each system state. It provides a LED flash control to indicate the system state status. The M1523B supports external SMI switch to enter suspend mode, or to wakeup system.

3.7.1 SMM event

M1523B supports Intel compatible SMM mode. It monitors the following events :

- (1) Time-Out Events :
 - Input-Device Time-Out
 - VGA Device Access and General Memory Region Access Time-Out
 - PMU - Mode Time-Out
- (2) External Device Events :
 - IRQ's Active
 - DRQ's Active
 - Input Devices Active
 - External Suspend-Switch
(or Turbo-switch or Ring in)
 - RTC Alarm
- (3) Software SMI Event

3.7.2 Stop Clock Control Logic

The STPCLKJ signal is asserted by software and will be de-asserted by optional IRQ, DRQ, NMI and SMI events. The M1523B provides a programmable counter for clock throttle feature. There are two configuration registers HI_TIME (69h) and LO_TIME (68h) to control the STPCLKJ high (inactive) period and low (active) period when no event occurs. That is, the STPCLKJ signal will be asserted by software first. After LO_TIME timer expires, it will be de-asserted. And after HI_TIME timer expires, it will be asserted again. The asserted and de-asserted controls will be toggled periodically until INTR, DRQ, NMI, or SMI event occurs.

3.7.3 APM

The APM (Advanced Power management interface) creates an interface to allow the OS to communicate with the SMM code. The M1523B provides the configuration port 56H Bit3 to generate the software STPCLKJ, and bit6 to generate the software SMIJ signal for the APM applications.

3.8 USB

The M1523B USB is an implementation of the Universal Serial Bus (USB) 1.0 specification which contains PCI interface logic, Host Controller and an integrated Root Hub with two USB ports. For DOS compatibility, Keyboard and Mouse legacy support are also included.

3.9 Distributed DMA

The M1523B supports distributed DMA function. The Distributed DMA channels can exist with traditional ISA DMA channels simultaneously. For a specific distributed channel, the programming DMA sequence will be passed to the PCI bus. After finishing the programming sequence, the DMA device initializes DMA transfer as a PCI Master.

3.10 Serialized IRQ

The serialized IRQ supported by M1523B provides one-pin named IRQSER to generate IRQs' events to interrupt controller from serialized IRQ protocol. The operation mode and Start Frame Pulse can also be programmable.



Section 4: Configuration Registers

4.1 Register Description (IDSEL= AD18)

4.1.1 PCI to ISA Bridge Configuration Space

The indices before 40h are read-only.
All reserved bits are read as 0's

Index-Offset Description

Index 01h-00h(RO) Vendor ID
Value = 10B9h

Index 03h-02h(RO) Device ID
Value = 1523h

Index 05h-04h(RO) Command Byte(000Fh)
D5-D15 reserved. Read as 0's ;
D4 Cacheing Command Enable (always '0');
D3 Special cycle Enable (always '1');
D2 Bus Master Enable (always '1');
D1 Memory Space Enable (always '1');
D0 I/O Space Enable (always '1');

Index 07h-06h Status Byte (0200h)

D15 Detected Parity Error. Always '0';

D14 Signal System error. Always '0';

D13 Receive Master Abort when M1523B acts as a master. This bit is set to a '1' when M1523B generates a transaction (except for Special Cycle) is terminated with master-abort. This is a read only bit and is cleared by writing a '1' to it.

D12 Receive Target Abort when M1523B acts as a master. This bit is set to a '1' when M1523B encounters a target abort condition. This is a read only bit and is cleared by writing a '1' to it.

D11 Signal Target Abort when the M1523B acts as a slave. M1523B as a slave never generates a Target abort this bit is always 0;

D10-D9 M1523B DEVSELJ Timing
This status of DEVSELJ decode timing as PCI spec. M1523B always generates DEVSELJ with medium timing Bit9='1', Bit10='0';

D8-D0 reserved. Read as 0's;

Index 08h(RO) Revision ID.(B0h)

Index 0B-09h(RO) Class code. 0Bh=06h,
0Ah=01h, 09h=00h.

Index 0D-0Ch reserved

Index 0Eh(RO) Device Type.(00h) single function chip.

Index 2Fh-2Ch (R/W) Subsystem Vendor ID(2Dh-2Ch) & Subsystem ID (2Fh-2Eh)

Index 3Fh-0Fh reserved

Index 40h PCI Control (00h)

D7 reserved.(must be 0)

D6 I/O posted-write buffer
0 : disable
1 : enable

D5 Select ISA master to PCI Bus request method
0 : Bus request at each time ISA MASTER request the bus
1 : Bus request only MASTER assert command

D4 ISA and PCI concurrent function
0 : disable
1 : enable
when enabled, M1523B allows the

PCI master to get the ownership of PCI bus when ISA bus master is active.

D3 Delay transaction for PCI spec. 2.1
0 : disable
1 : enable

D2 PCI-to-ISA Posted Write Buffer
0 : disable
1 : enable

D1 ISA Master Line Buffer
0 : disable
1 : enable

D0 DMA Line Buffer
0 : disable
1 : enable



Index 41h (00h)

D7 PS2 Keyboard present feature
0 : Without PS/2 keyboard (AT IRQ1, without latch)
1 : With PS/2 Keyboard (latch)

D7 is used to latch IRQ1, when IRQ1 goes high. And IRQ1 will be released when read Port 60H. If '0', IRQ1 will be compatible to AT definition. If '1', IRQ1 will be compatible to PS/2 definition. This bit is also used to select AT/PS2 internal Keyboard Controller.

D6 PS/2 Mouse/AT Mouse select
0 : AT mouse (without latch)
1 : With PS/2 mouse (latch)

D6 is used to latch IRQ12, when IRQ12 goes high. And IRQ12 will be released when read Port 60H. If '0', IRQ12 will be compatible to AT definition. If '1', IRQ12 will be compatible to PS/2 definition.

D5-D2 I/O recovery period

0000	: 0 us
0001	: 0.25 us (2/ATCLK)
0010	: 0.5 us (4/ATCLK)
0011	: 0.75 us (6/ATCLK)
0100	: 1 us (8/ATCLK)
0101	: 1.25 us (10/ATCLK)
0110	: 1.5 us (12/ATCLK)
0111	: 1.75 us (14/ATCLK)
1000	: 2 us (16/ATCLK)
1001	: 2.25 us (18/ATCLK)
1010	: 2.5 us (20/ATCLK)
1011	: 2.75 us (22/ATCLK)
1100	: 3 us (24/ATCLK)
1101	: 3.25 us (26/ATCLK)
1110	: 3.5 us (28/ATCLK)
1111	: 3.75 us (30/ATCLK)

D1 On-Chip I/O recovery
0 : disable on-chip I/O recovery
1 : enable on-chip I/O recovery
Bit0 is used to enable ISA I/O recovery timer. Bit1 is used for M1523B internal I/O Port I/O recovery, but Bit0 must be 1 first.

D0 ISA I/O recovery feature
0 : disable ISA I/O recovery
1 : enable ISA I/O recovery



Index 42h	(00h)	Index 43h	ISA Bus cycle control (00h)
D7	Configuration Port read data mask function. 0 : Normal configuration register read/write 1 : 0's are read from 40-FFh	D7	Port-92H RC/GATEA20 Selection 0 : Disable Port-92h 1 : Enable Port-92h
D6	DMA High Page register 0 : disable.(24 bits addressing) 1 : enable.(32 bits addressing)	D6	Coprocessor interface This bit is used to support the coprocessor error reporting or as an external IRQ13 for pin FERRJ. 0 : disable (Pin FERRJ as IRQ13; IGNNEJ always 1) 1 : enable (Pin FERRJ as FERRJ)
D5	reserved.(must be 0)		
D4	reserved.(must be 0)	D5-D4	ISA Refresh period setting 00 : 15us refresh period 01 : 30us 10 : 60us 11 : 120us
D3	Decoupled refresh control 0 : Normal refresh 1 : Decoupled refresh		
	This bit is 0, refresh master will own ISA and PCI bus. When this bit is set to 1, refresh master will only own ISA bus.	D3-D2	16 bit ISA memory command insert wait count 00 : normal 16-bit access 01 : insert 1-wait 10 : insert 2-wait 11 : insert 3-wait
D2-D0	ISA clock select 000 : 7.16 Mhz (OSC14M/2) 001 : PCICLK/2 010 : PCICLK/3 011 : PCICLK/4 100 : PCICLK/5 101 : PCICLK/6 110 : reserved 111 : reserved	D1-D0	16 bit ISA I/O command insert wait count 00 : normal 16-bit access 01 : insert 1-wait 10 : insert 2-wait 11 : insert 3-wait



Index 44h	(00h)
D7	System software reset control 0 : When software reset, the CPURST is active but RSTDRV is inactive 1 : When software reset, both CPURST and RSTDRV are active
D6	On chip I/O decode (except DMA I/O port is always subtractive) 0 : positive decode 1 : subtractive decode
D5	ATA bus secondary IDE IRQ connected to IRQ15 or SIRQI define. 0 : IRQ connected to IRQ15 of motherboard 1 : IRQ connected to SIRQI of motherboard
D4	On-chip IDE master primary INTAJ level to edge transform 0 : disable.(bypass) 1 : enable.(level -> edge)
D3-D0	On-chip IDE master primary INTAJ routing when native mode is enable. D3-2 -1-0
	0 0 0 0 Disable
	0 0 0 1 IRQ9
	0 0 1 0 IRQ3
	0 0 1 1 IRQ10
	0 1 0 0 IRQ4
	0 1 0 1 IRQ5
	0 1 1 0 IRQ7
	0 1 1 1 IRQ6
	1 0 0 0 IRQ1
	1 0 0 1 IRQ11
	1 0 1 0 reserved
	1 0 1 1 IRQ12
	1 1 0 0 reserved
	1 1 0 1 IRQ14
	1 1 1 0 reserved
	1 1 1 1 IRQ15

Index 45h	(00h)
D7	PCI interrupt polling mode 0 : disable 1 : enable
D6-4	reserved.(must be 0)
D3	Discard delay transaction counter 0 : disable 1 : enable
D2	reserved (must be 0)
D1	Distributed DMA enable/disable 0 : disable 1 : enable
D0	Parity check 0 : disable 1 : enable

Index 46h Software test mode setting (00h)

D7 ATA bus primary IDE IRQ connected to IRQ14 or SIRQII definition (Hardware connected on motherboard).
 0 : connected to IRQ14
 1 : connected to SIRQII
 Note : IDE IRQ hardware connect.

D6-D5 reserved (must be 00b)

D4 IDE ATA bus pad control
 0 : disable internal IDE
 1 : use internal IDE
 When external IDE chip is used on board, this bit must be '0'.
 When on-chip internal IDE is used, this bit must be '1'.

D3-D0 reserved (must be 0000b)

Index_44h_D5	Index_46h_D7	1 st _IRQ	2 nd _IRQ
0	0	IRQ14	IRQ15
0	1	SIRQII	IRQ15
1	0	IRQ14	SIRQI
1	1	SIRQII	SIRQI

1. When SIRQI is selected as IDE IRQ input, the SIRQI routing table in Index_4Dh_D[3:0] should be disabled.
2. When SIRQII is selected as IDE IRQ input, the SIRQII routing table in Index_4Dh_D[7:4] should be disabled.
3. When IDE "native" mode is enabled, "Primary" channel routing table is in Index_44h_D[3:0].
4. When IDE "native" mode is enabled, "Secondary" channel routing table is in Index_75h_D[3:0].

Index 47h BIOS chip select control (00h)

D7 SA16 inverter control
 0 : Normal SA16
 1 : Invert SA16 when BIOSCSJ active

D6 Flash ROM read/write control(write protest)
 0 : disable;ROM chip select will be active only in memory read cycle.
 1 : enable;ROM chip select will be active in memory read/write cycle.

D5 0 : disable
 1 : enable;ROMCSJ will be active when access memory 000D0000-000DFFFFh.

D4-D3 Share memory VGA BIOS region decode

D3 0 : disable
 1 : enable; ROMCSJ will be active when accessing memory 000C0000-000C7FFFh.

D4 0 : disable;
 1 : enable;ROMCSJ will be active when accessing memory 000C8000-000CFFFFh.

D2-D1 Extended ROM region

D1 0 : disable;
 1 : enable; ROMCSJ will be active when access memory FFFE0000-FFFEFFFF.

D2 0 : disable;
 1 : enable; ROMCSJ will be active when accessing memory FFFC0000-FFFDFFFFh. This bit enlarges the ROM size to 256 KB.

D0 ROM size define for ROM chip select decode
 0 : 64 KB(000F0000-000FFFFF, FFFF0000 -FFFFFFF)
 1 : 128KB(000E0000-000EFFFF, 000F0000-000FFFFF, FFFF0000-FFFFFFF).

Note : Index 47h D7 should not be concurrently enabled with Index 74h D7



Index 48h	PCI Interrupt to ISA IRQ routing table (00h)
D7-D4	INT-2 to ISA IRQ routing table
D4	INT1-INT8 Routing Table:D3-D0 or D7-D3-2 -1-0 or D7-6 -5-4
	0 0 0 0 Disable
	0 0 0 1 IRQ9
	0 0 1 0 IRQ3
	0 0 1 1 IRQ10
	0 1 0 0 IRQ4
	0 1 0 1 IRQ5
	0 1 1 0 IRQ7
	0 1 1 1 IRQ6
	1 0 0 0 IRQ1
	1 0 0 1 IRQ11
	1 0 1 0 reserved
	1 0 1 1 IRQ12
	1 1 0 0 reserved
	1 1 0 1 IRQ14
	1 1 1 0 reserved
	1 1 1 1 IRQ15

The BIOS should inhibit to set the reserved value. The reserved setting will disable the IRQ at the present design.

D3-D0 INT-1 to ISA IRQ routing table

Index 49h	PCI Interrupt to ISA IRQ routing table(00h)
D7-D4	INT-4 to ISA IRQ routing table
D3-D0	INT-3 to ISA IRQ routing table

Index 4Ah	PCI Interrupt to ISA IRQ routing table(00h)
D7-D4	INT-6 to ISA IRQ routing table
D3-D0	INT-5 to ISA IRQ routing table

Index 4Bh	PCI Interrupt to ISA IRQ routing table(00h)
D7-D4	INT-8 to ISA IRQ routing table
D3-D0	INT-7 to ISA IRQ routing table

Index 4Ch	PCI INT to ISA Level to Edge transfer(00h)
D7	INT-8
	0 : disable, PCI Level trigger INT will be bypassed as level trigger to internal interrupt controller.
	1 : enable, PCI Level trigger INT will be transformed to Edge trigger to internal interrupt controller.
D6	INT-7
D5	INT-6
D4	INT-5
D3	INT-4
D2	INT-3
D1	INT-2
D0	INT-1

Index 48h to 4Ch are used to define 8 PCI INT channel's routing tables for ISA system. For PCI INT is level, not edge trigger. 4Ch index is used to enable each INT channel from level to edge transfer.

Index 4Dh	Steerable IRQs SIRQI, SIRQII Interrupt to ISA IRQ routing table (00h)
D7-D4	SIRQII to ISA IRQ routing table
D3-D0	SIRQI to ISA IRQ routing table

Above Routing Table : D3-D0 or D7-D4

	D3-2 -1-0 or D7-6 -5-4	
	0 0 0 0	Disable
	0 0 0 1	IRQ9
	0 0 1 0	IRQ3
	0 0 1 1	IRQ10
	0 1 0 0	IRQ4
	0 1 0 1	IRQ5
	0 1 1 0	IRQ7
	0 1 1 1	IRQ6
	1 0 0 0	IRQ1
	1 0 0 1	IRQ11
	1 0 1 0	reserved
	1 0 1 1	IRQ12
	1 1 0 0	reserved
	1 1 0 1	IRQ14
	1 1 1 0	reserved
	1 1 1 1	IRQ15

The BIOS should inhibit to set the reserved value. The reserved setting will disable the IRQ at the present design.

Note : Index 44h D[5] should be 0 when using "Steerable IRQI function".
Index 46h D[7] should be 0 when using "Steerable IRQII function".



Index 4Fh-4Eh Programmable chip select (pin PCSJ) address range. (0002h)

D15-D2 define the programmable I/O port address A15-A2.

D1-D0 00 : only compare A15-A2 for chip select signal PCSJ.
01 : only compare A15-A3 for chip select signal PCSJ.
10 : disable. Chip select signal PCSJ is always inactive('1').
11 : only compare A15-A4 for chip select signal PCSJ.

Index 51h-50h I/O cycle Posted-write first port definition. (0000h)

D15 0 : disable
1 : enable

D14-D12 reserved

D11-D0 define the sound card first I/O port for post-write.

Index 53h-52h I/O cycle posted-write second port definition. (0000h)

D15 0 : disable
1 : enable

D14-D12 reserved

D11-D0 define the sound card second I/O port for post-write.

Index 54h Hardware setting status bits (Read only)

D7-D5 reserved

D4 TC hardware setting status.
0: Pull-low, external I/O APIC is supported.
1: Pull-high, external I/O APIC is not supported.

D3 reserved (must be '1')

D2 SPKR hardware setting status.
0: Pull-low, internal Keyboard controller is enabled.
1: Pull-high, internal Keyboard controller is disabled.

D1 reserved. (must be '0')

D0 reserved. (must be '1')

PMU Configuration Registers

Index 55h TURBO Switch Command & Status register (1Ah)

D7-D5 reserved.

D4 TURBO performance status (Read Only)
0 : system is in de-turbo status (TURBO LED is OFF)
1 : system is in turbo status (TURBO LED is ON)

D3 HW TURBO switch status(ready only when D2 is '1')
0 : HW TURBO is in de-turbo status (OFF)
1 : HW TURBO is in turbo status (ON)

D2 Pin EXTSW used as HW TURBO switch
0 : disable HW TURBO switch
1 : enable HW TURBO switch

D1 Software TURBO switch setting Control
0 : SW deturbo setting
1 : SW turbo setting

D0 SMI acknowledge feature
0 : internal SMIACTJ inactivated
1 : internal SMIACTJ activated



Index 56h	(00h)
D7	SMI event to incur active SMIJ 0 : disable 1 : enable
D6	Software SMI 0 : Disable. Software deasserts SMIJ 1 : Enable. Software activates SMIJ
D5	INTR/NMI event deassert STPCLKJ 0 : Enable. This event will deassert STPCLKJ 1 : Disable. This event will not deassert STPCLKJ
D4	DMA/PCI Master request de-assert STPCLKJ 0 : Enable. This event will deassert STPCLKJ. 1 : Disable. This event will not deassert STPCLKJ.
D3	software incurs STPCLKJ control 0 : de-activate STPCLKJ 1 : activate STPCLKJ and this bit is reset to 0 when STPCLKJ is active
D2	PMU ON/OFF 0 : disable PMU 1 : enable PMU This is used to disable/enable PMU controller.
D1-D0	Power management system mode state 00 : ON 01 : DOZE 10 : STANDBY 11 : SUSPEND

SMI CONTROL REGISTERS

Index 57h	Select following event to control system to enter ON, DOZE, STANDBY, SUSPEND mode if the selected event idle over the programmed time in port 5Fh, 64h, 65h respectively. (00h)
D7	DRQ select
D6-D4	reserved.
D3	IRQ select
D2	IDE select (I/O port 1F0-1F7h, 3F6h, 3F7h, 170-177h, 376h, 377h read/write).
D1	VGA select (Memory AB region write, I/O port 3B0h-3BFh, 3C0-3CFh write)
D0	reserved.



Index 58h	(00h)	Index 59h	(00h)
D7	TURBO switch event to incur active SMIJ. 0 : Disable. The event will not activate SMIJ. 1 : Enable. The event will activate SMIJ. After activating SMIJ, software should reset this bit to clear the event.	D7	IN timer time-out generates SMIJ 0 : Disable. If the event idle over the programmed time in port 65h, SMIJ will not activate. 1 : Enable. If the event idle over the programmed time in port 65h, SMIJ will activate.
D6	External switch event to generate SMIJ. 0 : Disable. The event will not activate SMIJ. 1 : Enable. The event will activate SMIJ. After activating SMIJ, software should reset this bit to clear the event.	D6	RTC alarm event (IRQ8J active) generate SMIJ. 0 : Disable. If the event occurs, SMIJ will not activate. 1 : Enable. If the event occurs, SMIJ will activate. After activating SMIJ, software should clear this bit to clear the event.
D5	Ring input event to generate SMIJ 0 : Disable. The event will not activate SMIJ. 1 : Enable. The event will activate SMIJ. After activating SMIJ, software should reset this bit to clear the event.	D5	Mode timer time-out generates SMIJ 0 : Disable. If the event idle over the programmed time in port 64h, SMIJ will not activate. 1 : Enable. If the event idle over the programmed time in port 64h, SMIJ will activate.
D4-D3	Ring input polarity definition.	D4	reserved
D3	low to high transition 0 : disable 1 : enable. Low to high transition will generate an event count, the counter will increase by one.	D3	SMIACTJ asserts control for USB activating SMIJ 0 : Disable. SMIACTJ will not assert 1 : Enable. SMIACTJ will assert
D4	high to low transition 0 : disable 1 : enable. High to low transition will generate an event count, the counter will increase by one.	D2	USB activate SMIJ enable/disable 0 : Disable. The event will not activate SMIJ 1 : Enable. The event will activate SMIJ. After activating SMIJ, software should clear this bit to clear the event.
D2-D1	Ring input counter count definition. 00 : 3 01 : 6 10 : 10 11 : 15	D1	Serialized IRQ activate SMIJ 0 : Disable. The event will not activate SMIJ 1 : Enable. The event will activate SMIJ. After activating SMIJ, software should clear this bit to clear the event.
D0	GP0 select 0 : not selected for detection 1 : selected for detection	D0	VGA timer time-out generates SMIJ 0 : Disable. If the event is idle over the programmed time in port 5Fh, SMIJ will not activate. 1 : Enable. If the event idle over the programmed time in port 5Fh, SMIJ will activate.



Index 5Ah (00h)

After port 59h timeout event incurs active SMIJ, another SMIJ will be re-activated if the following selected event occurs.

D7	IN access re-activate SMIJ 0 : disable 1 : enable After re-activating SMIJ, software should reset this bit to clear the event.
D6	DRQ active re-activate SMIJ 0 : disable 1 : enable After re-activating SMIJ, software should reset this bit to clear the event.
D5	IRQ active re-activate SMIJ 0 : disable 1 : enable After re-activating SMIJ, software should reset this bit to clear the event.
D4	IDE access re-activate SMIJ 0 : disable 1 : enable
D3	GP0 access re-activate SMIJ 0 : disable 1 : enable
D2-D1	reserved
D0	VGA access re-activate SMIJ 0 : disable 1 : enable

Index 5Bh

SMIJ cause (00h)

D7(R/W)	IRQ/NMI de-asserts STPCLKJ. This bit will function only if port 56h bit5='1'. 0 : Any IRQ or NMI event will de-assert STPCLKJ regardless which event is selected in port 5Ch, 5Dh. 1 : Only selected IRQ or NMI event in ports 5Ch, 5Dh will de-assert STPCLKJ.
D6(R/W)	DRQ/PHOLDJ de-asserts STPCLKJ. This bit will function only if port 56h bit4='1'. 0 : Any DRQ or PHOLDJ event will de-assert STPCLKJ regardless which event is selected in port 5Eh. 1 : Only selected DRQ or PHOLDJ event in port 5Eh will de-assert STPCLKJ.
D5	reserved.
D4-D0	cause (Read Only) 0 0 0 0 0 NONE 0 0 0 0 1 VGA timer time-out 0 0 0 1 0 reserved. 0 0 0 1 1 reserved. 0 0 1 0 0 reserved. 0 0 1 0 1 reserved. 0 0 1 1 0 Mode timer time-out 0 0 1 1 1 IN timer time-out 0 1 0 0 0 IRQ active 0 1 0 0 1 DRQ active 0 1 0 1 0 IN access 0 1 0 1 1 RINGIN active (MODEM) 0 1 1 0 0 EXTSW active (external suspend switch input) 0 1 1 0 1 RTC alarm 0 1 1 1 1 Software SMI 1 0 0 0 1 VGA access (W A0000~BFFFFH, port 3B0~3BFh, port 3C0-3CFh) 1 0 0 1 0 Serialized IRQ hardware SMI. 1 0 0 1 1 USB hardware SMI. 1 0 1 0 0 GP0 access (R/W GP0 defined area) 1 0 1 0 1 IDE access (IOR/W port 1F0-1F7h, 3F6h, 3F7h, 170-177h, 376h, 377h)
	other reserved



Index 64h	(00h)	Index 66h	(00h)
D7-D4	set the time period for Mode transition (ex. ON mode to DOZE mode) 0 : timer disabled 1-15 : time count	D7-D5	IN event by monitoring IRQ1 (KB, always select) or IRQ12 (ps/2 mouse, option) or IRQ4 (com1,option) or IRQ3 (com2,option)
D3	reserved	D5	IN monitor IRQ12 0 : not selected 1 : selected
D2	Timer count/reset 0 : timer reset 1 : timer count	D6	IN monitor IRQ4 0 : not selected 1 : selected
D1D0	Time Base select for Mode (On, Doze, Standby, Suspend) timer 00 : 1sec 01 : 10sec 10 : 1min 11 : 10min	D7	IN monitor IRQ3 0 : not selected 1 : selected
Index 65h	(00h)	D4	Double counter timebase 0 : disable 1 : enable
D7-D4	set the time-out period of IN timer IN timer is reset by asserting IRQ1, IRQ12, IRQ3, IRQ4 as port 66h selected. 0 : timer disabled 1-15 : time count	D3	GP0 memory region definition 0 : disable 1 : enable
D3	reserved	D2	Clock throttle control 0 : disable 1 : enable
D2	Timer count/reset 0 : timer reset 1 : timer count	D1	VGA event by monitoring I/O write 3B0h-3BFh, 3C0h-3CFh. 0 : not selected 1 : selected
D1D0	Time Base select for IN timer 00 : 1sec 01 : 10sec 10 : 1min 11 : 10min	D0	VGA event by monitoring memory write A0000H-B0000H 0 : not selected 1 : selected



Index 67h (00h)

D7-D5 reserved.

D4-D2 Mode LED control

D3-D2 LED clock period define
00 : 1.0 sec
01 : 2.0 sec
10 : 0.4 sec
11 : 0.8 sec

D4 LED
0 : disable.(default)
1 : enable.

D1-D0 External switch input event cause select

D1 high to low transition
0 : Disable
1 : Enable, i.e. a high to low transition will create an event.

D0 low to high transition
0 : Disable
1 : Enable, i.e. a low to high transition will create an event.

Index 68h (00h)

D7-D0 Clock throttle STPCLKJ low time definition. They define the asserted period of the STPCLKJ signal during clock throttle when 66h bit 2 = '1'.
D7-D0 low time
00000000 always low until trigger condition
00000001 1x16 us
00000010 2x16 us
00000011 3x16 us
00000100 4x16 us
00000101 5x16 us
00000110 6x16 us
00000111 7x16 us
.....
11111111 255x16 us

Index 69h (00h)

D7-D0 Clock throttle STPCLKJ high time definition
They define the deasserted period of the STPCLKJ signal during clock throttle when 66h bit 2 = '1'.
D7-D0 high time
00000000 always high until another enable
signal
00000001 1x16 us
00000010 2x16 us
00000011 3x16 us
00000100 4x16 us
00000101 5x16 us
00000110 6x16 us
00000111 7x16 us
.....
11111111 255x16 us

Index 6Ah (Read only, 00h)

D7 SUSPEND mode timer time-out status
D6 STANDBY mode timer time-out status
D5 DOZE mode timer time-out status
D4-D0 reserved.

Index 6Bh (00h)

D[7:0] shadow I/O port for port 70H data
D[7:0]=I/O port 70h D[7:0]

When system asserts I/O write port 70H (RTC) command, the data are also kept in this index register. In SMI routine, system cannot write data into this port, but it can read back this port data which is the last data system written to port 70h. Before exiting SMI routine, system will write RTC port 70h the value coming from this index.



Index 6Ch APIC chip select address range define.

D7 reserved.

D6 This bit defines address bit 10 is decoded or not.
0 : bit 10 is decoded.
1 : bit 10 is 'don't care' when decode.

D5 -D2 These 4 bits are compared with PCI address AD[15:12] respectively.

D1 -D0 These 2 bits are compared with PCI address AD[11:10] respectively. But when D6 is '1', the AD[10] will not be compared.

Index 6Dh reserved

Index 6Eh ISP shadow I/O port select (00h)
The following is preliminary index for accessing shadow ISP ports:

D7-D5 --> select device
D4-D0 --> select device's ports

D7-D5 000 : reserved
001 : 8254 programmable timer
010 : master 8259
011 : slave 8259
100 : master 8237
101 : slave 8237
110 : reserved
111 : reserved

Direct Memory Access - << 8237 >>

D4-3-2-1-0 :

0 0 0 0 0 master-37 channel[0] Mode register
0 0 0 0 1 master-37 channel[1] Mode register
0 0 0 1 0 master-37 channel[2] Mode register
0 0 0 1 1 master-37 channel[3] Mode register
0 0 1 0 0 master-37 Request register & Mask register combined
0 0 1 0 1 master-37 channel[0] Base Address register Low byte
0 0 1 1 0 master-37 channel[0] Base Address register High byte
0 0 1 1 1 master-37 channel[0] Base Word Count register Low byte
0 1 0 0 0 master-37 channel[0] Base Word Count register High byte
0 1 0 0 1 master-37 channel[1] Base Address register Low byte
0 1 0 1 0 master-37 channel[1] Base Address register High byte
0 1 0 1 1 master-37 channel[1] Base Word Count register Low byte
0 1 1 0 0 master-37 channel[1] Base Word Count register High byte
0 1 1 0 1 master-37 channel[2] Base Address register Low byte
0 1 1 1 0 master-37 channel[2] Base Address register High byte
0 1 1 1 1 master-37 channel[2] Base Word Count register Low byte
1 0 0 0 0 master-37 channel[2] Base Word Count register High byte
1 0 0 0 1 master-37 channel[3] Base Address register Low byte
1 0 0 1 0 master-37 channel[3] Base Address register High byte
1 0 0 1 1 master-37 channel[3] Base Word Count register Low byte
1 0 1 0 0 master-37 channel[3] Base Word Count register High byte
Others : reserved



D4-3-2-1-0:

0 0 0 0 0	slave-37 channel[0] Mode register
0 0 0 0 1	slave-37 channel[1] Mode register
0 0 0 1 0	slave-37 channel[2] Mode register
0 0 0 1 1	slave-37 channel[3] Mode register
0 0 1 0 0	slave-37 Request register & Mask register combined
0 0 1 0 1	slave-37 channel[0] Base Address register Low byte
0 0 1 1 0	slave-37 channel[0] Base Address register High byte
0 0 1 1 1	slave-37 channel[0] Base Word Count register Low byte
0 1 0 0 0	slave-37 channel[0] Base Word Count register High byte
0 1 0 0 1	slave-37 channel[1] Base Address register Low byte
0 1 0 1 0	slave-37 channel[1] Base Address register High byte
0 1 0 1 1	slave-37 channel[1] Base Word Count register Low byte
0 1 1 0 0	slave-37 channel[1] Base Word Count register High byte
0 1 1 0 1	slave-37 channel[2] Base Address register Low byte
0 1 1 1 0	slave-37 channel[2] Base Address register High byte
0 1 1 1 1	slave-37 channel[2] Base Word Count register Low byte
1 0 0 0 0	slave-37 channel[2] Base Word Count register High byte
1 0 0 0 1	slave-37 channel[3] Base Address register Low byte
1 0 0 1 0	slave-37 channel[3] Base Address register High byte
1 0 0 1 1	slave-37 channel[3] Base Word Count register Low byte
1 0 1 0 0	slave-37 channel[3] Base Word Count register High byte
Others	reserved

Interrupt Controller << 8259 >>

D4-3-2-1-0 :

0 0 0 0 0	master-59 ICW1
0 0 0 0 1	master-59 ICW2
0 0 0 1 0	master-59 ICW3
0 0 0 1 1	master-59 ICW4
0 0 1 0 0	master-59 OCW1
0 0 1 0 1	master-59 reserved (OCW2)
0 0 1 1 0	master-59 OCW3
Others	reserved

D4-3-2-1-0 :

0 0 0 0 0	slave-59 ICW1
0 0 0 0 1	slave-59 ICW2
0 0 0 1 0	slave-59 ICW3
0 0 0 1 1	slave-59 ICW4
0 0 1 0 0	slave-59 OCW1
0 0 1 0 1	slave-59 reserved (OCW2)
0 0 1 1 0	slave-59 OCW3
Others	reserved

System Controller << 8254 >>

D4-3-2-1-0 :

0 0 0 0 0	Counter[0] Low byte
0 0 0 0 1	Counter[0] High byte
0 0 0 1 0	Counter[1] Low byte
0 0 0 1 1	Counter[1] High byte
0 0 1 0 0	Counter[2] Low byte
0 0 1 0 1	Counter[2] High byte
Others	reserved

Index 6Fh ISP shadow I/O select port data.(read only, 00h)

Index 70h Serial IRQ (IRQSER) control register (R/W)

D7 Serial IRQ (IRQSER)
0 : Disable
1 : Enable

D6 Stop frame pulse width
0 : 2 PCICLKs
1 : 3 PCICLKs

D5-D2 reserved

D1-D0 Start frame pulse width
00 : 4 PCICLKs
01 : 6 PCICLKs
10 : 8 PCICLKs (default)
11 : reserved

Index 71h Distributed DMA Channel on PCI or ISA side

D2 DMA channel 2
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot

D1 DMA channel 1
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot

D0 DMA channel 0
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot



D7 DMA channel 7
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot

D6 DMA channel 6
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot

D5 DMA channel 5
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot

D4 reserved

D3 DMA channel 3
0 : DMA device on ISA slot (default)
1 : DMA device on PCI slot

Index 72h IDE/USB IDSEL multiplexer select

D7-D4 reserved

D3-D2 IDE IDSEL address when internal IDE enable
00 : A27 (default)
01 : A26
10 : A25
11 : A24

D1-D0 USB IDSEL address when internal USB enable
00 : A31 (default)
01 : A30
10 : A29
11 : A28

Index 73h Distributed DMA base address

D7-D0 Distributed DMA base address

256K byte ROM E,F region partition when ROMCSJ is active:

When D7 is enable and ROMCSJ is active, the E region access (PCI latched address A16 = 0) will map to 3 regions depending on D6-D5, and the F region access (PCI latched address A16=1) will only map to 1 region. This feature is exclusive OR with feature of Index 47h D7 specified.

On-chip USB master INTAJ level to edge transform
0 : disable (bypass)
1 : enable (level to edge)

On-chip USB master INTAJ routing table

D3-2 -1-0	
0 0 0 0	Disable
0 0 0 1	IRQ3
0 0 1 0	IRQ4
0 0 1 1	IRQ7
0 1 0 0	IRQ1
0 1 0 1	reserved
0 1 1 0	reserved
0 1 1 1	reserved
1 0 0 0	IRQ9
1 0 0 1	IRQ10
1 0 1 0	IRQ5
1 0 1 1	IRQ6
1 1 0 0	IRQ11
1 1 0 1	IRQ12
1 1 1 0	IRQ14
1 1 1 1	IRQ15

1 x x 1	SA17=0	SA16=1
1 x 0 0	SA17=0	SA16=0
1 0 1 0	SA17=1	SA16=0
1 1 1 0	SA17=1	SA16=1
0 x x x	SA17=SA17	SA16=SA16

D7 256K byte ROM E,F region partition
0 : disable
1 : enable
This bit should not be concurrently enabled with index 47h D[7]



Index 75h

D7-D5	reserved
D4	On-chip IDE master secondary INTBJ level to edge transform 0 : disable (bypass) 1 : enable (level to edge)
D3-D0	On-chip IDE master secondary INTBJ routing when native mode is enabled D3-2 -1-0
0 0 0 0	Disable
0 0 0 1	IRQ3
0 0 1 0	IRQ4
0 0 1 1	IRQ7
0 1 0 0	IRQ1
0 1 0 1	reserved
0 1 1 0	reserved
0 1 1 1	reserved
1 0 0 0	IRQ9
1 0 0 1	IRQ10
1 0 1 0	IRQ5
1 0 1 1	IRQ6
1 1 0 0	IRQ11
1 1 0 1	IRQ12
1 1 1 0	IRQ14
1 1 1 1	IRQ15

Index 76h reserved for BIOS read/write

Index 77h reserved for BIOS read/write

Index 78h

D7	USB priority 0 : fair 1 : high priority
D6-D0	reserved

Index 79h-FFh reserved

4.1.2 IDE master configuration registers

Before programming IDE master, the configuration register 46h bit4 of function 0 must be set to '1'.

Byte Index	Definition	R/W	Expected Value
1, 0	Vender ID	R	10B9h
3, 2	Device ID	R	5219h
5, 4	Command	R/W	0000h
7, 6	Status	R/W	0280h
8	Revision ID	R	20h
B, A, 9	Class Code	R	0101FAh
0Eh	Header Type	R	00h
13h-10h	Base Address Regs	R/W	000001F1h
17h-14h	Base Address Regs	R/W	000003F5h
1Bh-18h	Base Address Regs	R/W	00000171h
1Fh-1Ch	Base Address Regs	R/W	00000375h
23h-20h	Base Address Regs	R/W	0000F001h
2Ch	Subsystem Vendor ID	R	00000000h
3Ch	Interrupt Line	R/W	00000000h
3Dh	Interrupt Pin	R/W	00000001h
3Eh	Min_Gnt	R	00000002h
3Fh	Max_Lat	R	00000004h

PCI IDE Controller I/O Space Registers Definition.

The Primary and Secondary Channel can be disabled by setting Byte 09h.

Byte 09h - D7 - Bus master IDE

0 : No, it is not a bus master IDE.
1 : Yes, it is a Bus master IDE.



Byte 09h - D6 - Report IDE channel status

- 0 : No, this is the default zero value of PCI 2.1 specification.
- 1 : Yes, D4-5 can be queried to determine status of the IDE controller.

Byte 09h - D5 - Primary Channel

- 0 : No, the Primary channel is disabled.
- 1 : Yes, the Primary channel is enabled.

Byte 09h - D4 - Secondary Channel

- 0 : No, the Secondary channel is disabled.
- 1 : Yes, the Secondary channel is enabled.

Byte 09h - D3 - Secondary channel support

- 0 : compatibility only
- 1 : both compatibility and native mode.

Byte 09h - D2 - Operation of Secondary channel

- 0 : compatibility mode
- 1 : Native mode

Byte 09h - D1 - Primary channel support

- 0 : compatibility only.
- 1 : both compatibility and native mode.

Byte 09h - D0 - Operation of Primary channel

- 0 : compatibility mode
- 1 : Native mode

2. The PIO Mode IDE I/O Space Define.

a. Compatibility Mode.

Primary channel I/O space is from 1F0H to 1F7H and 3F6H. Secondary channel I/O space is from 170H to 177H and 376H.

b. Native Mode.

Primary Channel I/O space can be programmed at 10H and 14H. The I/O range is 8bytes that is described at 10H and 1 byte is described at 14H. Secondary Channel I/O space can be programmed at 18H and 1CH. The I/O range is 8 bytes that is described at 18H and 1 byte is described at 1Ch.

3. Bus Master IDE Register Description.

The Bus master IDE function uses 16 bytes of I/O space. All bus master IDE I/O space can be accessed as byte, word, or Dword quantities. The description of the 16 bytes of I/O registers are as follows :

Offset from Base Address	Register	Register Access
00h	Bus Master IDE Command Register Primary	R/W
01h	Device Specific	
02h	Bus Master IDE Status Register Primary	RWC
03h	Device Specific	
04h-07h	Bus Master IDE PRD Table Address Primary	R/W
08h	Bus Master IDE Command Register Secondary	R/W
09h	Device Specific	
0Ah	Bus Master IDE Status Register Secondary	RWC
0Bh	Device Specific	
0Ch-0Fh	Bus Master IDE PRD Table Address Secondary	R/W



a. Register Name: Bus Master IDE Command register
 Address Offset:
 Primary Channel - Base address defined in 20H + 00H
 Secondary Channel - Base address defined in 20H + 08H
 Base address : F001H
 Default Value : 00H
 Attribute : Read/Write
 Size : 8 bits

Bit	Description
7-4	Reserved. must be 0.
3	Read or Write Control. This bit sets the direction of the bus master transfer. 0 : PCI bus master read 1 : PCI bus master write. This bit must not be changed when the bus master function is active.
2-1	reserved. must be 0.
0	Start/Stop Bus Master. Writing a '1' to this bit enables bus master operation of the controller. Bus Master operation begins when this bit is detected changing from a zero to a one. The controller will transfer data between the IDE device and memory only when this bit is set. Master operation can be halted by writing a '0' to this bit. All state information is lost when a '0' is written; Master mode operation cannot be stopped and then resumed. If this bit is reset while bus master operation is still active and the drive has not yet finished its data transfer, the bus master command is said to be aborted and data transferred from the drive maybe discarded before being written to system memory. This bit is intended to be reset after the data transfer is completed, as indicated by either the Bus Master IDE active bit or the interrupt bit of the Bus master IDE status register for that IDE channel being set, or both.

b. Register Name: Bus Master IDE Status Register
 Address Offset :
 Primary Channel - Base address defined in 20H + 02H
 Secondary Channel - Base address defined in 20H + 0AH
 Base Address : F001H
 Default Value: 00H
 Attribute: Read/Write
 Size: 8 bits

Bit	Description
D7	Simplex Only. (RO) This bit indicates whether or not both bus master channels (primary and secondary) can be operated at the same time. 0 : channels operate independently and can be used at a time. 1 : only one channel can be used at a time.
D6	Drive 1 DMA capable. (R/W) This bit is set by device dependent code (BIOS or device driver) to indicate that drive 1 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance.
D5	Drive 0 DMA capable. (R/W) This bit is set by device dependent code (BIOS or device driver) to indicate that drive 0 for this channel is capable of DMA transfers, and that the controller has been initialized for optimum performance.
D4-D3	Reserved. must be 0.
D2	Interrupt. This bit is set by the rising edge of the IDE interrupt line. This bit is cleared when a '1' is written to it by software. Software can use this bit to determine if an IDE device has asserted its interrupt line. When this bit is one, all data transferred from the drive is visible in system memory.
D1	Error. This bit is set when the controller encounters an error in transferring data to/from memory. The exact error condition is bus specific and can be determined in a bus specific manner. This bit is cleared when a '1' is written to it by software.
D0	Bus Master IDE active. This bit is set when the Start bit is written to the Command Register. This bit is cleared when the last transfer for a region is performed, where EOT for that region is set in the region descriptor. It is also cleared when the Start bit is cleared in the Command register. When this bit is read as a zero, all data transferred from the drive during the previous bus master command is visible in system memory, unless the bus master command was



aborted.

c. Register Name : Descriptor Table Pointer Register

Primary Channel - Base address defined in 20H + 04H

Secondary Channel - Base address defined in 20H + 0CH

Base address: F001H

Default Value : 00000000H

Attribute: Read/Write

Size: 32 bits

Bit	Description
D31-2	Base address of Descriptor table. Corresponds to A[31:2]
D1-0	Reserved.

4. The Physical Region Descriptor Table

Before the controller starts a master transfer it is given a pointer to a Physical Region Descriptor Table. This table contains some number of Physical Region Descriptor (PRD) which describe areas of memory that are involved in the data transfer. The PRD table must be aligned on a 4 bytes boundary and the table cannot cross a 64K boundary in memory. The PRD table as follow. The EOT described "END of TABLE". It means that this transaction is ending.



Index 50h	R/W (00h)	Index 51h	R/W (00h)
CFG :	Configuration register		reset and testing register
D0	enable internal IDE function 0 : disable(default) 1 : enable	D0	CFG_FIFO_TEST, FIFO test mode enable 0 : disable(default) 1 : enable
D1	read programming interface bits 6-4 0 : programming interface bits 6-4 are reserved (always 0) 1 : normal read (default)	D1 mode	CFG_LATEST, latency timer test enable 0 : disable(default) 1 : enable
D2	reserved		
D3	CFG_BEJDEC 0 : decode 3F6H and 376H that only uses address 1 : use byte enable decoding	D2	CFG_ATA_TEST, Auto Polling Test mode enable 0 : disable(default) 1 : enable
D4	Resolving INTAJ select forces INTAJ to generate 2 pulses when there are 2 interrupts pending in the chip.default to '1', enable.	D3	reserved
D5	only decodes the third byte of BASE2 and BASE4 during native mode 0 : all 4 bytes are master IDE's cycle (default) 1 : only the 3rd byte is master IDE's cycle	D4	CFG_RSTCH1, soft reset Writing a '1' to this bit will reset the ATASTATE and AUTOPOL1. It generates a one cycle pulse only.
		D5	CFG_RSTCH2, soft reset Writing a '1' to this bit will reset the ATASTATE and AUTOPOL2. It generates a one cycle pulse only.
		D6	CFG_SOFTRST, soft reset Writing a '1' to this bit will reset all the blocks except the configuration space. It generates a one cycle pulse only.
		D7	CFG_CHIPRST, chip reset Writing a '1' to this bit will reset the whole chip as hardware reset. It generates a one cycle pulse only.



Index 52h	R/W (00h) CFG_USE_CMDT and CFG_FIFO_DEPTH	Index 57h	R/W (00h)
D6-4	CFG_FIFO_DEPTH indicates FIFO depth by quadruple word count (8 bytes), and only 1 bit can be 1 in this field	FIFO_SHLD3	FIFO threshold of secondary channel drive 1
D3-0	CFG_USE_CMDT bit 0 forces the drive 0 of primary channel to use command block timing register for data transfer bit 1 forces the drive 1 of primary channel to use command block timing register for data transfer bit 2 forces the drive 0 of secondary channel to use command block timing register for data transfer bit 3 forces the drive 1 of secondary channel to use command block timing register for data transfer	D7-6	Operation level Define the slave operation level
Index 54h	R/W (00h)	D4-0	FIFO threshold register Define when to start master transaction
FIFO_SHLD0	FIFO threshold of primary channel drive 0	Index 58h	R/W (00h)
D7-6	Operation level Define the slave operation level	SLV_AST1	Primary channel address setup timing register
D4-0	FIFO threshold register Define when to start master transaction	D7-3	reserved
Index 55h	R/W (00h)	D2-0	Address setup count 000 : 8 clks (Default) 001 : 1 clks 010 : 2 clks 011 : 3 clks 100 : 4 clks 101 : 5 clks 110 : 6 clks 111 : 7 clks
FIFO_SHLD1	FIFO threshold of primary channel drive 1	Index 59h	R/W (00h)
D7-6	Operation level Define the slave operation level	SLV_CMDT1	Primary channel command block timing register
D4-0	FIFO threshold register Define when to start master transaction	D3-0	Command recovery count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks
Index 56h	R/W (00h)		
FIFO_SHLD2	FIFO threshold of secondary channel drive 0		
D7-6	Operation level Define the slave operation level		
D4-0	FIFO threshold register Define when to start master transaction		

D7-4	Command active count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks	Index 5Bh SLV_DRWT1 read/write	R/W (00h) Primary channel Drive 1 data timing register
Index 5Ah SLV_DRWT0:	R/W (00h) Primary channel Drive 0 data read/write timing register	D7-4	Data read/write active count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks
D7-4	Data read/write active count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks	D3-0	Data read/write recovery count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks
D3-0	Data read/write recovery count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks	Index 5Ch SLV_AST2	R/W (00h) Secondary channel address setup timing register
		D7-3	reserved
		D2-0	Address setup count 000 : 8 clks (Default) 001 : 1 clks 010 : 2 clks 011 : 3 clks 100 : 4 clks 101 : 5 clks 110 : 6 clks 111 : 7 clks



Index 5Dh R/W (00h)
SLV_CMDT2 Secondary channel command block
timing register

D7-4 Command active count
0000 : 16 clks (Default)
0001 : 1 clks
0010 : 2 clks
0011 : 3 clks
0100 : 4 clks
0101 : 5 clks
0110 : 6 clks
0111 : 7 clks
1000 : 8 clks
1001 : 9 clks
1010 : 10 clks
1011 : 11 clks
1100 : 12 clks
1101 : 13 clks
1110 : 14 clks
1111 : 15 clks

D3-0 Command recovery count
0000 : 16 clks (Default)
0001 : 1 clks
0010 : 2 clks
0011 : 3 clks
0100 : 4 clks
0101 : 5 clks
0110 : 6 clks
0111 : 7 clks
1000 : 8 clks
1001 : 9 clks
1010 : 10 clks
1011 : 11 clks
1100 : 12 clks
1101 : 13 clks
1110 : 14 clks
1111 : 15 clks

Index 5Eh R/W (00h)
SLV_DRWT2 Secondary channel Drive 0 data
read/write timing register

D7-4 Data read/write active count
0000 : 16 clks (Default)
0001 : 1 clks
0010 : 2 clks
0011 : 3 clks
0100 : 4 clks
0101 : 5 clks
0110 : 6 clks
0111 : 7 clks
1000 : 8 clks
1001 : 9 clks
1010 : 10 clks
1011 : 11 clks
1100 : 12 clks
1101 : 13 clks
1110 : 14 clks
1111 : 15 clks

D3-0 Data read/write recovery count
0000 : 16 clks (Default)
0001 : 1 clks
0010 : 2 clks
0011 : 3 clks
0100 : 4 clks
0101 : 5 clks
0110 : 6 clks
0111 : 7 clks
1000 : 8 clks
1001 : 9 clks
1010 : 10 clks
1011 : 11 clks
1100 : 12 clks
1101 : 13 clks
1110 : 14 clks
1111 : 15 clks



Index 5Fh SLV_DRWT3	R/W (00h) Secondary channel Drive 1 data read/write timing register	Index 66h ATA_SECCNTR	read only (00h) sector count counter for counting in ATA state machine
D7-4	Data read/write active count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks	Index 67h ATA_BLKCNTR	read only (00h) block size counter for counting in ATA state machine
D3-0	Data read/write recovery count 0000 : 16 clks (Default) 0001 : 1 clks 0010 : 2 clks 0011 : 3 clks 0100 : 4 clks 0101 : 5 clks 0110 : 6 clks 0111 : 7 clks 1000 : 8 clks 1001 : 9 clks 1010 : 10 clks 1011 : 11 clks 1100 : 12 clks 1101 : 13 clks 1110 : 14 clks 1111 : 15 clks	Index 68h SLV_BLKSZ0	read only (00h) block size register of device 0 on primary channel
		Index 69h SLV_BLKSZ1	read only (00h) block size register of device 1 on primary channel
		Index 6Ah SLV_BLKSZ2	read only (00h) block size register of device 0 on secondary channel
		Index 6Bh SLV_BLKSZ3	read only (00h) block size register of device 1 on secondary channel
		Index 6Ch SLV_CH1SEC	read only (00h) primary channel sector count register This register is the duplicate of 1F2
		Index 6Dh SLV_CH2SEC:	read only (00h) secondary channel sector count register This register is the duplicate of 172
Index 60-61h MAS_PRD_CNTR:	read only (00h) master byte counter for each PRD table entry	Index 6Eh SLV_CH1CMD	read only (00h) primary channel command register This register is the duplicate of 1F7
Index 62h PI_LMTR_CNT	read only (00h) latency timer of PCI interface	Index 6Fh SLV_CH2CMD	read only (00h) secondary channel command register This register is the duplicate of 177
Index 63h	read only (00h)		
D0	PI_LTOUT latency timer expire indicator	Index 70h SLV_CH1BCL	read only (00h) primary channel byte count low register This register is the duplicate of 1F4
Index 64-65h ATA_BYTECNTR:	read only (0000h) byte counter for counting in ATA state machine		

Index 71h read only (00h)
SLV_CH1BCH primary channel byte count high register. This register is the duplicate of 1F5

Index 72h read only (00h)
SLV_CH2BCL secondary channel byte count low register
This register is the duplicate of 174

Index 73h read only (00h)
SLV_CH2BCH secondary channel byte count high register
This register is the duplicate of 175

Index 74h read only (00h)

D7 FIFO_OVERRD
'1' means error condition occurred that FIFO is over read.
This bit must be cleared by reset.

D6 FIFO_OVERWR
'1' means error condition occurred that FIFO is over written.
This bit must be cleared by reset.

D5-0 FIFO_FLAG
Indicates how many words are in FIFO currently. It is binary coded.

Index 75h read only (00h)

D3 Secondary channel drive select (the duplicate of 176 bit 4)
0 : select drive 2
1 : select drive 3

D2 Primary channel drive select (the duplicate of 1F6 bit 4)
0 : select drive 0
1 : select drive 1

D1 Secondary channel interrupt status
0 : no interrupt pending
1 : interrupt pending

D0 Primary channel interrupt status
0 : no interrupt pending
1 : interrupt pending

Index 76h read only (00h)

D6-4 Secondary channel's status
D4 - error
D5 - DRQ
D6 - busy

D2-0 Primary channel's status
D0 - error
D1 - DRQ
D2 - busy

Index 78h R/W (00h)

D7-0 IDE clock's frequency (default value is 33 = 21H)

4.1.3 USB Register Description

4.1.3.1 USB PCI Configuration Register

M1523B's USB will respond to CPU/PCI configuration access for which AD31 is high in address phase, i.e. IDSEL = AD31.

Index 01h-00h Read only (10B9h)
Vendor ID Register

D15-D0(10B9h) This is a 16-bit value assigned to Acer Labs Inc. This register is combined with 03h-02h uniquely to identify any PCI device. Write to this register has no effect.

Index 03h-02h Read only (5237h)
Device ID Register

D15-D0(5237h) This register holds a unique 16-bit value assigned to a device, and combined with the vendor ID, it identifies any PCI device.



Index 05h-04h Read/Write (0000h)
Command Register

D15-10(0h)	Reserved Bits. These bits are always 0.
D9(0b)	Back to Back enable. M1523B's USB only acts as a master to a single device, so this functionality is not needed. This bit is always 0.
D8(0b)	Enable the SERRJ driver When this bit is set, M1523B's USB will enable SERRJ output driver. This bit is reset to 0 and will set to 1 when it detects an address parity error. SERRJ is not asserted if this bit is 0.
D7(0b)	Wait Cycle Control - M1523B's USB does not need to insert a wait state between the address and data on the AD lines. This bit is always 0.
D6(0b)	Respond to Parity Errors If set to 1, M1523B's USB will assert PERRJ when it is the agent receiving data AND it detects a data parity error. PERRJ is not asserted if this bit is 0.
D5(0b)	Enable VGA Palette Snooping This bit is always 0.
D4(0b)	Memory Write and Invalidate command If set to 1, M1523B's USB is enabled to run Memory Write and Invalidate commands. The Memory Write and Invalidate Command will only occur if the cacheline size is set to 32 bytes and the memory write is exactly one cacheline.
D3(0b)	Enable Special Cycle M1523B's USB does not run special cycles on PCI. This bit is always 0.
D2(0b)	Enable PCI Master If set to 1, M1523B's USB is enabled to run PCI Master cycles.
D1(0b)	Enable Response to Memory Access If set to 1, M1523B's USB is enabled to respond as a target to memory cycles.
D0(0b)	Enable Response to I/O Access If set to 1, M1523B's USB is enabled to respond as a target to I/O cycles.

Index 07h-06h Read only, Write clear (0280h)
Status Register

D15(0b)	Detected Parity Error. This bit is set by M1523B's USB to 1 whenever it detects a parity error, even if the Respond to Parity Errors bit (command register, bit 6) is disabled. This bit is cleared (reset to 0) by writing a 1 to it.
D14(0b)	SERRJ Status. This bit is set by M1523B's USB to 1 whenever it detects a PCI address parity error. This bit is cleared (reset to 0) by writing a 1 to it.
D13(0b)	Received Master Abort Status. This bit is set to 1 when M1523B's USB, acting as a PCI master, aborts a PCI bus memory cycle. This bit is cleared (reset to 0) by writing a 1 to it.
D12(0b)	Received Target Abort Status. This bit is set to 1 when a M1523B's USB generated PCI cycle (M1523B's USB is the PCI master) is aborted by a PCI target. This bit is cleared (reset to 0) by writing a 1 to it.
D11(0b)	Sent Target Abort Status. This bit is set to 1 when M1523B's USB signals target abort. This bit is cleared (reset to 0) by writing a 1 to it.
D10-9(01b)	DEVSELJ timing Read only bits indicating DEVSELJ timing when performing a positive decode. 00 : Fast 01 : Medium 10 : Slow Since DEVSELJ is asserted by M1523B's USB to meet the medium timing, these bits are encoded as 01b.
D8(0b)	Data Parity Reported. Set to 1 if the Respond to Parity Error bit (Command Register bit 6) is set, and M1523B's USB detects PERRJ asserted while acting as PCI master (whether PERRJ was driven by M1523B's USB or not).
D7(1b)	Fast Back-to-Back Capable. M1523B's USB does support fast back-to-back transactions when the transactions are not to the same agent. This bit is always 1.



D6-D0(0h) Reserved Bits -
These bits are always 0.

Index 08h Read only (03h)
Revision ID Register

D7-D0(03h) Functional Revision Level (00000011b)

Index 0B-09h Read only (0C0310h)
Class Code Register

D23-D0(0C0310) This register identifies the generic function of M1523B's USB the specific register level programming interface. The Base Class is 0Ch (Serial Bus Controller). The SubClass is 03h (Universal Serial Bus). The Programming Interface is 10h (OpenHCI).

Index 0Ch Read/Write (00h)
Cache Line Size

D7-D0(0h) This register identifies the system cacheline size in units of 32-bit words. M1523B's USB will only store the value of bit 3 in this register since the cacheline size of 32 bytes is the only value applicable to the design. Any value other than 08h written to this register will be read back as 00h.

Index 0Dh Read/Write (00h)
Latency Timer

D7-D0(0h) This register identifies the value of latency timer in PCI clocks for PCI bus master cycles.

Index 0Eh Read only (00h)
Header Type Register

D7-D0(0h) This register identifies the type of predefined header in the configuration space. Since M1523B's USB is a single function device and not a PCI-to-PCI bridge, this byte should be read as 00h.

Index 0Fh Read only (00h)
BIST

D7-D0(0h) This register identifies the control and status of Built In Self Test. M1523B's USB does not implement BIST, so this register is read only.

This register identifies the base address of a contiguous memory space in main memory. POST will write all 1's to this register, then read back the value to determine how big a memory space is requested. After allocating the requested memory, POST will write the upper byte with the base address.

Index 13-10h Read/Write (00000000h)
Base Address Register

D31-D12(0h) Base Address. POST writes the value of the memory base address to this register.

D11-D4(0h) Always 0. Indicates a 4K byte address range is requested

D3(0b) Always 0. Indicates there is no support for prefetchable memory.

D2-D1(0h) Always 0. Indicates that the base register is 32-bit wide and can be placed anywhere in 32-bit memory space.

D0(0b) Always 0. Indicates that the operational registers are mapped into memory space.



Index 3Ch Read/Write (00h)
Interrupt Line Register

D7-D0(0h) This register identifies which of the system interrupt controllers the devices interrupt pin is connected to. The value of this register is used by device drivers and has no direct meaning to Hydra.

Index 3Dh Read only (01h)
Interrupt Pin Register

D7-D0(01h) This register identifies which interrupt pin a device uses. Since M1523B's USB uses INTAJ, this value is set to 01h.

Index 3Eh Read only (00h)
Min Gnt Register

D7-D0(0h) This register specifies the desired settings for how long a burst M1523B's USB needs assuming a clock rate of 33 Mhz. The value specifies a period of time in units of 1/4 microsecond.

Index 3Fh Read only (00h)
Max Lat Register

D7-D0(0h) This register specifies the desired settings for how often M1523B's USB needs access to the PCI bus assuming a clock rate of 33 Mhz. The value specifies a period of time in units of 1/4 microsecond.

Index D43-40h Read/Write (0XXXXXXXh)
ASIC Test Mode Enable Register

D31-D0 This Dword is used for testing, user is not allowed to write this Dword with the value other than 0h for normal operation. And any value read from this Dword does not mean anything to the user.

Index 44h Read/Write (00h)
ASIC Operational Mode Enable Register

D7-D0(0h) This byte is used for testing, users are not allowed to write this byte with the value other than 0h for normal operation. And any value read from this byte does not mean anything to the user.

4.1.3.2 OpenHCI Registers

Index 03-00h Read only (00000110h)
HcRevision Register

D7-D0(10h) Revision

This read-only field contains the BCD representation of the version of the OpenHCI specification that is implemented by this HC. For example, a value of 11h corresponds to version 1.1. The M1523B's USB is implemented by OpenHCI specification version 1.0.

D8(1b) This read-only field is 1 to indicate that the legacy support registers are present in this HC.

D31-D9(0h) reserved. Read/Write 0's.

The HcControl register defines the operating modes for the Host Controller. Most of the fields in this register are only modified by the Host Controller Driver, except Host-ControllerFunctionalState and RemoteWakeUp-Connected.



Index 07-04h Read/Write (00000000h)
HcControl Register

D1-D0(00b) ControlBulkServiceRatio

This specifies the service ratio between Control and Bulk EDs. Before processing any of the nonperiodic lists, HC must compare the ratio specified with its internal count on how many non-empty Control EDs have been processed. In determining whether to continue serving another Control ED or switching to Bulk EDs, the internal count will be retained when crossing the frame boundary. In case of reset, HCD is responsible for restoring this value.

D2(0b) PeriodicListEnable

This bit is set to enable the processing of the periodic list in the next Frame. If cleared by HCD, processing of the periodic list does not occur after the next SOF. HC must check this bit before it starts processing the list.

D3(0b) IsochronousEnable

This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame (not the current Frame).

D4(0b) ControlListEnable

This bit is set to enable the processing of the Control list in the next Frame. If cleared by HCD, processing of the Control list does not occur after the next SOF. HC must check this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcControlCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcControlCurrentED before re-enabling processing of the list.

D5(0b) BulkListEnable

This bit is set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, processing of the Bulk list does not occur after the next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcBulkCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcBulkCurrentED before re-enabling processing of the list.

D7-D6(00b) HostControllerFunctionalState
This field is used to set the Host Controller state. The state encodings are:
00b: USBRESET
01b: USBRESUME
10b: USBOPERATIONAL
11b: USBSUSPEND

A transition to USBOPERATIONAL from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartofFrame field of HcInterruptStatus. This field may be changed by HC only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port. HC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports.

D8(0b) InterruptRouting

This bit determines the routing of interrupts generated by events registered in HcInterruptStatus. If clear, all interrupts are routed to the normal host bus interrupt mechanism. If set, interrupts are routed to the System Management Interrupt (SMI). HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.

D9(0b) RemoteWakeupConnected

This bit indicates whether HC supports remote wakeup signaling. If remote wakeup is supported and used by the system, it is the responsibility of system firmware to set this bit during POST. HC clears the bit upon a hardware reset but does not alter it upon a software reset.

D10(0b) RemoteWakeupConnectedEnable

This bit is used by HCD to enable or disable the remote wakeup feature upon the detection of upstream resume signaling. When this bit is set and the ResumeDetected bit in HcInterruptStatus is set, a remote wakeup is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.



D31-11(0h) reserved. Read/Write 0's

The HcCommandStatus register is used by the Host Controller to receive commands issued by the Host Controller Driver, as well as reflecting the current status of the Host Controller. To the Host Controller Driver, it appears to be a "write to set" register. The Host Controller Driver may issue multiple distinct commands to the Host Controller without concern for corrupting previously issued commands. The Host Controller Driver has normal read access to all bits.

Index 0B-08h Read/Write (00000000h)
HcCommandStatus Register

D0(0b) HostControllerReset

This bit is set by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the USB_SUSPEND state in which most of the operational registers are reset except those stated otherwise; e.g., the InterruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation within 10 ms. This bit, when set, will not cause a reset to the Root Hub and no subsequent reset signaling will be asserted to its downstream ports.

D1(0b) ControlListFilled

This bit is used to indicate whether there are any TDs on the Control list. It should be set by HCD whenever it adds a TD to an ED in the Control list. When HC begins to process the head of the Control list, it checks this bit. As long as ControlListFilled is 0, HC will not start processing the Control list. If this bit is 1, HC will start processing the Control list and will set ControlListFilled to 0. If HC finds a TD on the list, then HC will set ControlListFilled to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set ControlListFilled, then ControlListFilled will still be 0 when HC completes processing the Control list and Control list processing will stop.

D2(0b) BulkListFilled

This bit is used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list. When HC begins to process the head of the Bulk list, it checks this bit. As long as BulkListFilled is 0, HC will not start processing the Bulk list. If BulkListFilled is 1, HC will start processing the Bulk list and will set this bit to 0. If HC finds a TD on the list, then HC will set BulkListFilled to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set BulkListFilled, then BulkListFilled will still be 0 when HC completes processing the Bulk list and Bulk list processing will stop.

D3(0b) OwnershipChangeRequest

This bit is set by an OS HCD to request a change of control of the HC. When set, HC will set the OwnershipChange field in HcInterruptStatus. After the changeover, this bit is cleared and remains so until the next request from OS HCD.

D15-4(0h) reserved. Read/Write 0's

D17-16(00b) ScheduleOverrunCount (Read only)

These bits are incremented on each scheduling overrun error. It is initialized to 00b and wraps around at 11b. This will be incremented when a scheduling overrun is detected even if SchedulingOverrun in HcInterruptStatus has already been set. This is used by HCD to monitor any persistent scheduling problems.

D31-18(0h) reserved. Read/Write 0's

This register provides status on various events that cause hardware interrupts. When an event occurs, HC sets the corresponding bit in this register. When a bit becomes set, a hardware interrupt is generated if the interrupt is enabled in the HcInterruptEnable register and the MasterInterruptEnable bit is set. The Host Controller Driver may clear specific bits in this register by writing '1' to bit positions to be cleared. The Host Controller Driver may not set any of these bits. The HC will never clear the bit.



Index 0F-0Ch Read/Write (00000000h)
HcInterruptStatus Register

D0(0b) SchedulingOverrun

This bit is set when the USB schedule for the current Frame overruns and after the update of Hcca-FrameNumber. A scheduling overrun will also cause the SchedulingOverrunCount of HcCommand-Status to be incremented.

D1(0b) WritebackDoneHead

This bit is set immediately after HC has written HcDoneHead to HccaDoneHead. Further updates of the HccaDoneHead will not occur until this bit has been cleared. HCD should only clear this bit after it has saved the content of HccaDoneHead.

D2(0b) StartOfFrame

This bit is set by HC at each start of a frame and after the update of HccaFrameNumber. HC also generates an SOF token at the same time.

D3(0b) ResumeDetected

This bit is set when HC detects that a device on the USB is asserting resume signaling. It is the transition from no resume signaling to resume signaling causing this bit to be set. This bit is not set when HCD sets the USBRESUME state.

D4(0b) UnrecoverableError

This event is not implemented and is hardcoded to '0'. All writes are ignored.

D5(0b) FrameNumberOverflow

This bit is set when the MSB of HcFmNumber (bit 15) changes value, from 0 to 1 or from 1 to 0, and after HccaFrameNumber has been updated.

D6(0b) RootHubStatusChange

This bit is set when the content of HcRhStatus or the content of any of HcRhPortStatus[1:2] has changed.

D29-7(0h) reserved. Read/Write 0's

D30(0b) OwnershipChange

This bit is set by HC when HCD sets the OwnershipChangeRequest field in HcCommandStatus. This event, when unmasked, will always generate a System Management Interrupt (SMI) immediately.

D31(0b) reserved. Read/Write 0

Each enable bit in the HcInterruptEnable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptEnable register is used to control which events generate a hardware interrupt. When a bit is set in the HcInterruptStatus register AND the corresponding bit in the HcInterruptEnable register is set AND the MasterInterruptEnable bit is set, then a hardware interrupt is requested on the host bus.

Writing a '1' to a bit in this register sets the corresponding bit, whereas writing a '0' to a bit in this register leaves the corresponding bit unchanged. On read, the current value of this register is returned.

Index 13-10h Read/Write (00000000h)
HcInterruptEnable Register

D0(0b) SchedulingOverrunEnable

0: Ignore
1: Enable interrupt generation due to Scheduling Overrun.

D1(0b) WritebackDoneHeadEnable

0: Ignore
1: Enable interrupt generation due to Writeback Done Head.

D2(0b) StartOfFrameEnable

0: Ignore
1: Enable interrupt generation due to Start of Frame.

D3(0b) ResumeDetectedEnable

0: Ignore
1: Enable interrupt generation due to Resume Detected.

D4(0b) UnrecoverableErrorEnable

This event is not implemented. All writes to this bit will be ignored.

D5(0b) FrameNumberOverflowEnable

0: Ignore
1: Enable interrupt generation due to Frame Number Overflow.

D6(0b) RootHubStatusChangeEnable

0: Ignore
1: Enable interrupt generation due to Root Hub Status Change.



D29-7(0h)	reserved. Read/Write 0's
D30(0b)	OwnershipChangeEnable 0: Ignore 1: Enable interrupt generation due to Ownership Change.
D31(0b)	MasterInterruptEnable This bit is a global interrupt enable. A write of `1' allows interrupts to be enabled via the specific enable bits listed above.

Each disable bit in the HcInterruptDisable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptDisable register is coupled with the HcInterruptEnable register. Thus, writing a '1' to a bit in this register clears the corresponding bit in the HcInterruptEnable register, whereas writing a '0' to a bit in this register leaves the corresponding bit in the HcInterruptEnable register unchanged. On read, the current value of the HcInterruptEnable register is returned.

Index 17-14h	Read/Write (00000000h) HcInterruptDisable Register
D0(0b)	SchedulingOverrunEnable 0: Ignore 1: Disable interrupt generation due to Scheduling Overrun.
D1(0b)	WritebackDoneHeadEnable 0: Ignore 1: Disable interrupt generation due to Writeback Done Head.
D2(0b)	StartOfFrameEnable 0: Ignore 1: Disable interrupt generation due to Start of Frame.
D3(0b)	ResumeDetectedEnable 0: Ignore 1: Disable interrupt generation due to Resume Detected.
D4(0b)	UnrecoverableErrorEnable This event is not implemented. All writes to this bit will be ignored.
D5(0b)	FrameNumberOverflowEnable 0: Ignore 1: Disable interrupt generation due to Frame Number Overflow.
D6(0b)	RootHubStatusChangeEnable 0: Ignore 1: Disable interrupt generation due to Root Hub Status Change.
D29-7(0h)	reserved. Read/Write 0's
D30(0b)	OwnershipChangeEnable 0: Ignore 1: Disable interrupt generation due to Ownership Change.
D31(0b)	MasterInterruptEnable This bit is a global interrupt disable. A write of `1' disables all interrupts.



The HcHCCA register contains the physical address of the Host Controller Communication Area. The alignment is 256 bytes; therefore, bits 0 through 7 must always return '0' when read. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.

Index 1B-18h Read/Write (00000000h)
HcHCCA Register

D31-D8(0h) HCCA Pointer to HCCA base address.

D7-D0(0h) reserved. Read/Write 0's

Index 1F-1Ch Read/Write (00000000h)
HcPeriodCurrentED Register

D31-4(0h) PeriodCurrentED

D3-0(0h) reserved. Read/Write 0's

This is used by HC to point to the head of one of the Periodic lists which will be processed in the current Frame. The content of this register is updated by HC after a periodic ED has been processed. HCD may read the content in determining which ED is currently being processed at the time of reading.

Index 23-20h Read/Write (00000000h)
HcControlHeadED Register

D31-4(0h) ControlHeadED

D3-0(0h) reserved. Read/Write 0's

HC traverses the Control list starting with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of HC.

Index 27-24h Read/Write (00000000h)
HcControlCurrentED Register

D31-4(0h) ControlCurrentED

D3-0(0h) reserved. Read/Write 0's

This pointer is advanced to the next ED after serving the present one. HC will continue processing the list from where it left off in the last Frame. When it reaches the end of the Control list, HC checks the ControlListFilled in HcCommandStatus. If set, it copies the content of HcControlHeadED to HcControlCurrentED and clears the bit. If not set, it does nothing. HCD is allowed to modify this register only when the ControlListEnable of HcControl is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to zero to indicate the end of the Control list.

Index 2B-28h Read/Write (00000000h)
HcBulkHeadED Register

D31-4(0h) BulkHeadED

D3-0(0h) reserved. Read/Write 0's

HC traverses the Bulk list starting with the HcBulkHeadED pointer. The content is loaded from HCCA during the initialization of HC.

Index 2F-2Ch Read/Write (00000000h)
HcBulkCurrentED Register

D31-4(0h) BulkCurrentED

D3-0(0h) reserved. Read/Write 0's

This is advanced to the next ED after the HC has served the present one. HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk list, HC checks the ControlListFilled of HcControl. If set, it copies the content of HcBulkHeadED to HcBulkCurrentED and clears the bit. If it is not set, it does nothing. HCD is only allowed to modify this register when the BulkListEnable of HcControl is cleared. When set, the HCD only reads the instantaneous value of this register. This is initially set to zero to indicate the end of the Bulk list.



Index 33-30h Read/Write (00000000h)
HcDoneHead Register

D31-4(0h) DoneHead
D3-0(0h) reserved. Read/Write 0's

When a TD is completed, HC writes the content of HcDoneHead to the NextTD field of the TD. HC then overwrites the content of HcDoneHead with the address of this TD. This is set to zero whenever HC writes the content of this register to HCCA. It also sets the WritebackDoneHead of HcInterruptStatus.

Index 37-34h Read/Write (00002EDFh)
HcFmInterval Register

D13-0(2EDFh) FrameInterval

This specifies the interval between two consecutive SOFs in bit times. The nominal value is set to be 11,999. HCD should store the current value of this field before resetting HC. By setting the HostControllerReset field of HcCommandStatus as this will cause the HC to reset this field to its nominal value. HCD may choose to restore the stored value upon the completion of the Reset sequence.

D15-14(0h) reserved. Read/Write 0's

D30-16(0h) FSLargestDataPacket

This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. The counter value represents the largest amount of data in bits which can be sent or received by the HC in a single transaction at any given time without causing scheduling overrun. The field value is calculated by the HCD.

D31(0h) FrameIntervalToggle

HCD toggles this bit whenever it loads a new value to FrameInterval.

Index 3B-38h Read only (00000000h)
HcFrameRemaining Register

D13-0(0h) FrameRemaining

This counter is decremented at each bit time. When it reaches zero, it is reset by loading the FrameInterval value specified in HcFmInterval at the next bit time boundary. When entering the USB OPERATIONAL state, HC re-loads the content with the FrameInterval of HcFmInterval and uses the updated value from the next SOF.

D30-14(0h) reserved. Read/Write 0's

D31(0b) FrameRemainingToggle

This bit is loaded from the FrameIntervalToggle field of HcFmInterval whenever FrameRemaining reaches 0. This bit is used by HCD for the synchronization between FrameInterval and FrameRemaining.

Index 3F-3Ch Read only (00000000h)
HcFmNumber Register

D15-0(0h) FrameNumber

This is incremented when HcFmRemaining is re-loaded. It will be rolled over to 0h after FFFFh. When entering the USB OPERATIONAL state, this will be incremented automatically. The content will be written to HCCA after HC has incremented the FrameNumber at each frame boundary and send an SOF but before HC reads the first ED in that Frame. After writing to HCCA, HC will set the StartofFrame in HcInterruptStatus.

D31-16(0h) reserved. Read/Write 0's



Index 43-40h Read/Write (00000000h)
HcPeriodicStart Register

D13-0(0h) PeriodicStart

After a hardware reset, this field is cleared. This is then set by HCD during the HC initialization. The value is calculated roughly as 10% off from HcFmInterval.. A typical value will be 3E67h. When HcFmRemaining reaches the value specified, processing of the periodic lists will have priority over Control/Bulk processing. HC will therefore start processing the Interrupt list after completing the current Control or Bulk transaction that is in progress.

D31-14(0h) reserved. Read/Write 0's

Index 47-44h Read/Write (00000000h)
HcLSThreshold Register

D11-0(0h) LSThreshold

This field contains a value which is compared to the FrameRemaining field prior to initiating a Low Speed transaction. The transaction is started only if FrameRemaining >= this field. The value is calculated by HCD with the consideration of transmission and setup overhead.

D31-12(0h) reserved. Read/Write 0's

This register is only reset by a power-on reset (PCIRSTJ). It is written during system initialization to configure the Root Hub. These bit should not be written during normal operation.

Index 4B-48h Read/Write (01000002h)
HcRhDescriptorA Register

D7-0(02h) NumberDownstreamPorts (Read only)
M1523B's USB supports two downstream ports.

D8(0b) PowerSwitchingMode
This bit is used to specify how the power switching of the Root Hub ports is controlled. This field is only valid if the NoPowerSwitching field is cleared.

- 0: all ports are powered at the same time.
- 1: each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the PortPowerControlMask bit is set, the port responds only to port power commands (Set/ClearPortPower). If the port mask is cleared, then the port is controlled only by the global power switch (Set/ClearGlobal-Power).

D9(0b) NoPowerSwitching

These bits are used to specify whether power switching is supported or port is always powered. When this bit is cleared, the PowerSwitchingMode specifies global or per-port switching.

- 0: Ports are power switched
- 1: Ports are always powered on when the HC is powered on

D10(0b) DeviceType (Read only)

This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.

D11(0b) OverCurrentProtectionMode

This bit describes how the overcurrent status for the Root Hub ports are reported. At reset, this field should reflect the same mode as PowerSwitching Mode. This field is valid only if the NoOverCurrentProtection field is cleared.

- 0: over-current status is reported collectively for all downstream ports
- 1: over-current status is reported on a per-port basis

Note : M1523B's USB does not support OVRCUR pin.



D12(0b) NoOverCurrentProtection

This bit describes how the overcurrent status for the Root Hub ports are reported. When this bit is cleared, the OverCurrentProtectionMode field specifies global or per-port reporting.

- 0: Over-current status is reported collectively for all downstream ports
- 1: No overcurrent protection supported

Note : M1523B's USB does not support OVRCUR pin.

D23-13(0h) reserved. Read/Write 0's

D31-24(01h) PowerOnToPowerGoodTime

M1523B's USB power switching is effective within 2 ms. The field value is represented as the number of 2 ms intervals. Only bits [25:24] are implemented as R/W. The remaining bits are read only as '0'. It is not expected that these bits be written to anything other than 1h, but limited adjustment is provided. This field should be written to support the system implementation. This field should always be written to a non-zero value.

This register is only reset by a power-on reset (PCIRSTJ). It is written during system initialization to configure the Root Hub. These bit should not be written during normal operation.

Index 4F-4Ch (Read/Write) 00000000h
HcRhDescriptorB Register

D15-0(0000h) DeviceRemovable
M1523B's USB ports default to removable devices.

- 0 : Device not removable
- 1 : Device removable

Port Bit relationship

- 0 : reserved
- 1 : Port 1
- 2 : Port 2
- 3 : Port 3
- 4 : Port 4
- 5 : Port 5
- 6 : Port 6
- 7 : Port 7
- 8 : Port 8
- 9 : Port 9
- 10 : Port 10
- 11 : Port 11
- 12 : Port 12
- 13 : Port 13
- 14 : Port 14
- 15 : Port 15

Unimplemented ports are reserved, read/write '0'.

D31-16(0000h) PortPowerControlMask

M1523B's USB implements global-power switching. This field is only valid if NoPowerSwitching is cleared and PowerSwitchingMode is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower). When cleared, the port only responds to global power switching commands

- (Set/ClearGlobalPower).
- 0 : Device not removable
- 1 : Global-power mask

Port Bit relationship

- 0 : reserved
- 1 : Port 1
- 2 : Port 2
- 3 : Port 3
- 4 : Port 4
- 5 : Port 5
- 6 : Port 6
- 7 : Port 7
- 8 : Port 8
- 9 : Port 9
- 10 : Port 10
- 11 : Port 11
- 12 : Port 12
- 13 : Port 13
- 14 : Port 14
- 15 : Port 15

Unimplemented ports are reserved, read/write '0'.
This register is reset by the USBRESET state.



Index 53-50h Read/Write (00000000h)
HcRhStatus Register
D0(0b) (read) LocalPowerStatus

The Root Hub does not support the local power status feature; thus, this bit is always read as '0'.

(write) ClearGlobalPower.

In global power mode (Power-SwitchingMode=0), this bit is written to '1' to turn off power to all ports (clear PortPowerStatus). In per-port power mode, it clears PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a '0' has no effect.

D1(0b) OverCurrentIndicator (Read only)
This bit reflects the state of the OVRCUR pin.
0 : No over-current condition
1 : Over-current condition

Because M1523B's USB does not support OVRCUR pin, so this bit should always read 0.

D14-2(0h) reserved. Read/Write 0's
D15(0b) (read) DeviceRemoteWakeupEnable.

This bit enables a ConnectStatus-Change bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the ResumeDetected interrupt.

(write) SetRemoteWakeupEnable.

Writing a '1' sets DeviceRemove-WakeupEnable. Writing a '0' has no effect.

0 : ConnectStatusChange is not a remote wakeup event.
1 : ConnectStatusChange is a remote wakeup event.

D16(0b) (read) LocalPowerStatusChange
Not supported. Always read '0'.
(write) SetGlobalPower.

In global power mode (Power-SwitchingMode=0), this bit is written to '1' to turn on power to all ports (clear PortPowerStatus). In per-port power mode, it sets PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a '0' has no effect.

D17(0b) OverCurrentIndicatorChange

This bit is set when OverCurrent-Indicator changes. Writing a '1' clears this bit. Writing a '0' has no effect. Because M1523B's USB does not support OVRCUR pin, so this bit should always read 0.

D30-18(0h) reserved. Read/Write 0's

D31(0b) (write only)
ClearRemoteWakeupEnable
Writing a '1' clears DeviceRemove-WakeupEnable. Writing a '0' has no effect.

The HcRhPortStatus[1:2] register is used to control and report port events on a per-port basis. Some status bits are implemented with special write behavior (see below). If a transaction (token through handshake) is in progress when a write to change port status occurs, the resulting port status change must be postponed until the transaction completes. Reserved bits should always be written '0'. This register is reset by the USBRESET state.

Index 5B-58,57-54h 00000000h (Read/Write)
HcRhPortStatus [1:2] Register

D0(0b) (read) CurrentConnectStatus
0 : No device connected.
1 : Device connected.

Note: If DeviceRemoveable is set (not removable) this bit is always '1'.

(write) ClearPortEnable.

The HCD writes a '1' to this bit to clear the PortEnableStatus bit. Writing a '0' has no effect. The CurrentConnectStatus is not affected by any write.

D1(0b) (read) PortEnableStatus

This bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes PortEnabledStatusChange to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable. This bit will not be set when CurrentConnectStatus is cleared. This bit is also set, if not already, at the completion of a port reset when ResetStatusChange is set or port suspend when SuspendStatusChange is set.

0 : port is disabled
1 : port is enabled

(write) SetPortEnable

The HCD sets PortEnableStatus by writing a '1'. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortEnableStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to enable a disconnected port.



D2(0b) (read) PortSuspendStatus

This bit indicates the port is suspended or in the resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit will not be set if CurrentConnectStatus is cleared. This bit is also cleared when PortResetStatusChange is set at the end of the port reset or when the HC is placed in the USBRESUME state. If an upstream resume is in progress, it should propagate to the HC.

0 : port is not suspended
1 : port is suspended

(write) SetPortSuspend

The HCD sets the PortSuspendStatus bit by writing a '1' to this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortSuspendStatus; instead it sets ConnectStatusChange. This informs the driver that it attempted to suspend a disconnected port.

D3(0b) (read) PortOverCurrentIndicator

Because M1523B's USB does not support OVRCUR pin, so this bit should always read 0.

(write) ClearSuspend-Status.

The HCD writes a '1' to initiate a resume. Writing a '0' has no effect. A resume is initiated only if PortSuspendStatus is set.

D4(0b) (read) PortResetStatus

When this bit is set by a write to SetPortReset, port reset signaling is asserted. When reset is completed, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared.

0 : port reset signal is not active
1 : port reset signal is active

(write) SetPortReset

The HCD sets the port reset signaling by writing a '1' to this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortResetStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to reset a disconnected port.

D7-5(0h) reserved. Read/Write 0's

D8(0b) (read) PortPowerStatus

This bit reflects the port's power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing SetPortPower or SetGlobalPower. HCD clears this bit by writing ClearPortPower or ClearGlobalPower. Which power control switches are enabled is determined by PowerSwitchingMode and PortPortControlMask. In global switching mode (PowerSwitchingMode=0), only Set/ClearGlobalPower controls this bit. In per-port power switching (PowerSwitchingMode=1), if the PortPower-ControlMask bit for the port is set, only Set/ClearPort-Power commands are enabled. If the mask is not set, only Set/ClearGlobalPower commands are enabled. When port power is disabled, CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and PortReset-Status should be reset.

0 : port power is off
1 : port power is on

(write) SetPortPower

The HCD writes a '1' to set the PortPowerStatus bit. Writing a '0' has no effect.
Note: This bit is always read '1b' if power switching is not supported.

D9(0b) (read) LowSpeedDeviceAttached

This bit indicates the speed of the device attached to this port. When set, a Low Speed device is attached to this port. When clear, a Full Speed device is attached to this port. This field is valid only when the CurrentConnectStatus is set.

0 : full speed device attached
1 : low speed device attached

(write) ClearPortPower

The HCD clears the PortPowerStatus bit by writing a '1' to this bit. Writing a '0' has no effect.

D15-10(0h) reserved. Read/Write 0's

D16(0b) ConnectStatusChange

This bit is set whenever a connect or disconnect event occurs. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. If CurrentConnect-Status is cleared when a SetPortReset, SetPortEnable, or SetPortSuspend write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected.



0 : no change in CurrentConnectStatus
1 : change in CurrentConnectStatus

Note: If the DeviceRemovable bit is set, this bit is set only after a Root Hub reset to inform the system that the device is attached.

D17(0b) PortEnableStatusChange
This bit is set when hardware events cause the PortEnableStatus bit to be cleared. Changes from HCD writes do not set this bit. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.

0 : no change in PortEnableStatus
1 : change in PortEnableStatus

D18(0b) PortSuspendStatusChange
This bit is set when the full resume sequence has been completed. This sequence includes the 20ms resume pulse, LS EOP, and 3ms resynchronization delay. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. This bit is also cleared when ResetStatusChange is set.

0 : resume is not completed
1 : resume completed

D19(0b) PortOverCurrentIndicatorChange
M1523B's USB does not support OVRCUR pin, so this bit should always read 0.

D20(0b) PortResetStatusChange

This bit is set at the end of the 10-ms port reset signal. The HCD writes a '1' to clear this bit. Writing a '0' has no effect.

0 : port reset is not complete
1 : port reset is complete

D31-21(0h) reserved. Read/Write 0's

Index 103h-100h Read/Write (00000010h)

HceControl Register

D0(0) EmulationEnable
When set to 1, the Host Controller will be enabled for legacy emulation. The Host Controller will decode accesses to I/O registers 60H and 64H and generate IRQ1 and/or IRQ12 when appropriate. Additionally, the host controller will generate an emulation interrupt at appropriate times to invoke the emulation software.

D1(0) EmulationInterrupt (Read)

This bit is a static decode of the emulation interrupt condition.

D2(0) CharacterPending

When set, an emulation interrupt will be generated when the OutputFull bit of the HceStatus register is set to 0.

D3(0) IRQEn

When set the Host Controller will generate IRQ1 or IRQ12 as long as the OutputFull bit in HceStatus is set to 1. If the AuxOutputFull bit of HceStatus is 0, then IRQ1 is generated and if it is 1, then an IRQ12 is generated.

D4(1) ExternalIRQEn

When set to 1, IRQ1 and IRQ12 from the keyboard controller will cause an emulation interrupt. The function controlled by this bit is independent of the setting of the EmulationEnable bit in this register.

D5(0) GateA20Sequence

Set by HC when a data value of D1h is written to I/O port 64h. Cleared by HC on write to I/O port 64h of any value other than D1h.

D6(0) IRQ1Active

Indicates that a positive transition on IRQ1 from keyboard controller has occurred. Software may write a 1 to this bit to clear it (set it to 0). Software write of a 0 to this bit has no effect.

D7(0) IRQ12Active

This bit indicates that a positive transition on IRQ12 from keyboard controller has occurred. Software may write a 1 to this bit to clear it (set it to 0). Software write of a 0 to this bit has no effect.



D8(0) A20State

This bit indicates current state of Gate A20 on keyboard controller. This bit is used to compare against value written to 60h when GateA20Sequence is active.

D9-31(0h) reserved. Read as 0.

I/O data that is written to ports 60h and 64h is captured in this register when emulation is enabled. This register may be read or written directly by accessing it with its memory address in the Host Controller's operational register space. When accessed directly with a memory cycle, reads and writes of this register have no side effects.

Index 107h-104h Read/Write (000Xh)
HceInput Register

D7-0(Xh) InputData
This register holds data that is written to I/O ports 60h and 64h.

D8-31(000h) reserved. Read as 0.

The data placed in this register by the emulation software is returned when I/O port 60h is read and emulation is enabled. On a read of this location, the OutputFull bit in HceStatus is set to 0.

Index 10Bh-108h Read/Write (000Xh)
HceOutput Register

D7-0(Xh) OutputData

This register hosts data that is returned when an I/O read of port 60h is performed by application software.

D8-31(000h) reserved. Read as 0.

The contents of the HceStatus Register is returned on an I/O Read of port 64h when emulation is enabled. Reads and writes of port 60h and writes to port 64h can cause changes in this register. Emulation software can directly access this register through its memory address in the Host Controller's operational register space. Access of this register through its memory address produces no side effects.

Index 10Fh-10Ch Read/Write (0000h)
HceStatus Register

D0(0) OutputFull

The HC will set this bit to 0 on a read of I/O port 60h. If IRQEn is set and AuxOutputFull is set to 0 then an IRQ1 is generated as long as this bit is set to 1. If IRQEn is set and AuxOutputFull is set to 1 then an IRQ12 will be generated as long as this bit is set to 1. While this bit is 0 and CharacterPending in HceControl is set to 1, an emulation interrupt condition exists.

D1(0) InputFull

Except for the case of a Gate A20 sequence, this bit is set to 1 on an I/O write to address 60h or 64h. While this bit is set to 1 and emulation is enabled, an emulation interrupt condition exists.

D2(0) Flag
Nominally used as a system flag by software to indicate a warm or cold boot.

D3(0) CmdData
The HC will set this bit to 0 on an I/O write to port 60h and on an I/O write to port 64h, the HC will set this bit to 1.

D4(0) Inhibit Switch
This bit reflects the state of the keyboard inhibit switch and is set if the keyboard is NOT inhibited.

D5(0) AuxOutputFull
IRQ12 is asserted whenever this bit is set to 1 and OutputFull is set to 1 and the IRQEn bit is set.

D6(0) Timeout
Used to indicate a time-out

D7(0) Parity
Indicates parity error on keyboard/mouse data.

D8-31(000h) reserved. Read as 0.



4.2 DMA Register Description.

- a. Command Register, the same as 82C37
- b. DMA Channel Mode Register, the same as 82C37
- c. DMA Channel Extended Mode Register,
 - Channels 0-3 port address - 040Bh
 - Channels 4-7 port address - 04D6h

Bit No.	Bit Name	Bit function	Def.
[1-0]	DMA Channel Select	00 Channel 0(4) select 01 Channel 1(5) select 10 Channel 2(6) select 11 Channel 3(7) select	XX
[3-2]	Reserved		00
[5-4]	DMA Cycle Timing Mode	00 Compatible Timing 01 Compatible Timing 10 Compatible Timing 11 Type F	00
[7-6]	Reserved		00

Compatible Timing : runs at 9 SYCLKs (1080 nsec/single cycle) and 8 SYCLKs (960 nsec/cycle) during the repeated portion of a BLOCK or DEMAND mode.

Type F Timing : runs at 3 SYCLKs (360 nsec/single cycle) and 2 SYCLKs (240 nsec/ cycle) during the repeated portion of a BLOCK or DEMAND mode.

- d. DMA Request Register, the same as 82C37
- e. Mask Register-Write Single Mask Bit, the same as 82C37
- f. Mask Register-Write All Mask Register Bits, the same as 82C37
- g. Status Register, the same as 82C37
- h. DMA Base and Current Address Register 8237
Compatible Segment
- i. DMA Base and Current Byte/Word Count Register 8237
Compatible Segment
- j. DMA Memory Low/High Page Register
DMA Memory Base Low Page Register
DMA Channel 0 port address - 087h
DMA Channel 1 port address - 083h
DMA Channel 2 port address - 081h
DMA Channel 3 port address - 082h
DMA Channel 5 port address - 08Bh
DMA Channel 6 port address - 089h
DMA Channel 7 port address - 08Ah
DMA Memory Base High Page Register
(Before using 32-bit addressing, index 42h bit6 must be set to '1')

- DMA Channel 0 port address - 487h
 - DMA Channel 1 port address - 483h
 - DMA Channel 2 port address - 481h
 - DMA Channel 3 port address - 482h
 - DMA Channel 5 port address - 48Bh
 - DMA Channel 6 port address - 489h
 - DMA Channel 7 port address - 48Ah
- These bits form the full 32-bit address for a DMA transfer.

- k. Clear Byte Pointer Flip-Flop, the same as 82C37
- l. Master Clear, the same as 82C37
- m. Clear Mask Register, the same as 82C37

4.3 TIMER UNIT Register Description

- a. Timer Control Word Register, the same as 82C54
- b. Interval Timer Read Back Command, the same as 82C54
- c. Interval Timer Status Byte Format, the same as 82C54
- d. Counter Latch Command Register, the same as 82C54
- e. Counter Access Ports, the same as 82C54

4.4 INTERRUPT UNIT Register Description

Initialization Command Word 1 (ICW1) :

Port 020h (W/O) -- INT Controller 1
Port 0A0h (W/O) -- INT Controller 2

D0	0 : No ICW4 needed 1 : ICW4 is needed (M1523B must write 1)
D1	0 : Cascade Controller(M1523B must write 0) 1 : Single Controller
D2	reserved
D3	0 : Edge triggered interrupts for all channels 1 : Level triggered interrupts for all channels
D4	Must be 1
D7-5	reserved

Initialization Command Word 2 (ICW2):

Port 021h (W/O) -- INT Controller 1
Port 0A1h (W/O) -- INT Controller 2

D2-0	reserved
D7-3	Interrupt Vector Address

Initialization Command Word 3 (ICW3):

Port 021h (W/O) -- INT Controller 1

M1523B must be programmed to 04h, indicating INT of CTRL-2 is cascaded to IRQ[2] of CTRL-1.

D7-0	0 : IR Input does not have a slave 1 : IR Input has a slave
------	--

Port 0A1h (W/O) -- INT Controller 2

M1523B must be programmed to 02h, indicating CTRL-2 is cascaded to IRQ[2] of CTRL-1.

D2-0	Slave identification code
D7-3	must be 0h

Initialization Command Word 4 (ICW4):

Port 021h (W/O) -- INT Controller 1
Port 0A1h (W/O) -- INT Controller 2

D0	0 : MCS-80/85 Mode 1 : 80x86 Mode (M1523B must write 1)
D1	0 : Normal EOI 1 : Auto EOI
D3-2	0x : Non Buffered Mode 10 : Buffer Mode/Slave 11 : Buffer Mode/Master
D4	0 : Not Specially Fully Nested Mode 1 : Specially Fully Nested Mode
D7-5	must be 0h

Operation Command Word 1 (OCW1):

Port 021h (R/W) -- INT Controller 1
Port 0A1h (R/W) -- INT Controller 2

D7-0	0 : Reset IRQ<x> mask 1 : Set IRQ<x> mask
------	--

Operation Command Word 2 (OCW2):

Port 020h (W/O) -- INT Controller 1
Port 0A0h (W/O) -- INT Controller 2

D2-0	L2,L1,L0 - Interrupt Level Select 000 : IRQ<0(8)> select 001 : IRQ<1(9)> select 010 : IRQ<2(10)> select 011 : IRQ<3(11)> select 100 : IRQ<4(12)> select 101 : IRQ<5(13)> select 110 : IRQ<6(14)> select 111 : IRQ<7(15)> select
D4-3 D7-5	Must be 00b to select OCW2 EOI, SL, R 000 : Rotate in Auto EOI Command(Clear) 001 : Non Specific EOI Command 010 : Set Priority Command * L2-L0 are used 011 : * Specific EOI Command 100 : Rotate in Auto EOI Command(Set) 101 : Rotate Non Specific EOI Command 110 : * Set Priority Command 111 : * Rotate on Specific EOI Command



Operation Command Word 3 (OCW3):

Port 020h (R/W) -- INT Controller 1
Port 0A0h (R/W) -- INT Controller 2

D1-0	0x: No Action 10 : Buffer Mode/Slave 10 : Read IRQ Register 11 : Read IS Register
D2	0 : No Poll Command 1 : Poll Command
D4-3	Must be 01b to select OCW3
D6-5	0x : No Action 10 : Reset Special Mask Mode 11 : Set Special Mask Mode
D7	reserved, must be 0b

Interrupt Unit Edge/Level Control Register (ELCR):

Port 04D0h (R/W) -- INT Controller 1
Port 04D1h (R/W) -- INT Controller 2

D0	0 : IRQ<0(8)> Edge trigger 1 : IRQ<0(8)> Level trigger
D1	0 : IRQ<1(9)> Edge trigger 1 : IRQ<1(9)> Level trigger
D2	0 : IRQ<2(10)> Edge trigger 1 : IRQ<2(10)> Level trigger
D3	0 : IRQ<3(11)> Edge trigger 1 : IRQ<3(11)> Level trigger
D4	0 : IRQ<4(12)> Edge trigger 1 : IRQ<4(12)> Level trigger
D5	0 : IRQ<5(13)> Edge trigger 1 : IRQ<5(13)> Level trigger
D6	0 : IRQ<6(14)> Edge trigger 1 : IRQ<6(14)> Level trigger
D7	0 : IRQ<7(15)> Edge trigger 1 : IRQ<7(15)> Level trigger

4.5 NMI Registers

NMI Enable/Disable and RTC Address register:

Port 70h	(Write Only)
Default value	0xxxxxxx
D6-0	RTC Memory addressing
D7	0 : enable NMI interrupt 1 : disable all NMI sources

NMI Status and Control register(Port B):

Port 61h	(R/W)
Default value	00h
D0 (R/W)	0 : Timer Counter 2 disable 1 : Timer Counter 2 enable
D1 (R/W)	0 : Pin SPKR output is always '0'. 1 : Pin SPKR output is the Timer Counter 2 OUT signal value.
D2 (R/W)	0 : System board error enable 1 : System board error disable and clear
D3 (R/W)	0 : IOCHKJ NMI enable 1 : IOCHKJ NMI disable and clear
D4 (R only)	Toggled from 0 to 1 or 1 to 0 following every refresh cycle
D5 (R only)	Timer Counter 2 OUT status
D6 (R only)	0 : No NMI Interrupt from IOCHKJ 1 : IOCHKJ is active and NMI requested To reset this interrupt, set bit 3 to 1.
D7 (R only)	0 : No SERRJ from System Board 1 : SERRJ active, NMI requested To reset this interrupt, set bit 2 to 1.



4.6 FAST RC/GATE-A20 Registers.

Port 92h (R/W) Default value : 24h

D0 0 : allow FAST RC to be pulsed
 1 : FAST RC is pulsed active

D1 Directly reflects the A20MJ signal
 0 : A20MJ is driven inactive (low)
 1 : A20MJ is driven active (high)

D2 reserved (must be read as a 1)

D3 reserved (must be read as a 0)

D4 reserved (must be read as a 0)

D5 reserved (must be read as a 1)

D6 reserved (must be read as a 0)

D7 reserved (must be read as a 0)



4.7 ISA Compatible Registers Summary :

The ISA compatible registers of the M1523B are summarized as below :

I/O Address	Attribute	Register Name
0000h	Read/Write	DMA1 (slave) CH0 Base and Current Address
0001h	Read/Write	DMA1 (slave) CH0 Base and Current Count
0002h	Read/Write	DMA1 (slave) CH1 Base and Current Address
0003h	Read/Write	DMA1 (slave) CH1 Base and Current Count
0004h	Read/Write	DMA1 (slave) CH2 Base and Current Address
0005h	Read/Write	DMA1 (slave) CH2 Base and Current Count
0006h	Read/Write	DMA1 (slave) CH3 Base and Current Address
0007h	Read/Write	DMA1 (slave) CH3 Base and Current Count
0008h	Read/Write	DMA1 (slave) Status(R)/Command(W)
0009h	Write-only	DMA1 (slave) Write Request
000Ah	Write-only	DMA1 (slave) Write Single Mask Bit
000Bh	Write-only	DMA1 (slave) Write Mode
000Ch	Write-only	DMA1 (slave) Clear Byte Pointer
000Dh	Write-only	DMA1 (slave) Master Clear
000Eh	Write-only	DMA1 (slave) Clear Mask
000Fh	Read/Write	DMA1 (slave) Read/Write All Mask Register Bits
0020h	Read/Write	INT_1 (master) Control Register
0021h	Read/Write	INT_1 (master) Mask Register
0040h	Read/Write	Timer Counter - Channel 0 Count
0041h	Read/Write	Timer Counter - Channel 1 Count
0042h	Read/Write	Timer Counter - Channel 2 Count
0043h	Read/Write	Timer Counter Command Mode Register
0060h	Read_access	Clear IRQ12 (for PS2), IRQ1 Latched Status
0060h	Read/Write	Keyboard Data Buffer

The ISA compatible registers of M1523B (continued)

I/O Address	Attribute	Register Name
0061h	Read/Write	NMI and Speaker Status and Control
0064h	Read/Write	Keyboard Status(R)/Command(W)
0070h	Write-only	CMOS RAM Address Port and NMI Mask Register
0071h	Read/Write	CMOS Data Register Port
0081h	Read/Write	DMA Channel 2 Page Register
0082h	Read/Write	DMA Channel 3 Page Register
0083h	Read/Write	DMA Channel 1 Page Register
0087h	Read/Write	DMA Channel 0 Page Register
0089h	Read/Write	DMA Channel 6 Page Register
008Ah	Read/Write	DMA Channel 7 Page Register
008Bh	Read/Write	DMA Channel 5 Page Register
008Fh	Read/Write	Refresh Address Register for Address 23 to 17
00A0h	Read/Write	INT_2 (slave) Control Register
00A1h	Read/Write	INT_2 (slave) Mask Register
00C0h	Read/Write	DMA2 (master) CH0 Base and Current Address
00C2h	Read/Write	DMA2 (master) CH0 Base and Current Count
00C4h	Read/Write	DMA2 (master) CH1 Base and Current Address
00C6h	Read/Write	DMA2 (master) CH1 Base and Current Count
00C8h	Read/Write	DMA2 (master) CH2 Base and Current Address
00CAh	Read/Write	DMA2 (master) CH2 Base and Current Count
00CCh	Read/Write	DMA2 (master) CH3 Base and Current Address
00CEh	Read/Write	DMA2 (master) CH3 Base and Current Count
00D0h	Read/Write	DMA2 (master) Status(R)/Command(W)
00D2h	Write-only	DMA2 (master) Write Request
00D4h	Write-only	DMA2 (master) Write Single Mask Bit
00D6h	Write-only	DMA2 (master) Write Mode
00D8h	Write-only	DMA2 (master) Clear Byte Pointer
00DAh	Write-only	DMA2 (master) Master Clear
00DCh	Write-only	DMA2 (master) Clear Mask
00DEh	Read/Write	DMA2 (master) Read/Write All Mask Register Bits
00F0h	Write-only	Coprocessor Error Ignored Register
040Bh	Write only	DMA1 Extended Mode Register
0481h	Read/Write	DMA CH2 High Page Register
0482h	Read/Write	DMA CH3 High Page Register
0483h	Read/Write	DMA CH1 High Page Register
0487h	Read/Write	DMA CH0 High Page Register
0489h	Read/Write	DMA CH6 High Page Register
048Ah	Read/Write	DMA CH7 High Page Register
048Bh	Read/Write	DMA CH5 High Page Register
04D0h	Read/Write	INT_1 (master) Edge/Level Control
04D1h	Read/Write	INT_2 (slave) Edge/Level Control
04D6h	Write only	DMA2 Extended Mode Register



Section 5: Programming Guide

5.1 PMU Programming Guide

EXAMPLE 1: VGA Timer TIME-OUT EVENTS

```
cfg_write(0x56,0x84); /* Enable SMI and PMU function */
cfg_write(0x66,0x03); /* Enable VGA monitor MW A,B segment,IOW 3B0-3BF,3C0-3CF*/
cfg_write(0x5F,0x27); /* Set the time base of the VGA timer as 20 min */
cfg_write(0x59,0x01); /* Select VGA time-out events for generating SMIJ*/
/* SMIJ is asserted when VGA timers time-out */
/* ---- Start SMI routine ---- */
cfg_write(0x55,0x01); /* Assert SMIACTJ internally*/
cfg_write(0x56,00xxx1xxb);/* Deassert SMIJ */
cfg_read(0x5B); /* To find out the SMI event is caused by which time-out event */
/* Assume that it's the VGA time-out in this example */
cfg_read(0x6A); /* Read the time-out status */
cfg_write(0x55,0x00); /* Deassert SMIACTJ internally*/
cfg_write(0x59,0x04); /* Clear VGA time-out event */
cfg_write(0x5A,0x01); /* Set VGA as a wake-up event since the VGA is in the power
saving mode currently */
cfg_write(0x56,0x84); /* Enable SMI again */
RSM; /* End SMI routine */
```

EXAMPLE 2: MODE TRANSLATION

```
/* The DOZE, STANDBY, SUSPEND modes are defined by the BIOS */
cfg_write(0x56,0x84); /* Enable SMI, PMU and set the system state at ON mode */
cfg_write(0x57,0x08); /* Monitor IRQs in this example */
cfg_write(0x59,0x20); /* Enable MODE timer */
cfg_write(0x64,0x67); /* Set the time base of the MODE timer as 60 min */
/* SMIJ will be generated if no IRQ is active during 60 min */
/* ---- Start SMI routine ---- */
cfg_write(0x55,0x01); /* Assert SMIACTJ internally*/
cfg_write(0x56,00xxx1xxb);/* Deassert SMIJ */
cfg_read(0x5B); /* To read the SMI cause */
/* It should be the MODE timer time-out in this example */
cfg_read(0x6A); /* Read the time-out status */
cfg_write(0x55,0x00); /* Deassert SMIACTJ internally*/
cfg_write(0x59,0x00); /* Clear MODE time-out event */
cfg_write(0x5A,0x80); /* Set IN(standard input) as a wake-up event */
cfg_write(0x56,0x84); /* Enable SMI again */
RSM; /* End SMI routine */
```



EXAMPLE 3: EXTERNAL SWITCH

```
cfg_write(0x56,0x84); /* Enable SMI and PMU function */
cfg_write(0x67,0x03); /* Set external switch both low-to-high and high-to-low active */
cfg_write(0x58,0x00); /* Clear external switch */
cfg_write(0x58,0x40); /* Enable external switch */
/* SMI is generated when external switch is pushed */
/* ---- Start SMI routine ---- */
cfg_write(0x55,0x01); /* Assert SMIACTJ internally*/
cfg_write(0x56,00xxx1xxb);/* Deassert SMIJ */
cfg_read(0x5B); /* To find out the SMI event is caused by which time-out event */
/* It should be the external switch active in this example */
cfg_read(0x67); /* Check the external switch status */
cfg_write(0x55,0x00); /* Deassert SMIACTJ internally*/
cfg_write(0x58,0x00); /* Clear external switch */
cfg_write(0x58,0x40); /* Enable external switch */
cfg_write(0x5A,0x80); /* Set the keyboard as a wake-up event */
cfg_write(0x56,0x84); /* Enable SMI again */
RSM; /* End SMI routine */
```

EXAMPLE 4: USAGE OF THE IN GROUP

IN group is used to monitor the activity of the standard input devices.

IN group is defined as :

- IRQ1: default for keyboard
- IRQ12: optional for PS2 mouse(index_66_D5)
- IRQ4: optional for COM1 mouse(index_66_D6)
- IRQ3: optional for COM2 mouse(index_66_D7)

IN group timer time-out :

- (1) Generate power control signal to turn off the screen
- (2) Enter SMM by asserting SMIJ

IN group access :

- (1) Generate power control signal to turn on the screen
- (2) Enter SMM by asserting SMIJ

Hence, monitoring the IN group activity can be used to implement the function of the "screen saver". Besides, it will not impact the performance of the running program, instead the whole power can be reduced dramatically.

EXAMPLE 5: SOFTWARE SMI EVENT

```
cfg_write(0x56,0xC4); /* Enable SMI and PMU function, and enable software SMI */
/* SMIJ is asserted */
/* ---- Start SMI routine ---- */
cfg_write(0x55,0x01); /* Assert SMIACTJ internally*/
cfg_read(0x5B); /* Read SMI cause, it should be software SMI */
cfg_write(0x56,00xxx1xxb);/* Deassert SMIJ */
cfg_write(0x55,0x00); /* Deassert SMIACTJ internally*/
cfg_write(0x56,0x84); /* Enable SMI again */
RSM; /* End SMI routine */
```



5.2 PCI - Interrupt Mapping Programming Guide

Example 1

```
cfg_write (45h,1xxxxxxb) /*Enable PCI interrupt polling mode*/
                          /* Program INT-CNTL1 (Master 8259) */
io_write (20h,11h)      /* ICW1, edge trigger, cascade mode, ICW4 needed */
io_write (21h,08h)      /* ICW2, interrupt vector address */
io_write (21h,04h)      /* ICW3, IR2 input is slave */
io_write (21h,01h)      /* ICW4, not SFNM, Normal EOI, 80x86 mode */

                          /* Program INT-CNTL2 (Slave 8259) */
io_write (A0h,11h)      /* ICW1,edge trigger,cascade mode,ICW4 needed */
io_write (A1h,70h)      /* ICW2,interrupt vector address */
io_write (A1h,02h)      /* ICW3,INTR is connected to IR2 of INT-CNTL1 */
io_write (A1h,01h)      /* ICW4,not SFNM,Normal EOI,80x86 mode */

                          /* Program Edge/Level Control Register(ELCR) */
io_write (04D0h,18h)    /* IRQ3,IRQ4 of is level trigger, others edge trigger */
io_write (04D1h,00h)    /* All IRQs of INT-CNTL2 are edge trigger*/
                          /* Program PCI Routing Table */
                          /* There are 8 PCI INT channels input to INTAJ_MI, selected by S2-S0 */
cfg_write (48h,01h)     /* Set INT-1 to IRQ3, INT-2 disable */
cfg_write (49h,30h)     /* INT-3 disable, set INT-4 to IRQ4*/
cfg_write (4Ah,75h)     /* Set INT-5 to IRQ6, INT-6 to IRQ5 */
cfg_write (4Bh,00h)     /* INT-7 disable, INT-8 disable */

                          /* PCI INT to ISA edge transfer */
cfg_write (4Ch,30h)     /* INT-5, 6 transfer level to edge trigger */
```

Example 2

```
cfg_write (45h,0xxxxxxb) /*Disable PCI interrupt polling mode*/
                          /* Program INT-CNTL1 (Master 8259) */
io_write (20h,11h)      /* ICW1, edge trigger,cascade mode,ICW4 needed */
io_write (21h,08h)      /* ICW2, interrupt vector address */
io_write (21h,04h)      /* ICW3, IR2 input is slave */
io_write (21h,01h)      /* ICW4, not SFNM,Normal EOI,80x86 mode */

                          /* Program INT-CNTL2 (Slave 8259) */
io_write (A0h,11h)      /* ICW1, edge trigger,cascade mode,ICW4 needed */
io_write (A1h,70h)      /* ICW2, interrupt vector address */
io_write (A1h,02h)      /* ICW3, INTR is connected to IR2 of INT-CNTL1 */
io_write (A1h,01h)      /* ICW4, not SFNM,Normal EOI,80x86 mode */

                          /* Program Edge/Level Control Register (ELCR) */
io_write (04D0h,40h)    /* IRQ6 of INT-CNTL1 is level trigger, others edge trigger */
io_write (04D1h,40h)    /* IRQ14 of INT-CNTL2 is level trigger, others edge trigger*/

                          /* Program PCI Routing Table */
                          /* There are only 4 PCI INT channels input to INTAJ, INTBJ, INTCJ, INTDJ */
cfg_write (48h,D7h)     /* Set INTAJ to IRQ6, Set INTBJ to IRQ14 */
cfg_write (49h,0Fh)     /* Set INTCJ to IRQ15, INTDJ disable */
                          /* PCI INT to ISA edge transfer */
cfg_write (4Bh,04h)     /* INTCJ transfer level to edge trigger */
```



Section 6: Electrical Characteristics

6.1 DC Specifications

Table 6-1. Absolute Maximum Ratings

case temperature under bias	0 °C to 70 °C
storage temperature	-40 °C to 125 °C
voltage on any pin with respect to ground	-0.5 V to 7 V (for 5V pins) -0.5 V to 4 V (for 3V pins)
supply voltage with respect to Vss	-0.5 V to 5.5 V (for 5V pins) -0.5 V to 3.6 V (for 3V pins)

Table 6-2. M1523B DC Specifications

Vcc_5V = 5V ± 5%, Vcc_3V = 3.3V ± 5%, Tcase = 0 to +70°C					
Symbol	Parameter	Min	Max	Unit	Notes
V _{IL}	input low voltage	-	0.8	V	TTL level
V _{IH}	input high voltage	2.0	-	V	TTL level
V _{OL}	output low voltage	-	0.4	V	TTL level, at 8 mA load
V _{OH}	output high voltage	4.0 2.4	-	V	TTL level, at 6 mA load (for 5V pins) TTL level, at 6 mA load (for 3V pins)
I _{LI}	input leakage current	-	0.05	µA	0 ≤ V _{IN} ≤ V _{CC} , for input without pull up and pull down
I _{IL}	input leakage current	-	400	µA	V _{IN} = 0.45V, for input with pull up
I _{IH}	input leakage current	-	50	µA	V _{IN} = 2.40V, for input with pull down
C _{IN}	input capacitance	-	10	pF	f = 1MHz, Vcc=0V, not 100% tested
C _O	output capacitance	-	10	pF	f = 1MHz, Vcc=0V, not 100% tested

6.2 AC Specifications

Table 6-3. PCI bus signals timing list (unit : ns)

V_{cc_5V} = 5V ± 5%, V_{cc_3V} = 3.3V ± 5%, T_{case} = 0 to + 70°C, C_L = 0pF


Timing (unit : ns)	Max.	Typical	Min.
Bussed signals :			
DEVSELJ :			
PCICLK to Signal Valid Delay	12.19	---	5.92
PCICLK to Signal Inactive Delay	8.78	---	4.13
TRDYJ :			
PCICLK to Signal Valid Delay	12.24	---	6.10
PCICLK to Signal Inactive Delay	9.14	---	4.31
STOPJ :			
PCICLK to Signal Valid Delay	12.00	---	5.96
PCICLK to Signal Inactive Delay	8.98	---	4.23
FRAMEJ :			
PCICLK to Signal Valid Delay	12.48	---	6.18
PCICLK to Signal Inactive Delay	9.44	---	4.44
IRDYJ :			
PCICLK to Signal Valid Delay	14.56	---	7.08
PCICLK to Signal Inactive Delay	11.04	---	5.22
PCICLK to Signal Float Delay	10.73	---	8.00
Point to point signals :			
PHOLDJ :			
PCICLK to Signal Active Delay	4.84	---	2.52
PCICLK to Signal Inactive Delay	5.01	---	2.54
CPU interface signals :			
SMIJ :			
CPUCLK to Signal Active Delay	9.67	---	---
CPUCLK to Signal Inactive Delay	10.49	---	---
STPCLKJ :			
CPUCLK to Signal Active Delay	8.97	---	---
CPUCLK to Signal Inactive Delay	8.94	---	---

Table 6-4. IDE interface

V_{cc_5V} = 5V ± 5%, V_{cc_3V} = 3.3V ± 5%, T_{case} = 0 to + 70°C, C_L = 0pF

IDE interface		Max.(ns)	Typical	Min.(ns)
XIDEIOWJ delay from XPCICLK				
	H to L	14.23	--	7.05
	L to H	11.82	--	5.24
XIDEIORJ delay from XPCICLK				
	H to L	14.71	--	7.29
	L to H	12.19	--	5.42
XTRDYJ delay from XPCICLK				
	H to L	14.32	--	7.03
	L to H	11.18	--	5.26
XIDE_A[2:0] delay from XPCICLK				
	H to L	14.54	--	7.20
	L to H	14.46	--	7.16
XIDE_D[15:0] write data valid delay				
		20.20	--	9.88
IDE CYCLE read data valid delay				
		15.24	--	5.26

Section 7: Packaging Information



Symbol	Dimensions in Millimeters (nom)	Dimensions in Inches (nom.)
A	3.5 (max)	0.137 (max)
A1	0.2 (min)	0.008 (min)
A2	3.0	0.118
b	0.18	0.007
c	0.15	0.006
D	28.0	1.102
E	28.0	1.102
e	0.5	0.020
HD	30.6	1.205
HE	30.6	1.205
L1	1.3	0.051
L	0.5	0.020
y	0.15 (max)	0.006 (max)

Section 8: Differences between M1523A and M1523B

The following are the differences between M1523A & M1523B

1. Pin definition :

	M1523B	M1523A
#14	IRQSER	VDD/VBAT
#15	SIRQII	32KO
#16	RINGIN	32KI
#45	IRQ8J	SIRQII/IRQ8J
#47	USBP10	DACKJ0/DMAACKJ
#48	USBP11	DACKJ1/DMAREQ

2. Major modifications :

- a. Removal of internal RTC
- b. Changing of the internal IDE controller from multifunction to an individual device. (default idsel=A27)
- c. DMA must be set to polling mode. (That means you have to add a 74F138 to decode your DMA signals even if you do not implement USB feature.)

3. Other notice :

- a. The signal IRQSER (serial IRQ) must be pulled-high to VCC if you do not need this feature.
- b. The signal RINGIN should have a high or low voltage state if it is not used.
- c. If you use internal IDE controller of M1523B, it is recommended that the IRQ signal of primary channel be connected to SIRQII and the secondary channel be connected to SIRQI.
- d. BIOS should be modified if the internal IDE controller of M1523B is used.
- e. The signal SPLED should have a 1K ohm pull-down resistor to select the DMA polling mode at reset state; a pull-up resistor will cause an abnormal operation.
- f. The trace of the USB signals must have the same length and a 15K ohm pull-down resistor is needed for each signal.
- g. Connect 48MHz to pin 46(USBCLK) of M1523B.
- h. The text in shaded areas refer to differences with M1523
- i. Please refer to the schematics V1.5 attached for more details.

Section 9: Revision History

p.19,21,22	Routing Table
p.26	01011
p.43	Index 08h





This material is recyclable.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Acer Laboratories Inc. makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Acer Laboratories Inc. retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

ALi is a registered trademark of Acer Laboratories Incorporated and may only be used to identify ALi's products.

© ACER LABORATORIES INCORPORATED 1997

