IBM Microelectronics

RGB561 PALETTE DAC Product Specification



IBM Microelectronics

ii February 21, 1996



IBM Microelectronics

Contents

ARCHITECTURE	
Introduction	
Microprocessor Interface (MPI)	
Programming	
Address Index Register	
Configuration Registers and Cursor Pixel Map	
LUTs and WATs	
Reserved Address Space	
Look-Up Tables	•
Color Look-Up Table (LUT)	
Color LUT Addressing	
Gamma Correction Tables	
Cursor/Cross-Hair Look-Up Tables	
Cursor Pixel Map	
Cursor Fixer Map	
Window Attribute Tables (WATs)	4
Segment Registers	
deginent registers	
Video	
Interlace support	
Frame Buffer Interface	6
VRAM Interface	
Pixel Interpretation and Bit Assignment	
Pixel Interleave	
Maria Araba a Taba	
Window Attribute Tables	
Window IDs - Window Attribute Tables	
WAT Addressing	
AUX_WAT Addressing	
WAT Addressing Architecture	
Pixel Formats	10
rixer rormats	
Cursor/Cross-Hair Features	22
Cursor	
Cursor Location	
Cursor Blinking	
Cross-Hair	
Cross-Hair/Cursor Lock	
Cross-Hair Location	
Cross-Hair Scissor Clipping	
Cross-Hair Window Clipping	
Extended View Cross-Hair	
Cursor / Cross-Hair Interaction	
Outdoi / Otdoo Hall Interaction	
Display Priority	24
Pixel Priority	
Overlay Transparency	
Chroma Key	



	4 6	A .		
ILIN	. /I I	\/licroo	IAAtra	nicc
יוכוו	vi i	Microe	にしいい	ロルいつ

Synchronization		 	 	 		 	 		 	 		 	. 2
Control Register		 	 	 		 	 		 	 		 	. 2
Clocking		 	 	 		 	 		 	 		 	. 20
Pixel Clock													
Phase Locked Loop		 	 	 		 	 		 	 		 	. 20
External Pixel Clock		 	 	 		 	 		 	 		 	. 26
Serial_Clock		 	 	 		 	 		 	 		 	. 26
Auxiliary Serial Clock		 	 	 		 	 		 	 		 	. 20
Divided DOT Clock													
REGISTER ADDRESSES													
Register Address Table		 		 	•	 	 			 		 	. 2
REGISTER SUMMARIES													28
X'0000 Revision Level Register (Read only)													
7. 0000 Trovision Edvor Register (read only)	, .	 	 •	 	•	 •	 		 •	 	•	 	
Configuration Registers													2
X'0001 Configuration Register 1 (CONF/1)													
X'0002 Configuration Register 2 (CONF/2)													
X '0002 Configuration Register 2 (CONF/2) X '0003 Configuration Register 3 (CONF/3)													
X'0004 Configuration Register 4 (CONF/4)													
X'0005 Interleave Control Register													
X'0006-0007 WAT Segment Registers													
X'0008-0009 AUX WAT Segment Registers													
X'0010-0011 Chroma Key Registers		 	 	 		 	 		 	 		 	. 3
X'0012-0013 Chroma Key Mask Registers		 	 	 		 	 		 	 		 	. 34
X'0020 SYNC Control Register													
PLL Programming		 	 	 		 	 		 	 		 	. 30
X'0021 PLL/VCO Divider Register													
X'0022 PLL Reference Register													
Cursor Registers		 	 	 		 	 		 	 		 	. 3
X'0030 Cursor Control Register													
X'0031 Cross-Hair Control Register													
X'0032-0033 Cursor Blink Registers													
X'0034-0035 Cursor Hot Spot Location Regis X'0036-0039 Cursor Location Registers													
X'0040-0047 Cross-Hair Scissor Clipping Re													
X'0048-004B Cross-Hair Location Registers													
X'004C-004E Cross-Hair Pattern Registers													
X'005F DAC Control Register		 	 	 		 	 			 		 	. 4
Diagnostic Registers													
TESTABILITY and DIAGNOSTICS													
MISR Registers		 	 	 		 	 		 	 		 	. 42
X'0060-0063 MISR Signature Registers													
X'0065 MISR Status		 	 	 		 	 		 	 		 	. 42
MISR Algorithm													
MISR Example													
X'0050-0056 VRAM Bit Mask Registers													
X'0064 DAC Comparator													
A 0004 DAG Comparator		 	 	 ٠.	•	 	 		 •	 		 	. 4,
DDOTCLK Register													1
X'0082 Divided DOT Clock Control Register	•	 	 •	 ٠.	•	 	 	٠.		 		 	. 4
Curear Look He Table													
Cursor Look-Up Table		 	 	 		 	 		 	 		 	. 45

iv February 21, 1996



PACKAGING

Package Drawing - 304 C4FP

Appendix c. ERRATA

Palette Read-Back

Appendix a. APPLICATION NOTES

Quad Buffering of 8 bit Index Pixels

Multiple Frame Buffer Chroma Key

Appendix b. DOCUMENT REVISIONS

RGB561

IBM Microelectronics X'0A10-0A1F Cursor/Cross-Hair Look-Up Tables **Window Attribute Tables** X'0E00-0E0F AUX FB WAT X'0F00-0F0F AUX_OL_WAT X'1000-10FF FB_WAT X'1400-14FF OL_WAT I/O SUMMARY 49 Signal Pins **EXTERNAL COMPONENTS** 52 **External Circuitry** Analog Voltages DAC Outputs PLL Components Signal Terminations Decoupling Circuit Schematic Component Values Performance Characteristics 54 ■DAC Output Levels **PIN LIST** Pin Assignments



IBM Microelectronics

Figures

1.	WAI Addressing	16
2.	WAT Addressing: Common WID Mode	16
3.	WAT Addressing: Split WID Mode	17
4.	AUX_FB_WAT Addressing Alignment to FB_WAT	18
5.	Pixel Color Modes	19
6.	MPI Port Timings	54
7.	VRAM Pixel Port and Clock Timings	54
	VIDEO Timings	
9.	Composite DAC Output (Setup=0 IRE)	58
10.	Composite DAC Output (Setup=7.5 IRE)	58
11.	Top View, heat sink not shown	63

vi February 21, 1996

IBM Microelectronics

Tables

1.	Color Lut Address Generation
2.	Two cycle transfer: GAMMA entries
3.	64x64 Cursor Pixel Screen Locations
4.	Cursor Pixels Mapped into 1Kx8 Memory
5.	Two cycle transfer: WAT entries
6.	Video Output Clocking
7.	RGB561 VRAM to PIXEL CONFIGURATION SUMMARY
8.	RGB561 PIXEL TO VRAM CONFIGURATION SUMMARY
9.	RGB561 VRAM PIXEL BIT ASSIGNMENT 5:1 / 4:1 MUX Basic Mode
10.	RGB561 VRAM PIXEL BIT ASSIGNMENT 4:1 MUX Extended Mode
11.	RGB561 VRAM PIXEL BIT ASSIGNMENT 4:1 MUX Super Extended mode
12.	RGB561 VRAM PIXEL BIT ASSIGNMENT 5:1 MUX, 30 bit/pixel Mode
13.	RGB561 VRAM PIXEL BIT ASSIGNMENT 4:1 MUX 30 bit/pixel Mode
14.	RGB561 VRAM PIXEL BIT ASSIGNMENT 8:1 MUX, Basic-A Mode
15.	RGB561 VRAM PIXEL BIT ASSIGNMENT 8:1 MUX, Basic-B Mode
16.	RGB561 Pixel Data Formats
17.	Overlay/Underlay Formats
18.	Color LUT Bypass Conversion Table
19.	DTG Signal Summary
20.	Register Addresses
21.	MISR Register Bit Locations
22.	Cursor/Cross-hair look-up table entries
23.	SIGNAL PINS
24.	RGB561 Extended Pixel Data Formats

February 21, 1996 vii



IBM Microelectronics

viii February 21, 1996

IBM Microelectronics

Introduction

The RGB561 is designed to meet the large spectrum of graphics operations of high end workstations in the X Windows environment. It provides a high level of functional integration with flexibility to achieve a variety of color modes, window attributes, monitor support, and pixel performance ranges. It supports CRT displays as well as digital video data for external devices. The RGB561 can simultaneously display various visual formats with dynamic selection occurring on a pixel basis.

Microprocessor Interface (MPI)

The 8 bit microprocessor interface, DATA₇₋₀, is controlled by CO/C1/CE/RW signals, and is used to access all configuration and control registers, window attribute tables (WATs), cursor, gamma and palette look-up tables (LUTs), MISR and DAC compare registers. It is shared with the VIDEO₁₁₋₀ bus which supports digital data output for external applications. The control signal timings are shown in "■AC Characteristics" on page 54 and a list of the valid register addresses is summarized in Table 20 on page 27.

All registers are set to 0 by RESET with the exception of the Revision Level and reserved registers, the Color, Cursor and Gamma LUTs, the Cursor pixel map and the Window Attribute Tables, all of which must be loaded with the appropriate data through the MPI.

Programming

Address Index Register

The RGB561 contains an internal 16 bit address register that is used as the pointer to all configuration registers, Look Up Tables (LUTs) and Window Attribute Tables (WATs). It is formed by the Address Index Low register and the Address Index High register.

The low order 8 bits of the address are contained in the Address Index Low register; they are stored by setting C1/C0=0/0 and writing the 8 bit value to the RGB561 Data bus. Loading the Address Index High register requires C1/C0=0/1 and a data write MPI cycle. To set an initial address to the register space the index register must be loaded in this *low/high* order to access look-up tables, WATs and the Cursor pixel map. Configuration registers do not have this low/high order requirement.

The address index register will auto increment to the next address after each read or write cycle to a configuration register or after the end of a multi-cycle LUT or WAT access. This feature can be disabled, if

desired, by forcing the msb of the address index high register to '1'. The address index register will not automatically skip unused or reserved address locations in the valid address space and requires another address load or multiple accesses to move through those address locations.

Configuration Registers and Cursor Pixel Map

Configuration registers and cursor pixel map locations, pointed to by the Address Index register, are accessed with C1/C0=1/0. The address index register will auto increment to the next address after each read or write cycle.

LUTs and WATs

Look up tables (Palettes and Gamma Correction) and Window Attribute Tables, pointed to by the Address Index register, are accessed with C1/C0=1/1 denoting a multi-cycle access. The 10 bit *WATs and Gamma correction tables* are accessed from the 8 bit MPI bus in 2 cycles, and the *3-1Kx8 Color look-up tables* in 3 cycles, one each for red, green and blue data. If the address index register is accessed before completion of a multi-cycle access, the counter is reset and the operation is terminated.

The internal pixel clock (PIXCLK) must be active to access LUTs, WATs and cursor pixel map addresses. The PLL must be set up properly to generate the internal pixel clock or alternatively, the external pixel clock may be used. If an external pixel clock is used (EXTCLK/EXTCLK), the desired frequency range (DFR) must still be programmed in the *PLL/VCO Divider Register* to properly access LUT RAM locations.

Reserved Address Space

Writing to a reserved register address is ignored, reading from a reserved register address below X'1000 will return X'00 at the MPI. Reading reserved registers from address X'1000 to X'7FFF will tri-state the MPI DATA $_{7-0}$ outputs.

IBM

ARCHITECTURE

IBM Microelectronics

Look-Up Tables

The RGB561 has three look-up tables:

Color LUTs Consist of 3 - 1K x 8 SRAMs, one

each for red, green and blue data. They are bypassed in grey scale and true color modes and are used to

address the Gamma LUTs.

Gamma LUTs Consist of 3 - 256x10 SRAMs, for

display color enhancement, and can also be bypassed. Their color output

data drives the DACs.

Cursor LUT Contains 12 - 24 bit RGB (8/8/8)

entries representing the primary and blink colors used to display the

cursor and cross-hair.

Color Look-Up Table (LUT)

The three independent 1Kx8 color palettes on the RGB561 yield an indirect color look-up capability of 16.7 million colors. The palette tables can also be bypassed in any true color mode. They can be read or written through the MPI at any time. Anti-sparkle circuitry will repeat the last displayed pixel color during MPI accesses, but in some instances screen artifacts may result.

Data transfer to or from the Color LUTs is a three cycle operation with 8 bits of red, green and blue data being transferred sequentially to or from the same address before the address index register increments.

Color LUT Addressing

The Color LUT can be partitioned by the system software into LUTs for each window on the screen with a minimum color depth of 64 entries. Window partitioning and bypass are controlled by the FB_WAT and OL_WAT data bits.

In 30 bits per pixel (bpp) mode, the full 10 bit LUT address is contained in the serialized data and no starting address modification takes place. To form a 10 bit Color LUT address for all other pixel types, the appropriate pixel or overlay input data from the serializer is combined with the Color LUT starting address taken from its respective FB_WAT or OL_WAT. The process is shown in Table 1. Pixel data used is shown as the left data byte of Table 18 on page 21. The relationship between VRAM input data and the pixel or overlay data used to access the LUTs is shown in Table 7 on page 7 and Figure 7 on page 54.

Table 18 on page 21 also shows the look-up table output in bypass mode for various pixel input data for each color mode.

Table	Table 1. Color LUT Address Generation												
9	8	7	6	5	4	3	2	1	0				
SA ₃	SA ₂	SA ₁	SA ₀	0	0	0	0	0	0				
+	=	AI ₇	AI ₆	AI ₅	AI ₄	AI ₃	Al ₂	AI ₁	AI ₀				
LA ₉	LA ₈	LA ₇	LA ₆	LA ₅	LA ₄	LA ₃	LA ₂	LA ₁	LA ₀				

 \emph{SA} Starting address from the window attribute table

AI Address input from Table 18 on page 21.

LA Resulting color look-up table address

IBM Microelectronics

Gamma Correction Tables

The Gamma look-up or correction tables are used to enhance color precision and clarity for applications requiring exact replication of color data or to compensate for display differences. The 8 bit data from the color palette is used to access the corresponding 256x10 Gamma table. In bypass mode, the 10 bit output is linearized by shifting the 8 bit address input to the output MSBs and copying the 2 input MSBs to the 2 output LSBs. Gamma tables are always bypassed when cursor pixels are displayed.

Gamma tables may also be accessed through the MPI at any time, however, a read during active display time may result in visible screen artifacts. Loading the 10 bit color Gamma data entries requires a two cycle transfer before an address increment. Data fields on each access are shown in Table 2.

Table	Table 2. Two cycle transfer: GAMMA entries											
7	7 6 5 4 3 2 1 0 7 6											
D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
	First Access 2ND											

Cursor/Cross-Hair Look-Up Tables

The cursor and cross-hair have separate primary and blink color look-up tables each containing 3-24 bit RGB data entries, the fourth value is transparency. LUT entries are shown in Table 22 on page 45.

Cursor Pixel Map

The 64 x 64 cursor is mapped into a 1K x 8 SRAM as indicated in Tables 3 and 4. Each 8 bit input to the cursor pixel map represents 4 pixel color values. The 2 bit per pixel data is used to access the Cursor LUT to select a primary or blink color based on the value in the *Cursor Control Register* (X'0030), BT.

Table 3. 6	4x64 (Curso	Pixel	Scree	en Loc	ation	S			
Addr		0	1	2	3		60	61	62	63
X ' 2000	0	0	1	2	3		60	61	62	63
X ' 2010	1	64	65	66	67		124	125	126	127
X ' 2020	2	128	129	130	131		188	189	190	191
X ' 2030	3	192	193	194	195		252	253	254	255
:	:	:	:	÷	:	:	:	÷	:	:
X ' 23C0	60	3840	3841	3842	3843		3900	3901	3902	3903
X ' 23D0	61	3904	3905	3906	3907		3964	3965	3966	3967
X ' 23E0	62	3968	3969	3970	3971		4028	4029	4030	4031
X ' 23F0	63	4032	4033	4034	4035		4092	4093	4094	4095
Addr in the			14200	lacati	an af	the fir	at 1 a	امامين	Dogiot	a = b:4

Addr is the register address location of the first 4 pixels Register bit placement is described in Table 4.

Table 4. C	Table 4. Cursor Pixels Mapped into 1Kx8 Memory												
ADDRESS		DATA ₇₋₀ Bits											
	7	6	5	4	3	2	1	0					
X ' 2000	Pixe	el 0	Pixe	el 1	Pixe	el 2	Pix	el 3					
X 2000	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0					
X ' 2001	Pixel 4 Pixel 5 Pixel 6					el 6	Pixel 7						
X 2001	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0					
				:									
X'23FE	Pixel	4088	Pixel	4089	Pixel	4090	Pixel	4091					
X 231 L	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0					
X'23FF	Pixel	4092	Pixel	4093	Pixel	4094	Pixel	4095					
A 23FF	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0	Bit 1	Bit 0					

IBM

ARCHITECTURE

IBM Microelectronics

Window Attribute Tables (WATs)

The Window Attribute Tables (WAT) contain pixel frame buffer and overlay window display information that varies on a pixel basis. Two - 256x10 bit WATs are available, one contains the frame buffer pixel data attributes (FB_WAT), the other stores the overlay data attributes (OL_WAT).

Data for the 10 bit frame buffer and overlay window attribute tables must be loaded through the MPI in two cycles, similar to that used for the gamma correction tables. Data fields on each access are shown in Table 5.

Table	Table 5. Two cycle transfer: WAT entries											
7	7 6 5 4 3 2 1 0 7 6											
D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
	First Access 2ND											

The definition of data stored in the WAT entries is found in "Window Attribute Tables" on page 46.

Two - 16 entry 8 bit auxiliary window attribute tables (AUX_FB_WAT and AUX_OL_WAT) contain data

characteristics for a group of windows. They are accessed through the MPI in a single cycle.

Segment Registers

Window ID (WID) bits are used to form the address into the WATs. When fewer than 8 bits of WID data are available for WAT access, the appropriate **FB_WAT or OL_WAT Segment Registers** are used to provide additional, most significant address bits.

The AUX_FB_WAT and AUX_OL_WAT Segment Registers perform the same function and augment the number of WID bits used to access the AUX_FB_WAT and AUX_OL_WAT when less than 4 bits are available. Only the least significant 4 bits of these registers are used to generate WAT addresses. The segment registers are loaded from the MPI in one cycle and are located from address X'0006-0009.

Refer to "WAT Addressing" on page 15 for a detailed description of WAT addressing and Figure 1 on page 16 for a block diagram of the registers associated with the window attribute tables.

ARCHITECTURE

IBM Microelectronics

Video

The 12 bit digital $VIDEO_{11-0}$ output of the RGB561 is used to transfer pixel data from the DAC inputs for external use (i.e. NTSC or LCD display subsystems).

The data clocked out of the VIDEO port represents the 8 MSB DAC inputs for each color. The bus is synchronized to either EXTCLK or DDOTCLK with the timings shown in Figure 8 on page 55. The 24 bit pixel DAC data is 'sliced' to provide 12 bit bus transfers. The 4 most significant bits of RGB data are provided on the rising pixel clock edge (EXTCLK or DDOTCLK) and the 4 least significant bits on the falling edge (Table 6).

The video options are controlled by bits in the *CONF/3* register. When video mode is enabled (VID), RGB data is output on the VIDEO bus during periods when blanking is inactive.

Since Video output bits 0-7 make use of the MPI data bus, it is imperative that all devices sharing the MPI data bus be tristated during active video. Active video time can be determined by checking the CBLANKOUT output of the RGB561 The MPI is available for register access only during blanking periods when the video mode is enabled.

Table 6. Video Output Clocking											
REF/EXTCLK 11 10 9 8 7 6 5 4 3 2 1 0											
RISING	G RED ₇₋₄ GREEN ₇₋₄ BLUE ₇₋₄										
FALLING RED ₃₋₀ GREEN ₃₋₀ BLUE ₃₋₀											

Because some monitors may be unable to sync in video mode, the DACs may be set to blank level by the Screen Control bit (CONF/2) or powered off completely using the **DAC Control Register**, DAC bit (X'005F).

Interlace support

The RGB561 supports interlaced operation. If interlaced operation is enabled, interleave and cursor data are controlled by the *FIELD* input. The FIELD polarity is also controlled by the CONF/3 register.

The **FIELD** signal is used in video mode to specify whether an even (0) or odd (1) scan line is displayed. For proper interleave and cursor data generation, pixel data must be presented to the RGB561 consistent with the interlace requirements.

IBM

ARCHITECTURE

IBM Microelectronics

Frame Buffer Interface

The 200 bit VRAM input data can be configured into any of the operating modes listed below, using the serializer configuration registers. The modes determine the number of bits (pixel size) allocated for use by frame buffer and overlay layers, and the maximum number of WID bit planes configurable.

MODE	MUX Ratio	FB/OL Size	Max WID
Basic	5:1	32 bits total	8 bits
Basic	4:1	32 bits total	8 bits
Extended	4:1	40 bits total	8 bits
Super Extended	4:1	48 bits total	2 bits
30 bpp	5:1	30 / 8 bits	2 bits
Basic-B	8:1	20 bits total	4 bits
30 bpp	4:1	30 / 16 bits	2 bits
Basic-A	8:1	24 bits total	8 bits

The **OVLY** field (CONF/1) specifies the number of FB/OL bits allocated for overlay; the remaining bits are allocated to the frame buffer. Pixel format and buffer

select options, specified in WAT, should not exceed the pixel size boundary. Alternatively, the boundary between frame buffer and overlay can vary on a per pixel basis, with the size of frame buffer and overlay pixels determined by the WAT. Care should be taken not to overlap the frame buffer and overlay for the given mode of operation.

The *LWID* bits (CONF/1) determine the number of WID planes configured. It should not exceed the limit set by the serializer configuration. The selected number of LSB will address the WAT, the remaining bits are ignored.

When loading the configuration registers it is important to specify a valid set of parameters consistent with those available or results will be unpredictable.

The serializer configuration summary and VRAM data allocations are shown in Table 7 on page 7.

IBM Microelectronics

VRAM Interface

VRAM	В	ASIC	EXTENDED	SUPER_EXT	RGB	30 bpp	BASIC
DATA	5:1 MUX	4:1 MUX	4:1 MUX	4:1 MUX	5:1 MUX	4:1 MUX	8:1 MUX
0-3	PA ₀₋₃	PA ₀₋₃	PA ₀₋₃	PA ₀₋₃	PA ₀₋₃	PA ₀₋₃	PA ₀₋₃
4-7	PA ₄₋₇	PA ₄₋₇	I PA₁-7	PA ₄₋₇	PA ₄₋₇	PA ₄₋₇	PA ₄₋₇
8-11	PA ₈₋₁₁	PA ₈₋₁₁	PA ₈₋₁₁	PA ₈₋₁₁	PA ₈₋₁₁	PA ₈₋₁₁	PA ₈₋₁₁
12-15	PA ₁₂₋₁₅	PA ₁₂₋₁₅	PA ₁₂₋₁₅	PA ₁₂₋₁₅	PA ₁₂₋₁₅	PA ₁₂₋₁₅	PA ₁₂₋₁₅
16-19	PA ₁₆₋₁₉	PA ₁₆₋₁₉	PA ₁₆₋₁₉	PA ₁₆₋₁₉	PA ₁₆₋₁₉	PA ₁₆₋₁₉	PB ₀₋₃
20-23	PA ₂₀₋₂₃	PA ₂₀₋₂₃	PA ₂₀₋₂₃	PA ₂₀₋₂₃	PA ₂₀₋₂₃	PA ₂₀₋₂₃	PB ₄₋₇
20-23 24-27	PB ₀₋₃	1 A20-23	PB ₀₋₃	PB ₀₋₃	PB ₀₋₃	1 A20-23	DC -7
	FD ₀₋₃	PB ₀₋₃	FD ₀₋₃	FD ₀₋₃	FD ₀₋₃	PB ₀₋₃	PC ₀₋₃
28-31	PB ₄₋₇	PB ₄₋₇	PB ₄₋₇	PB ₄₋₇	PB ₄₋₇	PB ₄₋₇	PC ₄₋₇
32-35	PB ₈₋₁₁	PB ₈₋₁₁	PB ₈₋₁₁	PB ₈₋₁₁	PB ₈₋₁₁	PB ₈₋₁₁	PC ₈₋₁₁
36-39	PB ₁₂₋₁₅	I PB _{12.45}	I PB45.45	PB ₁₂₋₁₅	I PB40.45	PB ₁₂₋₁₅	I PC12.15
40-43	PB ₁₆₋₁₀	PB ₁₆₋₁₀	PB ₁₆₋₁₉	PB ₁₆₋₁₀	PB ₁₆₋₁₀	PB ₁₆₋₁₉	PD ₀₋₃
44-47	PB ₂₀₋₂₃	I PB ₂₀₋₂₃	I PB ₂₀₋₂₃	I PB ₂₀₋₂₃	PB ₂₀₋₂₃	I PB20-23	I PD₁-7
48-51	I PCn_2	I PCn-2	I PCn_2	I PCn.2	I PCn-2	PC ₀₋₃	I PE ₀₋₃
52-55	l PC₁₋ 7	I PC _{4.7}	I PC₄₋ 7	I PC ₄ -	I PC ₄ -	I PC _{4.7}	l PE₁₋ z
56-59	I PC ₉₋₁₁	PC ₉₋₁₁	l PC ₉₋₁₁	I PC _{0.44}	I PC ₉₋₁₁	PC 11	PE ₉₋₁₁
60-63	PC ₁₂₋₁₅	PC ₁₂₋₁₅	PC ₁₂₋₁₅	PC ₁₂₋₁₅	PC ₁₂₋₁₅	PC ₁₂₋₁₅	PE ₁₂₋₁₅
64-67	PC ₁₆₋₁₉	PC ₁₆₋₁₉	PC ₁₆₋₁₉	PC ₁₆₋₁₉	PC ₁₆₋₁₉	PC ₁₆₋₁₉	PF ₀₋₃
68-71	PC ₂₀₋₂₃	PC ₂₀₋₂₃	PC ₂₀₋₂₃	PC ₂₀₋₂₃	PC ₂₀₋₂₃	PC ₂₀₋₂₃	PF ₄₋₇
72-75	PD ₀₋₃	PD ₀₋₃	PD ₀₋₃	PD ₀₋₃	PD ₀₋₃	PD ₀₋₃	PG ₀₋₃
76-79	FD ₀₋₃	PD ₀₋₃	FD ₀₋₃	PD ₀₋₃	DD-3	PD ₀₋₃	FG ₀₋₃
	PD ₄₋₇	PD ₄₋₇	PD ₄₋₇	PD ₄₋₇	PD ₄₋₇	PD ₄₋₇	PG ₄₋₇
80-83	PD ₈₋₁₁	PD ₈₋₁₁	PD ₈₋₁₁	PD ₈₋₁₁	PD ₈₋₁₁	PD ₈₋₁₁	PG ₈₋₁₁
84-87	PD ₁₂₋₁₅	PD ₁₂₋₁₅	PD ₁₂₋₁₅	PD ₁₂₋₁₅	PD ₁₂₋₁₅	PD ₁₂₋₁₅	PG ₁₂₋₁₅
88-91	PD ₁₆₋₁₉	PD ₁₆₋₁₉	PD ₁₆₋₁₉	PD ₁₆₋₁₉	PD ₁₆₋₁₉	I PD ₁₆₋₁₀	I PH ₀₋₃
92-95	PD ₂₀₋₂₃	PD ₂₀₋₂₃	PD ₂₀₋₂₃	PD ₂₀₋₂₃	PD ₂₀₋₂₃	PD ₂₀₋₂₃	PH ₄₋₇
96-99	PE ₀₋₃	I —	I PA ₂₄₋₂₇	PA ₂₄₋₂₇	PE _{∩-3}	I PA24.27	PB ₉₋₁₁
00-103	PE ₄₋₇	_	I PA ₂₉₋₂₁	I PA ₂₉₋₂₁	I PE _{4.7}	I PA ₂₉₋₂₁	I PB12.15
04-107	PE ₈₋₁₁	 -	PB ₂₄₋₂₇	PB ₂₄₋₂₇	PE ₈₋₁₁	PB ₂₄₋₂₇	PD ₈₋₁₁
08-111	PE ₁₂₋₁₅	_	I PB ₂₈₋₃₁	PB ₂₈₋₃₁	PE ₁₂₋₁₅	PB ₂₈₋₃₁	PD ₁₂₋₁₅
12-115	PE ₁₆₋₁₉	l _	PC ₂₄₋₂₇	PC ₂₄₋₂₇	PE ₁₆₋₁₉	PC ₂₄₋₂₇	PF ₈₋₁₁
16-119	PE ₂₀₋₂₃	l _	PC ₂₈₋₃₁	PC ₂₈₋₃₁	PE ₂₀₋₂₃	PC ₂₈₋₃₁	PF ₁₂₋₁₅
20-123	PA ₂₄₋₂₇	PA ₂₄₋₂₇	PA ₃₂₋₃₅	PA ₄₀₋₄₃	PA ₂₄₋₂₇	PA ₃₂₋₃₅	PA ₁₆₋₁₉
24-127	PA ₂₈₋₃₁	PA ₂₈₋₃₁	PA ₃₆₋₃₉	PA ₄₄₋₄₇	PA ₂₈₋₃₁	PA ₃₆₋₃₉	PA ₂₀₋₂₃
28-131	1 A28-31	1 A28-31	1 A36-39	DD	1 A28-31	PB ₃₂₋₃₅	DC 720-23
32-135	PB ₂₄₋₂₇	PB ₂₄₋₂₇	PB ₃₂₋₃₅	PB ₄₀₋₄₃	PB ₂₄₋₂₇	DD 32-35	PC ₁₆₋₁₉
	PB ₂₈₋₃₁	PB ₂₈₋₃₁	PB ₃₆₋₃₉	PB ₄₄₋₄₇	PB ₂₈₋₃₁	PB ₃₆₋₃₉	PC ₂₀₋₂₃
36-139	PC ₂₄₋₂₇	PC ₂₄₋₂₇	PC ₃₂₋₃₅	PC ₄₀₋₄₃	PC ₂₄₋₂₇	PC ₃₂₋₃₅	PE ₁₆₋₁₉
40-143	PC ₂₈₋₃₁	PC ₂₈₋₃₁	PC ₃₆₋₃₉	PC ₄₄₋₄₇	PC ₂₈₋₃₁	PC ₃₆₋₃₉	PE ₂₀₋₂₃
44-147	PD ₂₄₋₂₇	PD ₂₄₋₂₇	PD ₃₂₋₃₅	PD ₄₀₋₄₃	PD ₂₄₋₂₇	PD ₃₂₋₃₅	PG ₁₆₋₁₉
48-151	PD ₂₈₋₃₁	PD ₂₈₋₃₁	I PD ₃₆₋₃₀	I PD ₄₄₋₄₇	PD ₂₈₋₃₁	I PD ₃₆₋₃₀	I PG ₂₀₋₂₃
52-155	PE ₂₄₋₂₇	-	PD ₂₄₋₂₇	PD ₂₄₋₂₇	I PF	PD ₂₄₋₂₇	PH ₈₋₁₁
56-159	PE ₂₉₋₂₁	-	I PD20 24	PD ₂₈₋₃₁	PE ₂₈₋₃₁	PD ₂₈₋₃₁	PH ₁₂₋₁₅
60-163	WA ₀₋₃	WA ₀₋₃	WA ₀₋₃	PD ₂₈₋₃₁ WA ₀₋₁ /PA ₃₄₋₃₅	PE ₂₈₋₃₁ WA ₀₋₁ /PA ₃₂₋₃₃ PA ₃₄₋₃₇	WA ₀₋₁ /PA ₄₀₋₄₁	I PB ₁₆₋₁₀
64-167	WA ₄₋₇	I WA ₄ -	I WA ₄₋₇	PA ₃₆₋₃₀		PA ₄₂₋₄₅	I PB20-23
68-171	WB ₀₋₃	I WBo a	I WB ₀₋₂	I WB ₀₋₁ /PB ₂₄₋₂₅	WB ₀₋₁ /PB ₃₂₋₃₃	I WB ₀₋₁ /PB ₄₀₋₄₁	I PD16-10
72-175	l WB ₄ 7	I WB	WB ₄₋₇	PB ₃₆₋₃₉	PB ₃₄₋₃₇	PB ₄₂₋₄₅	PD ₂₀₋₂₃
76-179	WC ₀₋₃	I WC ₂ 2	WC ₀₋₃	WC ₀₋₁ /PC ₃₄₋₃₅	I WC _{0.4} /PC _{22.22}	I WCo 1/PC 40 44	I PF40.40
80-183	WC ₄₋₇	I WC ₄ -	WC ₄ 7	PC20 20	PC ₃₄₋₃₇	PC ₄₂₋₄₅	PF ₂₀₋₂₃
84-187	WD ₀₋₃	WD ₀₋₃	WD ₀₋₃	PC ₃₆₋₃₉ WD ₀₋₁ /PD ₃₄₋₃₅	WD ₀₋₁ /PD ₃₂₋₃₃	WD ₀₋₁ /PD ₄₀₋₄₁	PH ₁₆₋₁₉
88-191	WD ₀₋₃ WD ₄₋₇	WD ₀₋₃ WD ₄₋₇	WD-3	DD 34-35	DD 32-33	DD	' '16-19
92-195	1 VV D4-7		WD ₄₋₇	PD ₃₆₋₃₉	PD ₃₄₋₃₇	PD ₄₂₋₄₅	PH ₂₀₋₂₃
	WE ₀₋₃	-	-	PA ₃₂₋₃₃ /PB ₃₂₋₃₃	WE ₀₋₁ /PE ₃₂₋₃₃	-	SWID ₀₋₃
96-199	WE ₄₋₇	-	-	PC ₃₂₋₃₃ /PD ₃₂₋₃₃	PE ₃₄₋₃₇	-	SWID ₄₋₇



IBM Microelectronics

PIXEL	BAS	SIC	EXTENDED	SUPER_EXT	RGB 3	0 bpp	BASIC
DATA	5:1 MUX	4:1 MUX	4:1 MUX	4:1 MUX	5:1 MUX	4:1 MUX	8:1 MUX
A ₀₋₁₅	0-15	0-15	0-15	0-15	0-15	0-15	0-15
A ₁₆₋₂₃	16-23	16-23	16-23	16-23	16-23	16-23	120-127
116-23	120-127	120-127	96-103	96-103	120-127	96-103	
PA ₂₄₋₃₁	120-121						_
PA ₃₂₋₃₅	_	_	120-123	192,193,162,163	162-165	120-123	_
PA ₃₆₋₃₉	_	_	124-127	164-167	166,167,-,-	124-127	_
PA ₄₀₋₄₇	_	_	_	120-127	_	162-167,-,-	_
PB ₀₋₇	24-31	24-31	24-31	24-31	24-31	24-31	16-23
PB ₈₋₁₅	32-39	32-39	32-39	32-39	32-39	32-39	96-103
B-15	40-47	40-47	40-47	40-47	40-47	40-47	160-167
PB ₁₆₋₂₃							
PB ₂₄₋₃₁	128-135	128-135	104-111	104-111	128-135	104-111	_
PB ₃₂₋₃₅	_	_	128-131	194,195,170,171	170-173	128-131	_
PB ₃₆₋₃₉	_	_	132-135	172-175	174,175,-,-	132-135	_
PB ₄₀₋₄₇	_	_	_	128-135	-	170-175,-,-	_
PC ₀₋₁₅	48-63	48-63	48-63	48-63	48-63	48-63	24-39
20-15	64-71	64-71	64-71	64-71	64-71	64-71	128-135
PC ₁₆₋₂₃	-				-	-	
PC ₂₄₋₃₁	136-143	136-143	112-119	112-119	136-143	112-119	_
PC ₃₂₋₃₅	_	_	136-139	196,197,178,179	178-181	136-139	_
C ₃₆₋₃₉	_	_	140-143	180-183	182,183,-,-	140-143	_
C ₄₀₋₄₇	_	_	_	136-143		178-183,-,-	_
PD ₀₋₇	72-79	72-79	72-79	72-79	72-79	72-79	40-47
≥0-7	80-87	80-87	80-87	80-87	80-87	80-87	104-111
PD ₈₋₁₅							
PD ₁₆₋₂₃	88-95	88-95	88-95	88-95	88-95	88-95	168-175
PD ₂₄₋₃₁	144-151	144-151	152-159	152-159	144-151	152-159	_
PD ₃₂₋₃₅	_	_	144-147	198,199,186,187	186-189	144-147	_
PD ₃₆₋₃₉	_	_	148-151	188-191	190,191,-,-	148-151	_
PD ₄₀₋₄₇	_	_	_	144-151		186-191,-,-	_
PE ₀₋₁₅	96-111	_	_		96-111	_	48-63
		_	_			_	
PE ₁₆₋₂₃	112-119	_	_		112-119	_	136-143
PE ₂₄₋₃₁	152-159	_	_		152-159	_	_
PE ₃₂₋₃₇	_	_	_	_	194-199	_	_
PF ₀₋₇	_	_	_	_	_	_	64-71
PF ₈₋₁₅	_	_	_		_	_	112-119
PF ₁₆₋₂₃	_	_	_	_	_	_	176-183
PG ₀₋₁₅	_	_	_	_	_	_	72-87 144-151
PG ₁₆₋₂₃	_	_	_		_	_	144-151
PH ₀₋₇	_	_	_	_	_	_	88-95
PH ₈₋₁₅	_	_	_	-	_	_	152-159
PH ₁₆₋₂₃	-	_	_	-	-	_	184-191
WA ₀₋₃	160-163	160-163	160-163	160,161,-,-	160,161,-,-	160,161,-,-	_
VA ₀₋₃ VA ₄₋₇	164-167	164-167	164-167		—	—	_
WB ₀₋₃	168-171	168-171	168-171	168,169,-,-	168,169,-,-	168,169,-,-	_
NB ₄₋₇	172-175	172-175	172-175		-	_	_
WC ₀₋₃	176-179	176-179	176-179	176,177,-,-	176,177,-,-	176,177,-,-	_
				170,177,-,-	170,177,-,-	170,177,-,-	_
NC ₄₋₇	180-183	180-183	180-183	_	-	_	_
ND ₀₋₃	184-187	184-187	184-187	184,185,-,-	184,185,-,-	184,185,-,-	_
ND ₄₋₇	188-191	188-191	188-191				_
NE ₀₋₃	192-195	_	-	-	192,193,-,-	_	_
WE ₄₋₇	196-199	_	_	-	-	_	_
SWID ₀₋₇	_	_	_	_	_	_	192-199
٠,			1	COMMON INTERLEA			



IBM Microelectronics

Pixel Interpretation and Bit Assignment

Table 9. RGB561 VRAM PIXEL B	IT ASSIGNMENT 5:1 / 4	:1 MUX Bas	sic Mode									
				BIT ASSI	GNMENT							
	W W W W W W W W W 0 0 0 0 0 0 0 0 0 0 0	P P P P 3 3 2 2 1 0 9 8	P P P P 2 2 2 2 7 6 5 4	P P P P 2 2 2 2 3 2 1 0	P P P P 1 1 1 1 9 8 7 6	P P P P 1 1 1 1 5 4 3 2	P P P P 1 1 0 0 1 0 9 8	P P P P P P 0 0 0 0 0 0 7 6 5 4 3 2	P P 0 0 1 0			
FB WAT Pixel Format												
8 bit RGB or INDEX						8	В	8 _A				
12 bit RGB					12 _B			12 _A				
16 bit RGB			16	В			16	A				
24 bit RGB		24										
OL WAT Pixel Format												
8 bit RGB or Index		0	A	0	В							
6/2 bit OL/UL Index		O _A	U _A	OB	U B							
4/4 bit OL/UL Index		O _A	U _A	OB	U B							
4 bit OL Index		OB	O _A									
WID bits												
8 bit WID	w											
Note: Subscripts A and B refer to	Buffer A and Buffer B re	spectively for	or double bu	ffer modes.								

KEL BIT ASSIGNMEN	IT 4:1 MU	X Extende	d Mode					
				BIT ASS	SIGNMENT			
W W W W W W W W W 7 0 0 0 0 0 0 0 0 0 0	P P P P 3 3 3 3 9 8 7 6	P P P P 3 3 3 3 5 4 3 2	P P P P 3 3 2 2 1 0 9 8	P P P 1 2 2 2 2 7 6 5 4	P P P P P P P P P P P P P P P P P P P	P P P P P 1 1 1 1 1 5 4 3 2	P P P F 1 1 0 0 1 0 9 8	P P P P P P P P P P F 0 0 0 0 0 0 0 0 0
						8	В	8 _A
					12 _B			12 _A
					6 _B		1	6 _A
						2	4	
	0	А	C) _B				
	O _A	U _A	OB	UB				
	o _A	U _A	O _B	U _B				
	O _B	O _A		•	•			
w								
	W W W W W W W W 7 6 5 4 3 2 1 0	W W W W W W W W P P P P P P P O O O O O	W W W W W W W W P P P P P P P P P P P P	OA OB OB OA	BIT ASS W W W W W W W W W W P P P P P P P P P	BIT ASSIGNMENT W W W W W W W W W W P P P P P P P P P	BIT ASSIGNMENT W W W W W W W W W W P P P P P P P P P	BIT ASSIGNMENT W W W W W W W W W W W W P P P P P P P



IBM Microelectronics

Table 11. RGB561 VRAM F	PIXEL	BIT ASSI	GNMENT 4	:1 MUX S	uper Exte	nded mode			
						BIT ASSIGN	IMENT		
	W W 0 0 1 0	P P P P 4 4 4 4 7 6 5 4	P P P P 4 4 4 4 3 2 1 0	P P P P 3 3 3 3 9 8 7 6	P P P P 3 3 3 3 5 4 3 2	P P P P P P P P P 1 P P 1 P P 1 P P P P	P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P <th>P P P P P F 1 1 1 1 1 1 1 5 4 3 2 1 0</th> <th>P P P P P P P P P P P P P P P P P P P</th>	P P P P P F 1 1 1 1 1 1 1 5 4 3 2 1 0	P P P P P P P P P P P P P P P P P P P
FB WAT Pixel Format									
8 bit RGB or INDEX								8 _B	8 _A
12 bit RGB							12 _B		12 _A
16 bit RGB						16	B _B		16 _A
24 bit RGB				24	В			24 _A	
OL WAT Pixel Format									
8 bit RGB or Index		0	A	0	В				
6/2 bit OL/UL Index		O _A	U _A	o _B	U _B				
4/4 bit OL/UL Index		O _A	U _A	OB	U _B				
4 bit OL Index		O _B	O _A						
WID bits									
2 bit WID	w								
Note: Subscripts A and B r	efer to	Buffer A	and Buffer	B respect	ively for d	ouble buffer modes.			



IBM Microelectronics

Table 12. RGB561 VRAM PIXEL I	BIT A	SSI	GNN	1EN1	5:1	M	JX,	30 I	oit/pi	ixel	Mod	de																					
													BI	ТΑ	SSI	GNI	ИΕΙ	NT															
	W V 0 0	V P 3 7	P 3 6	P P 3 3 5 4	P 3 3	P 3 2	P P 3 3 1 0	P 2 9	P F 2 2 2 8 7	P F 2 2 7 6	P P 2 2 5 5	P 2 4	P P 2 2 3 2	P 2 1	P 2 0	P 1 9	P 1 8	P P 1 1 7 6	P 1 5	P 1 4	P 1 3	P 1 2	P 1 1	P 1 0	P 0 9	P 0 8	P 0 7	P 0 6	P 0 5	P 0 4	P I 0 I 3 2	P P 0 0 2 1	P 0 0
FB WAT Pixel Format																																	
8 bit RGB or INDEX																						8	ВВ							8 _A			
12 bit RGB																	12	3										12	A				
16 bit RGB												16	В													16	A						
30 bit RGB (cf=RGB)			ВВ	GGF	RR										E	3						(G							R			
30 bit RGB (cf=BGR)			ВВ	GGF	RR							ĺ			F	₹						(G							В			
OL WAT Pixel Format		•																															
8 bit RGB or Index									OA						С	В																	
6/2 bit OL/UL Index								0	A		U	А		C	B			U B															
4/4 bit OL/UL Index							C	A			U _A	ĺ	(o _B			UE	3															
4 bit OL Index							C) _B		(o _A	ĺ																					
WID bits																																	
2 bit WID	w																																
Note: Subscripts A and B refer to	Buffe	er A	and	Buff	er B	res	pect	ivel	y for	do	uble	buf	fer n	nod	es.																		

Table 13. RGB561 VRAM PI	XEL B	IT ASSIG	NME	NT 4:1 MU	IX 30 bit/p	oixel Mode							
							BIT AS	SIC	GNMENT				
	W W 0 0 1 0	P P P F 4 4 4 5 4 3 2	P P 4 4 2 1 0	P P P F 3 3 3 3 9 8 7 6	P P P F 5 3 3 3 3 5 5 4 3 2	P P P F S 3 3 2 2 2 1 0 9 8	P P P P 2 2 2 5 7 6 5	P 2 4	P P P P P 2 2 2 2 1 3 2 1 0 9	P P P 1 1 1 8 7 6	P P P P 1 1 1 1 5 4 3 2	P P P P 1 1 1 0 0 1 0 9 8	P P P P P P P P F F 7 6 5 4 3 2 1 6
FB WAT Pixel Format													
8 bit RGB or INDEX											8	В	8 _A
12 bit RGB										12 _B			12 _A
16 bit RGB								16	В			1	6 _A
30 bit RGB (cf=RGB)		BBGG	RR						В		G	;	R
30 bit RGB (cf=BGR)		BBGG	RR					T	R		G	3	В
OL WAT Pixel Format											,		•
8 bit RGB or Index				(O _A	(O _B						
6/2 bit OL/UL Index				O _A	U _A	o _B	U	В					
4/4 bit OL/UL Index				O _A	U _A	OB	U _B	T					
4 bit OL Index				o _B	O _A		•						
WID bits					•	•							
2 bit WID	w												
Note: Subscripts A and B re	fer to	Buffer A a	and Bu	uffer B res	pectively for	or double b	ouffer mo	des	5.				

IBM

ARCHITECTURE

IBM Microelectronics

											DIT	400	CNI	4 E N:-	т								
											BII	ASS	IGNI	/EN	l								
	P 2	P 2	P 2	P 2	P 1	P 1	P 1	P 1	P 1	P 1	P 1	P 1	P 1	P 1	P 0	P 0	P 0	P 0	P 0	P 0	P 0	P 0	P 0
	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1
FB WAT Pixel Format																							
8 bit RGB or INDEX												8	В							8	Α		
12 bit RGB						12	2 _B											12	2 A				
16 bit RGB																1	6						
24 bit RGB												2	4										
OL WAT Pixel Format																							
8 bit RGB or Index				0	A							C	В										
6/2 bit OL/UL Index			0,	Α			U	Α			C) _B			U	В							
4/4 bit OL/UL Index		0	A			U	Α			С	В			U	В								
4 bit OL Index		0	В			0	A																
WID bits																							
8 bit WID				٧	٧																		

Table 15. RGB561 VRAM PIXEL BIT ASSIGNME	NT 8	:1 M	UX,	Bas	ic-B	Mod	le																	
										E	BIT A	ASSI	GNN	IENT										
	P 2 3	P 2 2	P 2 1	P 2 0	P 1 9	P 1 8	P 1 7	P 1 6	P 1 5	P 1 4	P 1 3	P 1 2	P 1 1	P 1 0	P 0 9	P 0 8	P 0 7	P 0 6	P 0 5	P 0 4	P 0 3	P 0 2	P 0 1	P 0 0
FB WAT Pixel Format																								
8 bit RGB or INDEX												8	В							8	A			
12 bit RGB																		1	2					
16 bit RGB																1	6							
OL WAT Pixel Format																								
8 bit RGB or Index		OA	(3:0)							OA	(7:4)													
6/2 bit OL/UL Index	OA	(1:0)	U _{A(}	1:0)							(5:2)													
4/4 bit OL/UL Index		U _A	(3:0)							OA	(3:0)													
4 bit OL Index	O _{A(3:0)} O _{B(3:0)}																							
WID bits													•											
4 bit WID						٧	V																	
Note: Subscripts A and B refer to Buffer A and B	uffer	B re	spec	tivel	y for	dou	ble b	ouffe	r mo	des.														

IBM Microelectronics

Pixel Interleave

INTERLEAVE

Interleave is a technique in which the order of the pixels, for each scan line, are varied to enhance performance on the rendering side of the frame buffer. It attempts to match the difference between the way tiled pixels are mapped to the screen and stored in the frame buffer to achieve symmetrical rendering performance for both horizontal and vertical screen updates. The letters A/B/C/D/E represent pixels and also represent the different VRAM modules that store the pixel data. All interleave modes (except 000) store consecutive pixels of a vertical or diagonal line in different VRAMs, allowing simultaneous frame buffer update by the rasterizer or controller.

5:1 MULTIPLEXING

The *Interleave Control Register* selects the interleave mode desired, the starting pixel on the scan line and whether or not OL/WID bits should be interleaved. Data presented to the RGB561 can be interleaved in any of the multiplexing modes. Four methods are available in 4:1, 6 in 5:1 and 8 in 8:1. The tables indicate the methods and results of the available interleave pattern. The Configuration Summary, Table 7, identifies the modes which allow independent OL/WID interleave selection and those which interleave OL/WID data together with the pixel pattern.

4:1 MULTIPLEXING

MODE		3:1 N	IULTIPLEX	ING			4:1 WIULI	IPLEXING	
STARTING PIXE	EL⇒ A	В	С	D	E	Α	В	С	D
000	ABCDE	BCDEA	CDEAB	DEABC	EABCD	ABCD .	BCDA	CDAB	DABC
001	ABCDE BCDEA CDEAB DEABC EABCD	DEABC	CDEAB DEABC EABCD ABCDE BCDEA	EABCD ABCDE BCDEA	ABCDE BCDEA	ABCD BCDA CDAB DABC	BCDA CDAB DABC ABCD	CDAB DABC ABCD BCDA	DABC ABCD BCDA CDAB
010	ABCDE CDEAB EABCD BCDEA DEABC	BCDEA DEABC ABCDE CDEAB EABCD	CDEAB EABCD BCDEA DEABC ABCDE	ABCDE CDEAB EABCD	DEABC ABCDE	ABCD CDAB		CDAB ABCD	DABC BCDA
011	ABCDE DEABC BCDEA EABCD CDEAB	BCDEA EABCD CDEAB ABCDE DEABC	CDEAB ABCDE DEABC BCDEA EABCD	BCDEA EABCD	CDEAB ABCDE	ABCD DABC CDAB BCDA	ABCD DABC	CDAB BCDA ABCD DABC	DABC CDAB BCDA ABCD
100	ABCDE EABCD DEABC CDEAB BCDEA	BCDEA ABCDE EABCD DEABC CDEAB	CDEAB BCDEA ABCDE EABCD DEABC	CDEAB BCDEA ABCDE	DEABC CDEAB		Not	Valid	
101	ABCDE CDEAB EABCD BCDEA	BCDEA ABCDE CDEAB EABCD	CDEAB EABCD BCDEA ABCDE		EABCD BCDEA ABCDE CDEAB		Not	Valid	
110		Not		Valid			Not	Valid	
111		Not		Valid			Not	Valid	



IBM Microelectronics

INTERLEAVE 8:1 MULTIPLEXING MODE

STARTING PI	KEL⇒ A	В	С	D	E	F	G	Н
000	ABCDEFGH	BCDEFGHA	CDEFGHAB	DEFGHABC	EFGHABCD	FGHABCDE	GHABCDEF	HABCDEFG
001	ABCDEFGH BCDEFGHAB CDEFGHABC EFGHABCD FGHABCDE GHABCDEF HABCDEFG	BCDEFGHA CDEFGHABC DEFGHABCD FGHABCDE GHABCDEF HABCDEFG ABCDEFGH	CDEFGHAB DEFGHABCD EFGHABCDE GHABCDEF HABCDEFG ABCDEFGH BCDEFGHA	DEFGHABC EFGHABCDE FGHABCDEF GHABCDEFG HABCDEFGH BCDEFGHA CDEFGHAB	EFGHABCD FGHABCDEF GHABCDEFG HABCDEFGH BCDEFGHA CDEFGHAB DEFGHABC	FGHABCDE GHABCDEFG HABCDEFGH BCDEFGHA CDEFGHAB DEFGHABC EFGHABCD	GHABCDEF HABCDEFGH ABCDEFGHA CDEFGHAB DEFGHABC EFGHABCD FGHABCDE	HABCDEFG ABCDEFGHA BCDEFGHAB CDEFGHABC EFGHABCD FGHABCDE GHABCDEF
010	ABCDEFGH CDEFGHAB EFGHABCD GHABCDEF	BCDEFGHA DEFGHABC FGHABCDE HABCDEFG	CDEFGHAB EFGHABCD GHABCDEF ABCDEFGH	DEFGHABC FGHABCDE HABCDEFG BCDEFGHA	EFGHABCD GHABCDEF ABCDEFGH CDEFGHAB	FGHABCDF HABCDEFG BCDEFGHA DEFGHABC	GHABCDEF ABCDEFGH CDEFGHAB EFGHABCD	HABCDEFG BCDEFGHA DEFGHABC FGHABCDE
011	ABCDEFGH DEFGHABC GHABCDEF BCDEFGHA EFGHABCD HABCDEFG CDEFGHAB FGHABCDE	BCDEFGHA EFGHABCD HABCDEFG CDEFGHAB FGHABCDE ABCDEFGH DEFGHABC GHABCDEF	CDEFGHAB FGHABCDE ABCDEFGH DEFGHABC GHABCDEF BCDEFGHA EFGHABCD HABCDEFG	DEFGHABC GHABCDEF BCDEFGHA EFGHABCD HABCDEFG CDEFGHAB FGHABCDE ABCDEFGH	EFGHABCD HABCDEFG CDEFGHAB FGHABCDE ABCDEFGH DEFGHABC GHABCDEF BCDEFGHA	FGHABCDE ABCDEFGH DEFGHABC GHABCDEF BCDEFGHA EFGHABCD HABCDEFG CDEFGHAB	GHABCDEF BCDEFGHA EFGHABCD HABCDEFG CDEFGHAB FGHABCDE ABCDEFGH DEFGHABC	HABCDEFG CDEFGHAB FGHABCDE ABCDEFGH DEFGHABC GHABCDEF BCDEFGHA EFGHABCD
100	ABCDEFGH EFGHABCD	BCDEFGHA FGHABCDE	CDEFGHAB GHABCDEF	DEFGHABC HABCDEFG	EFGHABCD ABCDEFGH	FGHABCDE BCDEFGHA	GHABCDEF CDEFGHAB	HABCDEFG DEFGHABC
101	ABCDEFGH FGHABCDE CDEFGHAB HABCDEFG EFGHABCD BCDEFGHA GHABCDEF DEFGHABC	BCDEFGHA GHABCDEF DEFGHABC ABCDEFGH FGHABCDE CDEFGHAB HABCDEFG EFGHABCD	CDEFGHAB HABCDEFG EFGHABCD BCDEFGHA GHABCDEF DEFGHABC ABCDEFGH FGHABCDE	DEFGHABC ABCDEFGH FGHABCDE CDEFGHAB HABCDEFG EFGHABCD BCDEFGHA GHABCDEF	EFGHABCD BCDEFGHA GHABCDEF DEFGHABC ABCDEFGH FGHABCDE CDEFGHAB HABCDEFG	FGHABCDE CDEFGHAB HABCDEFG EFGHABCD BCDEFGHA GHABCDEF DEFGHABC ABCDEFGH	GHABCDEF DEFGHABC ABCDEFGH FGHABCDE CDEFGHAB HABCDEFG EFGHABCD BCDEFGHA	HABCDEFG EFGHABCD BCDEFGHA GHABCDEF DEFGHABC ABCDEFGH FGHABCDE CDEFGHAB
110	ABCDEFGH GHABCDEF EFGHABCD CDEFGHAB		CDEFGHAB ABCDEFGH GHABCDEF EFGHABCD		EFGHABCD CDEFGHAB ABCDEFGH GHABCDEF		CDEFGHAB	HABCDEFG FGHABCDE DEFGHABC BCDEFGHA
111	ABCDEFGH HABCDEFG GHABCDEF FGHABCDE EFGHABCD DEFGHABC CDEFGHAB BCDEFGHA	ABCDEFGH HABCDEFG GHABCDEF FGHABCDE EFGHABCD DEFGHABC	BCDEFGHA ABCDEFGH HABCDEFG GHABCDEF	CDEFGHAB BCDEFGHA ABCDEFGH HABCDEFG	CDEFGHAB BCDEFGHA ABCDEFGH HABCDEFG	EFGHABCD DEFGHABC CDEFGHAB BCDEFGHA ABCDEFGH HABCDEFG	FGHABCDE EFGHABCD DEFGHABC CDEFGHAB BCDEFGHA ABCDEFGH	HABCDEFG GHABCDE FGHABCD EFGHABCD DEFGHAB CDEFGHA BCDEFGHA ABCDEFGH

IBM Microelectronics

Window Attribute Tables

Window IDs - Window Attribute Tables

The WIDs are used to access the attributes of their associated pixel (FB) and overlay (OL) data. These attributes are stored in four Window Attribute Tables (WATs):

- FB WAT
- OL WAT
- AUX_FB_WAT
- AUX_OL_WAT

The WATs specify window characteristics that vary on a pixel basis: color mode, Color LUT start address, frame buffer data selection criteria and pixel format, for example. The auxiliary WATs contain attributes which apply to a group of windows, such as Gamma correction or cross-hair usage.

The RGB561 supports up to 8 window ID planes. The WID bits may be used as a common address for both the FB_WAT and OL_WAT, or they may be split into separate FB and OL address bits. Any missing address bits are supplied by the appropriate segment registers, and used to access frame buffer pixel attributes in the FB_WAT and overlay pixel attributes in the OL_WAT.

When in the 8:1 mux mode and 0 WID bits are specified in the *LWID* field (CONF/1), the STATIC WID bits are used to access the WATs. The STATIC WID bits are NOT serialized, and therefore a fixed WAT entry will be selected based on their values. These bits are used on a 'MODE' or 'FRAME' basis, they are not latched internally and must remain stable for the entire screen or unexpected results may occur.

WAT Addressing

The FB_WAT and OL_WAT have 256 entries, the AUX_FB_WAT and AUX_OL_WAT have 16 entries. Whenever less than 8 WID bits are available for FB_WAT and OL_WAT addressing, the *FB Segment Register and OL Segment Register* are used to provide the additional address data. This is also true when generating the 4 bits necessary to access the

AUX_FB_WAT and AUX_OL_WAT using data stored in the AUX_FB Segment Register and AUX_OL Segment Register.

The STATIC WID bits replace the Segment Registers in the 8:1 mode when LWID = 0.

AUX_WAT Addressing

The AUX_WATs can be aligned in two ways to the corresponding FB or OL WAT. See Figure 4 on page 18 for the msb and Isb address align formats as controlled by CONF/4, AOW and AFW.

WAT Addressing Architecture

Figure 1 shows a block diagram of the components used for WAT addressing. Figure 2, shows formation of the FB_WAT address, with WID bits common to both frame buffer and overlay pixel data, using contents of the AUX_FB Segment Register and FB Segment Register as necessary. This formation of the OL address is identical to that shown using the AUX_OL Segment Register and OL Segment Register. When all 8 WID bits are common to frame buffer and overlay data, 256 FB_WAT entries can be addressed and 16 FB_WAT entries share a single entry in the AUX_FB_WAT.

If only 4 WID bits are available for the frame buffer, each of the 16 addressable FB_WAT entries corresponds to an entry in the AUX_FB_WAT. Shown in Figure 3 is the address formation for each of the four WATs with 8 and 6 WID bits split between the frame buffer and overlay pixels.



IBM Microelectronics




Figure 1. WAT Addressing. Block Diagram

MAX WID Bits	7 6 5 4 3 2 1 0 W7 W6 W5 W4 W3 W2 W1 W0	COMMON MODE
FB Segment Register	FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0	3 2 1 0 AUX_FB SEGMENT REG AF3 AF2 AF1 AF0
LOGICAL WID BITS (CONF/1)	FB_WAT ADDRESS	AUX_FB Address CONE/4, AFW=0 CONE/4, AFW=1
2	FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0 FS7 FS6 FS5 FS4 FS3 FS2 W1 W0	AF3 AF2 AF1 AF0 AF3 AF2 AF1 AF0 AF3 AF2 W1 W0 AF3 AF2 W1 W0
4	FS7 FS6 FS5 FS4 W3 W2 W1 W0	W3 W2 W1 W0 W3 W2 W1 W0
6	FS7 FS6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0 W5 W4 W3 W2
8	W7 W6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0 W7 W6 W5 W4

Figure 2. WAT Addressing: Common WID Mode. AUX_OL_WAT Addressing uses AUX_OL Segment Register data

IBM Microelectronics

LOCKAL WID EFFS (CONF/)	7 6 5 4 3 2 1 W7 W6 W5 W4 W3 W2 W1	ري در	8 SPL	6 5 4 3 2 1	ω (1)	0
REGISTER FS.	FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0	SEGACINT REC AF3 AF2 AF1 AF	Armens	OS7 OS6 OS5 OS4 OS3 OS2 OS1 OS0	SECULINI REG A03 A02 A01 AC	ADDRESS
CONTRACT OF THE CONTRACT OF TH	FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0	CONTAL AFW=0 AF3 AF2 AFT AF0	COND4, AFW=1 AF3 AF2 AF1 AF0	W7 W6 W5 W4 W3 W2 W1 W0	CONTA, 40W=0 W3 W2 W1 W0	CONF4, AOW = 1 W7 W6 W5 W4
ت	FS7 FS6 FS5 FS4 FS3 FS2 FS1 W0	AF3 AF2 AF1 W0	AF3 AF2 AF1 WO	0S7 W7 W6 W5 W4 W3 W2 W1	W4 W3 W2 W1	W7 W6 W5 W4
ىت	FS7 FS6 FS5 FS4 FS3 FS2 W1 W0	AF3 AF2 W1 W0	AFS AFZ W1 W0	0S7 0S6 W7 W6 W5 W4 W3 W2	W5 W4 W3 W2	W7 W6 W5 W4
	FS7 FS6 FS5 FS4 FS3 W2 W1 W0	AF3 W2 W1 W0	AF5 W2 W1 W0	0S7 0S6 0S5 W7 W6 W5 W4 W3	W6 W5 W4 W3	W7 W6 W5 W4
	FS7 FS6 FS5 FS4 W3 W2 W1 W0	W3 W2 W1 W0	W3 W2 W1 W0	OS7 OS6 OS5 OS4 W7 W6 W5 W4	W7 W6 W5 W4	W7 W6 W5 W4
	FS7 FS6 FS5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W4 W3 W2 W1	0S7 0S6 0S5 0S4 0S3 W7 W6 W5	A03 W7 W6 W5	A03 W7 W6 W5
	FS7 FS6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W5 W4 W3 W2	OS7 0S6 0S5 0S4 0S3 OS2 W7 W6	A03 A02 W7 W6	A03 A02 W7 W6
	FS7 W6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W6 W5 W4 W3	0S7 0S6 0S5 0S4 0S3 0S2 0S1 W7	A03 A02 A01 W7	A03 A02 A01 W7
	W7 W6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W7 W6 W5 W4	057 056 055 054 053 052 051 050	A03 A02 A01 A00	A03 A02 A01 A00
STEE CLW_89			6 SPLIT WID MODE	MODE		
_	FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0	AF3 AF2 AF1 AF0	AFS AF2 AF1 AF0	0S7 OS6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W5 W4 W3 W2
	FS7 FS6 FS5 FS4 FS3 FS2 FS1 W0	AFS AF2 AF1 W0	AF3 AF2 AF1 W0	OS7 OS6 OS5 W5 W4 W3 W2 W1	W4 W3 W2 W1	W5 W4 W3 W2
	FS7 FS6 FS5 FS4 FS3 FS2 W1 W0	AF3 AF2 W1 W0	AF3 AF2 W1 W0	0S7 0S6 0S5 0S4 W5 W4 W3 W2	W5 W4 W3 W2	W5 W4 W3 W2
	FS7 FS6 FS5 FS4 FS3 W2 W1 W0	AF3 W2 WI WO	AF3 W2 W1 W0	0S7 OS6 OS5 OS4 OS3 W5 W4 W3	A03 W5 W4 W3	A03 W5 W4 W3
	FS7 FS6 FS5 FS4 W3 W2 W1 W0	W3 W2 W1 W0	W3 W2 W1 W0	0S7 0S6 0S5 0S4 0S3 0S2 W5 W4	A03 A02 W5 W4	AO3 AO2 W5 W4
	FS7 FS6 FS5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W4 W3 W2 W1	087 0S6 0S5 0S4 0S3 0S2 0S1 W5	A03 A02 A01 W5	A03 A02 A01 W5
	FS7 FS6 W5 W4 W3 W2 W1 W0	W3 W2 W1 W0	W5 W4 W3 W2	057 056 055 054 053 052 051 050	A03 A02 A01 A00	A03 A02 A01 A00

Figure 3. WAT Addressing: Split WID Mode

IBM Microelectronics

LSB ALIGN AUX_FB WAT	FB_WAT	MSB ALIGN AUX_FB WAT
AFW=0		AFW=1
0 ADDR 1 2 • • • E	00 ADDR 01 02 • • • • • •	0
0 1 2 : • • •	10 11 12 : • • • •	1
0 1 2 • • • E F	20 21 22 2E 2E 2F	2
•	•	•
•	•	•
0 1 2 • • • E	F0 F1 F2 FE FF	F

Figure 4. AUX_FB_WAT Addressing Alignment to FB_WAT. Same alignment for AUX_OL_WAT to OL_WAT

IBM Microelectronics

Pixel Formats

Multiple pixel color modes are supported by the RGB561. The following table shows graphically how the different pixel color modes are processed.




Figure 5. Pixel Color Modes

Pixel format, buffer select, index/direct entries in the FB and OL WATs specify the interpretation of the pixel data on per pixel basis, as specified by the window ID. The starting location of a color LUT within the 1K entry LUT is specified through the WAT (START_ADDR).

Valid pixel formats for the FB, OL and UL layers are shown in the following tables. The color data components for each pixel format are configurable to either RGB or BGR, but are shown here as RGB. Use

of pixel formats not supported by a selected serializer configuration or use of invalid pixel formats will produce unpredictable results.

The overlay port is further divided into overlay and underlay layers. In pixel formats where underlay is not provided, all WAT entries pertaining to the underlay layer are ignored.



IBM Microelectronics

Table 16.	RGB561 Pixel I	Data F	ormats												
For the co	lor modes belo	w, fra	me buffer data l	ocati	ons are specified	in R	GB for	nat fo	r frame	buffers .	A/B.				
24 bpp	RED _B	40	<i>GREEN</i> _B	32	BLUEB	24		REDA	16	G	REENA	8		BLUE _A	0
16 bpp					R _B 27		G _B 21		B _B 16	R _A	11		G _A 5	E	3 _A 0
12 bpp							R _B	20	G _B 16	B _B 1	2	R _A 8	G A	4	B _A 0
8 bpp										R _B 13	G _B 10	B _B 8	R _A 5	G _A 2	B _A 0
8 bpp										1	NDEX _B	8		NDEXA	0

For the overlay (OL) and underlay (UL) partitioning specified, data locations are shown for an RGB format for frame buffers A/B. Anything less than 8 bpp is considered an index mode.

Table 17.	Overlay	Overlay/Underlay Formats								
8b, DB	R _B 13	(3 _B 10	B _B 8	R _A 5		G _A 2	B _A 0		
8b	ı	EX B	8	INDEXA						
6b-2b	OL	В	10	<i>UL</i> _B	(DL _A	2	UL _A		
4b-4b	OL _B	<i>OL</i> _B 12 <i>UL</i> _B 8		OLA	OL _A 4		L _A 0			
4b					<i>oL</i> _B	4	0	L _A 0		

The RGB pixel or the index pixel can either be applied to the LUT or bypassed around the LUT, as specified by the WAT color mode (MODE).

The RGB components or the index data as shown in the left column of Table 18 is added to LUT Start Address to produce an offset to the address as shown in Table 1 on page 2.

In the LUT bypass case, the pixel data is linearized to produce an 8 bit result. The linearization result is shown in the right column of Table 18 on page 21.



IBM Microelectronics

LUT ADDRESS INPUT							
2 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 0 0 0 0 11 10 INVALID 4 bit INDEX Mode to 8 bit Grey scale with bypass • Same values are used for RGB 0 0 0 13 12 11 10 13 12 11 10 13 12 6 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 0 0 15 14 13 12 11 10 INVALID 8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 2 8 R1 R0 R2 R1	LUT BYPASS OUTPUT						
0 0 0 0 0 11 10 INVALID 4 bit INDEX Mode to 8 bit Grey scale with bypass • Same values are used for RGB 0 0 0 0 13 12 11 10 13 12 11 10 13 12 6 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 0 0 15 14 13 12 11 10 INVALID 8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1 R0 R2 R1 R0 0 0 0 0 0 G2 G1 G0 G2 G1 G0	1	0					
4 bit INDEX Mode to 8 bit Grey scale with bypass • Same values are used for RGB 0 0 0 0 13 12 11 10 13 12 11 10 13 12 6 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 0 0 15 14 13 12 11 10 INVALID 8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1 R0 R2 R1 R0 0 0 0 0 0 G2 G1 G0 G2 G1 G0							
0 0 0 0 13 12 11 10 13 12 11 10 13 12 6 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 0 0 15 14 13 12 11 10 INVALID 8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1 R0 R2 R1 R0 0 0 0 0 0 G2 G1 G0 G2 G1 G0							
6 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 0 0 15 14 13 12 11 10 INVALID 8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 0 R2 R1 R0 R2 R1 R1 R0 R1 R1 R1 R1 R							
0 0 15 14 13 12 11 10 INVALID 8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1 R0 R2 R1 R0 0 0 0 0 G2 G1 G0 G2 G1 G0 G2 G1 G0	I1	10					
8 bit INDEX Mode to 8 bit Grey scale • Same values are used for RGB 17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1							
17 16 15 14 13 12 11 10 17 16 15 14 13 12 8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1 R0 R2 R1 R0 R2 R1 R0 R2 G1 G0 G2 G1 G0 G2 G1 G0 G2 G1 G0 G2 G1 G0							
8 bit Direct RGB Mode to 24 bit True Color 0 0 0 0 R2 R1 R0 R2 R1 R0 R2 R1 R0 0 0 0 0 G2 G1 G0 G2 G1 G0 G2 G1 G0							
0 0 0 0 0 R2 R1 R0 R2 R1 R1 R0 R2 R1 R1 R0 R1 R0 R2 R1 R1 R0 R1 R0 R2 R1 R1 R0 R1 R1 R0 R1 R1 R0 R1 R1 R0 R1 R1 R1 R0 R1	I1	10					
0 0 0 0 0 G2 G1 G0 G2 G1 G0 G2 G1 G0							
	R2	R1					
0	G2 B1	G1 B0					
12 bit Direct RGB Mode to 24 bit True Color		ВО					
		T D0					
0 0 0 0 R3 R2 R1 R0 R3 R2	R1 G1	R0 G0					
0 0 0 0 B3 B2 B1 B0 B3 B2 B1 B0 B3 B2	B1	В0					
16 bit Direct RGB Mode to 24 bit True Color							
0 0 0 R4 R3 R2 R1 R0 R4 R3 R2 R1 R0 R4	R3	R2					
0	G5 B3	G4 B2					
24 bit Direct RGB Mode to 24 bit True Color		DZ					
		T 50					
R7	R1 G1	R0 G0					
B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2	B1	B0					

IBM Microelectronics

Cursor/Cross-Hair Features

Cursor

The RGB561 cursor is a 64x64 pixel map (icon) with programmable color and placement in display coordinate space. Each pixel in the cursor is represented by 2 bits of data, and these bits are used to determine the cursor color as described earlier in the cursor LUT section. The cursor location refers to the X/Y coordinate of the cursor's programmable *HOT SPOT*.

Cursor Location

The *Cursor Hot Spot Registers* identify the X/Y coordinate, within the 64x64 cursor area, used to position the cursor on the screen (the hot spot). Coordinate (0,0) is the upper left corner of the cursor.

The cursor hot spot is positioned on the screen using the X/Y screen coordinates stored as 16b - two's complement values in the *Cursor X/Y High/Low Registers*. Valid values range from -256 to 2047 (X'FF00 - 07FF). Screen coordinate (0,0) is the top left screen pixel. The cursor will be moved after the Cursor Y High register is written; it should be the last cursor position register updated or undesirable cursor movement may be visible on the display.

Updates to the cursor position can be made asynchronously or synchronized to occur during vertical blanking, this is controlled by CONF/3, CUC (Cursor Update Control).

Cursor Blinking

The cursor can be made to blink by two different methods. It can blink by switching between two different cursor colors or it can switch between the cursor color and transparency.

The 8 bit *Blink Rate Register* contains the number of VSYNC pulses in one blink cycle. The 8 bit *Blink Duty Cycle Register* contains the number of VSYNC pulses, within the blink cycle, defining the length of time that primary colors from the cursor LUT are displayed. The remaining portion of the blink cycle will select the blink colors from the cursor LUT or force cursor transparency. The Cursor Blink Rate must be greater than the Duty Cycle for blinking to occur. The Cursor Control Register enables independent blinking for the cursor or cross-hair and also specifies the blinking parameters.

Cross-Hair

The cross-hair is a full screen cursor resource that can be used independently of, or in concert with the cursor pixel map. It can be up to 7 pixels wide in the vertical arm and up to 7 lines wide in the horizontal arm. The cross-hair with is programmed to be 1, 3, 5 or 7 pixels in each direction. The center of the intersection of the cross-hair arms is used for positioning.

The cross-hair has two views, default and extended. The default is monochrome with programmable width and color. Extended view has border, outline and fill patterns each with programmable width and color.

Cross-Hair/Cursor Lock

The cross-hair can be 'locked' to the cursor (Cursor Control Register, SC). In this mode they share the cursor location registers. When 'un-locked' the cross-hair has unique location registers.

If the cross-hair is 'unlocked' after being 'locked' to the cursor, the cross-hair position registers are set to the last cursor position and the cross-hair is 'parked' at this position. If the cursor is subsequently moved to a different location and the cross-hair is 'locked' to the cursor again the cross-hair location registers will be updated to the current cursor location and 'snap' the cross-hair to the cursor location.

Cross-Hair Location

The location of the Cross-Hair on the screen is stored in the *Cross-Hair X/Y High/Low Registers*. The X/Y location specified is the center of the cross-hair arms intersection.

When locked with the cursor, the cursor location registers are used to position both the cross-hair and the cursor, updates to the cross-hair position registers through the MPI are ignored. The Cross-Hair will be moved after the Cross-Hair Y High register is written; it should be the last cross-hair position register updated or undesirable cross-hair movement may be visible on the display.

Updates to the cross-hair position can be made asynchronously or synchronized to occur during vertical blanking. This is controlled by CONF/3, CUC (Cursor Update Control).

ARCHITECTURE

IBM Microelectronics

Cross-Hair Scissor Clipping

The cross-hair can be clipped to a rectangular area by specifying the upper left screen coordinate in the Scissor Start X/Y High/Low Register and the lower right screen coordinate in the Scissor End X/Y High/Low Register. The clipping window is applied after the Scissor End (Y) High Register is written with valid values from 0 to 4095.

Updates to the clipping window coordinates can be made asynchronously or synchronized to occur during vertical blanking. This is controlled by CONF/3, CUC (Cursor Update Control).

Cross-Hair Window Clipping

The cross-hair can be clipped to a logical window. This is controlled by Cross-Hair Control Register, CLIP (Cross-Hair Clipping Modes) and appropriate entries in the AUX_FB_WAT or AUX_OL_WAT cross-hair enable bits.

Extended View Cross-Hair

The extended cross-hair pattern contains fill, border and outline colors in an area of up to 7 pixels in both the vertical and horizontal directions. The Pattern Color Register stores a 2 bit LUT index for each pattern component (00 is transparent).

Each bit in these pattern registers defines the color areas for each of the 7 vertical and 7 horizontal pixels that make up the extended cross-hair pattern. Bit 3 is

used as the center of the cross-hair cursor for screen placement. The Cross-hair Control Register, XIP bit determines the color priority at pattern intersections, WIDTH sets the cross-hair width, and EP enables the extended pattern. The areas are determined as follows:

BORDER

Bits 6/0 start the top/bottom (vertical pattern) or left/right (horizontal pattern) pixel border areas which are set to 0 to display the border color. The border width is set by placing 0's in register locations while proceeding to the center

of the cross-hair (Bit 3).

A 1 in the register indicates an outline **OUTLINE**

color area.

FILL The fill area is displayed for all pixel

register location of 0, bounded by outline

1 areas.

When the cross-hair width is less than 7 pixels, determine the color areas specified by the 7b register entry, then, starting from Bit 3, grow the cursor to the specified width.

Cursor / Cross-Hair Interaction

The cursor and cross-hair have independent enable and blinking control. When enabled, the blinking of one cursor can affect the the color of the other at points of intersection.

There is programmable priority/color mix when the cursor and cross-hair intersect; OR, XOR, cursor priority and cross-hair priority are available choices.

IBM

ARCHITECTURE

IBM Microelectronics

Display Priority

Pixel Priority

Pixel information is displayed in the following priority.

- The CURSOR information has the highest priority unless the CURSOR and the Cross-Hair intersect. When they intersect, their relative priority is defined in the Cursor Control register.
- The Cross-Hair in an overlay window has the next highest priority. If the overlay is transparent, the overlay Cross-Hair is considered disabled.
- Information on the overlay port has the next highest priority.
- The Cross-Hair in a frame buffer window has the next highest priority.
- · Frame buffer data is the next highest priority.
- The lowest priority to be displayed is underlay data.
 If there is no valid underlay data or underlays are disabled, then the frame buffer data is forced to be opaque.

Note

The next lower priority level will be displayed if an item is disabled or transparent for the current pixel.

Overlay Transparency

Overlay transparency is determined by the data stored in the AUX_OL_WAT, CK/OT bits, specifying the value to be compared with overlay data. If they match, overlay is transparent. The following choices for comparison are available.

if overlay data is equal to X'00

- · if overlay data is equal to X'FF
- if overlay data is equal to the value stored in Chroma Key 0 Register, masked by Chroma Key 0 Mask Register
- if overlay data is equal to the value stored in Chroma Key 1 Register, masked by Chroma Key 1 Mask Register

Chroma Key

Chroma keying is a technique to selectively merge two images. A transparency value is stored in the maskable chroma key register that is compared with overlay data. If they match, the overlay data is transparent and the underlying pixel data is displayed. In the RGB561 two chroma key registers are available, each with a corresponding mask register to identify bits in the chroma key register to be used for comparison. Two fixed values (X'00, FF) are also available for determination of overlay transparency.

Chroma keying is enabled by the CK/OT bits in the **AUX OL WAT** which is addressed by the OL WID bits.

The two 8-b **Overlay Chroma Key Registers** contain an arbitrary transparency value from 0 to 255, to which the overlay data is compared.

Each Chroma Key register has a corresponding *Overlay Chroma Key Mask Register* that identifies the bits in the Chroma Key Register which are to be used for comparison with overlay data in determining overlay transparency. A Mask Register bit set to 1 selects the corresponding bit in the *Overlay Chroma Key Register*.

IBM Microelectronics

Synchronization

The RGB561 synchronizes internal functions to the incoming composite blank and composite sync signals. The user has the choice of an externally supplied pixel clock or internal PLL generated pixel clock. The RGB561 is also capable of generating the Serial-Clock if desired.

Note: For proper synchronization the <u>Vertical portion</u> of the composite blank signal (<u>CBLANKIN</u>) must be active for at least 256 LOAD_CLK cycles.

Control Register

The SYNC control register is used to control the HSYNC chip output. It also controls SYNC-on-GREEN and the blanking pedestal for the DAC.

The synchronizing signals and their respective functions are summarized in Table 19 and Table 23 on page 49. Their associated timings are found in "AC Characteristics" on page 54.

Table 19. DTG Signal Summary		
Signal	10	Function
HSYNC	0	The CSYNC input, delayed by the chip pipeline, is output on this pin
CSYNC	I	Composite or horizontal sync input from the controller
CBLANKIN	I	Composite blank from Controller
CBLANKOUT	0	Timing reference for VIDEO outputs
FIELD	I	Input from controller for even/odd scan lines in interlaced modes
LOAD_CLK	I	Free running Load Clock from controller
SERIAL_CLK	0	Free running serial clock; Controlled by SC bit in CONF/3
AUX_SERIAL_CLK	0	Free running serial clock; Controlled by SC bit in CONF/3

IBM Microelectronics

Clocking

Pixel Clock

Clocking can be taken from an external pixel clock applied at **EXTCLK/EXTCLK** inputs or from the on-chip PLL.

Phase Locked Loop

The RGB561 incorporates a flexible PLL capable of providing pixel clock rates up to 250 MHz from a low frequency reference. The PLL requires a reference from a stable frequency source of 4-100 MHz, applied on the *REFCLK* input. Alternatively the PLL can be locked to the clock signal applied on the **EXTCLK/EXTCLK** ECL inputs as selected in the CONF/2 register.

The PLL is programmed with two registers; the *PLL Reference Register* and the *PLL/VCO Divider Register*. The reference register is used to pre-scale the reference frequency for the PLL phase detector. The VCO divider register is used to set the desired pixel clock frequency range (DFR) and the actual pixel clock frequency (VF).

For best results, it is imperative that the guidelines for wiring and placing the external PLL components be followed as specified in "Circuit Schematic" on page 53. It is also important that the PLL control and operating registers be properly initialized prior to enabling the PLL.

External Pixel Clock

An external pixel clock can be used on the RGB561. The EXTCLK ECL inputs can be selected using the CONF/2 register.

If **EXTCLK/EXTCLK** inputs are used directly as the pixel clock and the PLL is disabled, the desired frequency range value, *DFR*, must still be programmed to assure proper look-up table access.

Serial Clock

The SERIAL_CLK is used to access the VRAM frame buffer data and is synchronized with the LOAD_CLK input, which latches data into the RGB561 serializer. If SERIAL_CLK is provided by the controller, it is expected that LOAD_CLK is derived from it when provided to the RGB561. When SERIAL_CLK is driven by the RGB561, controlled by the SC bit in Configuration Reg. 3, the far end of the signal is used as the LOAD_CLK input.

Auxiliary Serial Clock

The AUX_SERIAL_CLK is available for use as a second SERIAL_CLK source.

Divided DOT Clock

The divided dot clock output, **DDOTCLK**, is a programmable division of the internal pixel clock or, optionally, the SERIAL_CLK may be placed on this output. It can be used as a timing reference for the **VIDEO** or RGB outputs. Timing relationships are provided in "**AC** Characteristics" on page 54.



REGISTER ADDRESSES

IBM Microelectronics

Register Address Table

ADDR 15-0	C1/C0	REGISTER NAME	pg
10 0	0.0	ADDRESS INDEX REGISTER LOW (7-0)	Ť
	0 1	ADDRESS INDEX REGISTER HIGH (15-8)	T
X · 0000	1 0	REVISION LEVEL REGISTER (READ ONLY)	28
X ' 0001	10	CONFIGURATION REGISTER 1 (CONF/1)	2
X 0002	10	CONFIGURATION REGISTER 2 (CONF/2)	30
X · 0003	10	CONFIGURATION REGISTER 3 (CONF/3)	3
X ' 0004	10	CONFIGURATION REGISTER 4 (CONF/4)	3:
X 0005	10	INTERLEAVE CONTROL REGISTER	3:
X 0006	10	FB_WAT SEGMENT REGISTER	3
X ' 0007	10	OL_WAT SEGMENT REGISTER	3
X ' 0008	10	AUX_FB_WAT SEGMENT REGISTER	3.
X 0009	10	AUX_OL_WAT SEGMENT REGISTER	3.
('000A - X'000F	-	RESERVED	十
X 0010	10	OL CHROMA KEY 0 REGISTER	34
X 0011	10	OL CHROMA KEY 1 REGISTER	34
X 0011	10	OL CHROMA KEY 0 MASK REGISTER	3
X 0012 X 0013	10	OL CHROMA KEY 1 MASK REGISTER	3
(0014 - X 001F	-	RESERVED	۲
X 0014 - X 0011	1 0	SYNC CONTROL REGISTER	3
X 0020	10	PLL VCO DIVIDER REGISTER	3
X '0022	10	PLL REFERENCE REGISTER	3
(0023 - X 002F	-	RESERVED	ť
X 0030	1 0	CURSOR CONTROL REGISTER	3
X '0031	10	CROSS-HAIR CONTROL REGISTER	3
X 0001	10	CURSOR BLINK RATE REGISTER	3
X 0002	10	CURSOR BLINK DUTY CYCLE REGISTER	3
X 0000	10	CURSOR HOT SPOT X REGISTER	3
X 0004 X 0035	10	CURSOR HOT SPOT Y REGISTER	3
X 0000	10	CURSOR (X) LOW REGISTER (7-0)	3
X 0000	10	CURSOR (X) HIGH REGISTER (15-8)	3
X 0007	10	CURSOR (Y) LOW REGISTER (7-0)	3
X 0030 X 0039	10	CURSOR (Y) HIGH REGISTER (15-8)	3
(1003A - X1003F	-	RESERVED	۲
X+0040	1 0	SCISSOR START (X) LOW REGISTER (7-0)	4
X+0040 X+0041	10	SCISSOR START (X) HIGH REGISTER (15-8)	4
X 0041 X 0042	10	SCISSOR START (Y) LOW REGISTER (7-0)	4
X+0042 X+0043	10	SCISSOR START (Y) HIGH REGISTER (15-8)	4
X 0043 X 0044	10	SCISSOR END (X) LOW REGISTER (7-0)	4
X 0044 X 0045	10	SCISSOR END (X) HIGH REGISTER (15-8)	4
X 0045 X 0046	10	SCISSOR END (Y) LOW REGISTER (7-0)	4
	10	SCISSOR END (Y) HIGH REGISTER (15-8)	4
X+0047 X+0048	10	CROSS-HAIR (X) LOW REGISTER (7-0)	4
	10	CROSS-HAIR (X) HIGH REGISTER (15-8)	4
X+0049	10		4
X+004A	10	CROSS-HAIR (Y) LIGH REGISTER (7-0)	4
X+004B		CROSS-HAIR (Y) HIGH REGISTER (15-8)	+
X+004C	10	CROSS-HAIR PATTERN COLOR REGISTER	4
X 004D	10	HORIZONTAL CROSS-HAIR PATTERN REGISTER	4
X 004E	1 0	VERTICAL CROSS-HAIR PATTERN REGISTER	4
X 004F		RESERVED	+.
X 0050	10	VRAM BIT MASK REGISTER 1	4
X 0051	10	VRAM BIT MASK REGISTER 2	4
X 0052	1 0	VRAM BIT MASK REGISTER 3	4

Table 20. Regist	er Addr	esses	
ADDR ₁₅₋₀	C1/C0	REGISTER NAME	pg
X+0054	1 0	VRAM BIT MASK REGISTER 5	43
X+0055	1 0	VRAM BIT MASK REGISTER 6	43
X ' 0056	1 0	VRAM BIT MASK REGISTER 7	43
X 0057 - X 005E	-	RESERVED	İ
X '005F	1 0	DAC CONTROL REGISTER	41
X 0060 - X 0063	10	MISR REGISTERS (0 - 3) (READ ONLY)	42
X ' 0064	1 0	DAC COMPARATOR OUTPUT REGISTER (READ)	43
X '0065	10	MISR STATUS (READ)	42
X 0066 - X 006F	_	RESERVED	
X 0070 - X 0081	_	RESERVED	
X+0082	10	DIVIDED DOT CLOCK REGISTER	44
X 0083 - X 0A0F	_	RESERVED	
X'0A10 - X'0A17	11	CURSOR LUT (3 RW/ADDR)	45
X'0A18 - X'0A1F	11	CROSS-HAIR CURSOR LUT (3 RW/ADDR)	45
X'0A20 - X'0DFF	_	RESERVED	
X'0E00 - X'0E0F	10	AUXILIARY FRAME BUFFER WAT	46
X'0E10 - X'0EFF	_	RESERVED	
X'0F00 - X'0F0F	10	AUXILIARY OVERLAY WAT	46
X'0F10 - X'0FFF	_	RESERVED	
X 1000 - X 10FF	11	FRAME BUFFER WAT (2 RW/ADDR)	47
X 1100 - X 13FF	_	RESERVED	
X 1400 - X 14FF	11	OVERLAY WAT (2 RW/ADDR)	48
X:1500 - X:1FFF	_	RESERVED	
X 2000 - X 23FF	10	CURSOR PIXMAP - 1Kx8 SRAM	
X'2400 - X'2FFF	_	RESERVED	
X:3000 - X:30FF	11	RED GAMMA LUT - 256X10 SRAM (2 RW/ADDR)	
X 3100 - X 33FF	_	RESERVED	
X:3400 - X:34FF	11	GREEN GAMMA LUT - 256X10 SRAM (2 RW/ADDR)	
X 3500 - X 37FF	_	RESERVED	
X 3800 - X 38FF	11	BLUE GAMMA LUT - 256X10 SRAM (2 RW/ADDR)	
X:3900 - X:3FFF	_	RESERVED	
X'4000 - X'43FF	11	COLOR LUT - 3x(1Kx8) SRAM (3 RW/ADDR)	
X 4400 - X 7FFF	_	RESERVED	

IBM

REGISTER SUMMARIES

IBM Microelectronics

X'0000 Revision Level Register (Read only)

The Revision level register may be accessed by the controller to determine the vintage and type of RAMDAC in use. RGB561 presently returns X'10 in the latest version.

Configuration Registers

Chip configuration parameters are typically initialized from the MPI port at power on. They specify various operating mode parameters the graphics adapter will be using on a screen basis. Before enabling a function in the configuration registers, the control registers associated with that function should be programmed. The Configuration Registers are CONF/1, CONF/2, CONF/3, CONF/4, and INTERLEAVE.

The complete list of frame buffer input data configurations is shown in Table 7 on page 7. Selections should be consistent with these options or unpredictable results will occur.

The configurations are set in the following registers:

CONF/1 Set serializer multiplexing and number of OL and window ID bits.

CONF/2 Enable VRAM masking, PLL, DTG and RGB outputs to the display; select the reference clock for the PLL or use EXTCLK as the pixel clock.

CONF/3 Enable interlace, MISR; activate SERIAL_CLK and VIDEO outputs; set the FIELD signal polarity, and RGB/BGR input format

CONF/4 Specify the number of FB_WIDs, whether split or common addressing for FB_WAT and OL_WAT, and address alignment for AUX_FB_WAT/AUX_OL_WAT access.

INTERLEAVE Enable interleave mode, set the starting pixel, specify if OL/WID data is to be interleaved with pixel data.

IBM Microelectronics

X'0001 Configuration Register 1 (CONF/1)

7	6	5	4	3	2	1	0
	MUX		OV	LY		LWID	

MUX	Serializer MUX Mode Select
	000 5:1 BASIC
	001 4:1 BASIC
	010 4:1 EXTENDED
	011 4:1 SUPER_EXTENDED
	100 5:1 30 bpp
	101 8:1 BASIC-B
	110 4:1 30 bpp
	111 8:1 BASIC-A
OVLY	Overlay Bits
	00 0 bits
	01 8 bits
	10 16 bits
	11 Variable WAT control
LWID	Logical Window ID Bits
	000 0 bits
	001 2 bits
	010 4 bits
	011 6 bits
	1XX 8 bits

- Note -

When LWID specifies fewer logical Window ID bits than the maximum Window ID bits available, the 8 bit WAT address is formed by using the LWID specified least significant bits from the serialized WID value and padding the missing most significant bits with zeros.



IBM Microelectronics

X'0002 Configuration Register 2 (CONF/2)

7	6	5	4	3	2	1	0
0	0	VM	PLL	CLC	FREQ	PIX	SCR

VM	VRAM Mask Register Control	VRAM masking is used in conjunction with the MISR for diagnostics and					
V IVI	3	fault isolation. Contents of the mask register are used to set VRAM					
	Disable VRAM MaskingEnable VRAM Masking	inputs to 0.					
PLL	Phase Lock Loop Control	The PLL should not be enabled until the <i>PLL/VCO Divider and PLL Reference Registers</i> (X'0021, 0022) have been initialized. When using the external pixel clock, EXTCLK (PIX=1), the PLL should be disabled (PLL=0).					
	0 Disable PLL1 Enable PLL						
CLC	Cursor Location Control Enable / SERIAL_CLK Enable	When CLC=0, updates to the <i>Cursor Location Registers, Scissor Location Registers and Cross-Hair Location Registers</i> (X'0036-0039,					
	Disable CLC & SERIAL_CLKEnable CLC & SERIAL_CLK	0040-004B) occur immediately. If CLC=1, updates are made only after the Y High End values are updated. This bit should be set to zero for register diagnostics of pending update values.					
		When CLC=0, SERIAL_CLK and AUX_SERIAL_CLK are tri-stated. When CLC=1 and SERIAL_CLK Control (CONF/3) = 1, SERIAL_CLK and AUX_SERIAL_CLK are enabled.					
FREQ	PLL Reference Frequency Select	This bit selects the PLL reference frequency as either the REFCLK input					
	0 REFCLK is reference1 EXTCLK is reference	or the EXTCLK/EXTCLK inputs, at frequencies between 4 and 100 MHz. If the PIX bit has selected EXTCLK/EXTCLK as the external timing source, this bit is ignored.					
PIX	Pixel Clock Timing Select	This bit activates the external pixel clock inputs, EXTCLK/EXTCLK, to be					
	0 Use on-chip PLL 1 Use EXTCLK/EXTCLK (PLL=0)	used as the internal pixel clock.					
SCR	Screen Control	This forces the DAC outputs to the blanking level. SYNCs are still on					
	0 Disable RGB Outputs1 Enable RGB Outputs	the GREEN DAC if composite SOG is enabled. The <i>DAC Control Register</i> (X'005F) DAC bit can be used to power the DAC off for VIDEO mode.					



IBM Microelectronics

X'0003 Configuration Register 3 (CONF/3)

7	6	5	4	3	2	1	0
IC	sc	FP	MISR	CUC	0	VID	RGB

IC	Interlace Control	Interlaced modes require the FIELD signal which indicates an even or				
	Non-Interlaced ModeInterlaced Mode	odd scan line for proper cursor and interleave outputs.				
sc	SERIAL_CLK Control	The SERIAL_CLK is used as VRAM serial clock and as LOAD_CLK				
	0 Tristate outputs1 Enable outputs	frame buffer inputs. The AUX_SERIAL_CLK can be used as a second SERIAL_CLK source for loading reasons. CLC bit (CONF/2) must also be enabled to output SERIAL_CLK and AUX_SERIAL_CLK.				
FP	Field Polarity Select	This bit selects the FIELD input polarity for ODD/EVEN lines. It is used				
	0 0=EVEN, 1 ODD Scan Line1 1=EVEN, 0 ODD Scan Line	to produce the correct cursor and interleave data. The appropriate VRAM data must be presented.				
MISR	Diagnostic MISR Run Control	Enabling resets the MISR register to X'3FFFFFFF for frame signature accumulation when vertical blanking becomes inactive. The screen can be blanked while running test frames with CONF/2, SCR.				
	0 Disable MISR1 Enable MISR					
cuc	Cursor/Scissor Update Control	Synchronous cursor/scissor position updates are made at the end of				
	O Synchronous Updates1 Asynchronous Updates	VSYNC during the VBLANK period that follows the Y High End Position Register update. Asynchronous clipping updates occur immediately after writing the Y High End register.				
VID	VIDEO Output Control	The signal timings associated with this mode are shown in Figure 8 on				
	0 Disable VIDEO output1 Enable VIDEO output	page 55. When the VIDEO port is enabled output is provided as described in "Video" on page 5. The MPI is available during blanking periods for register access.				
BIT 2	Reserved	Reserved bit. Must be set to 0 for proper operation.				
RGB	RGB/BGR Color Format	The figures in this document depict RGB mode. RED and BLUE data				
	0 BGR Pixel format1 RGB Pixel format	locations are exchanged in BGR format. This bit does not change the MPI update data sequence used to load the color LUTs, which is always RGB.				



IBM Microelectronics

X'0004 Configuration Register 4 (CONF/4)

7	6	5	4	3	2	1	0
0		FB_	WID		SWE	AOW	AFW

FB_WID	# of FB WID bits 0000 0 FB_WID Bits 0001 1 FB_WID Bits 0010 2 FB_WID Bits 0011 3 FB_WID Bits 0100 4 FB_WID Bits 0101 5 FB_WID Bits 0110 6 FB_WID Bits 0111 7 FB_WID Bits 1xxx 8 FB_WID Bits	This register specifies parameters for Window Attribute Addressing which is described in "WAT Addressing" on page 15. The FB_WID bits specify the number of WID bits (CONF/1, WID) to be allocated as FB_WID bits for WAT addressing. The FB_WID bits are taken from the WID LSBs, any remaining WID bits may be used as OL_WID bits taken from the most significant WID bits. The selected bits are placed in the LSB bit positions of the FB_WAT or OL_WAT address with any additional address bits being taken from the appropriate FB_WAT or OL_WAT Segment Registers (X'0006-0009). FB_WID is only valid in split WID mode (SWE=1).
		If X'0000 is selected, the FB_WAT address is taken from the FB_WAT Segment Register to process all frame buffer data. If the number FB_WID bits = the total WID bits available, none remain for the OL_WID Address and the OL_WAT Segment Register data is used to access the OL_WAT and process all overlay/underlay data.
SWE	Split WID EnableWID bits common for FB/OLWID bits split between FB/OL	SWE specifies the WID bits to be common and used to address both the FB_WAT and the OL_WAT, or split between them. In split mode, OL_WIDs are the difference between the total WID bits (CONF/1) and the FB_WID bits.
AOW	AUX_OL_WAT Address Alignment0 Use 4 LSBs of OL_WID1 Use 4 MSB of OL_WID	Specifies either the least or most significant 4 OL_WID bits to be used to form the AUX_OL_WAT Address. Refer to "WAT Addressing" on page 15 for details.
AFW	AUX_FB_WAT Address AlignmentUse 4 LSBs of FB_WIDUse 4 MSbs of FB_WID	Specifies either the least or most significant 4 FB_WID bits to be used to form the AUX_FB_WAT Address. Refer to "WAT Addressing" on page 15 for details.

IBM Microelectronics

X'0005 Interleave Control Register

Refer to "Pixel Interleave" on page 13 for definition of interleave modes. Table 7 on page 7 specifies the configuration modes which allow interleave of OL/UL and WID data with pixel data.

7	6	5	4	3	2	1	0
	ILVE			PIXEL		ous	WIE

ILVE	INTERLEAVE Mode Select
	000 Mode 0
	001 Mode 1
	010 Mode 2
	011 Mode 3
	100 Mode 4
	101 Mode 5
	110 Mode 6
	111 Mode 7
PIXEL	1 st Scan Line Pixel
	000 PIXEL A
	001 PIXEL B
	010 PIXEL C
	011 PIXEL D
	100 PIXEL E
	101 PIXEL F
	110 PIXEL G
	111 PIXEL H
ous	OL / UL Interleave Enable
	0 Disabled
	1 Interleave OL/UL and pixel data
WIE	WID Interleave Enable
	0 Disabled
	1 Interleave WID and pixel data

IBM Microelectronics

X'0006-0007 WAT Segment Registers

7	6	5	4	3	2	1	0
FS ₇	FS ₆	FS ₅	FS ₄	FS ₃	FS ₂	FS ₁	FS ₀
OS ₇	OS ₆	OS ₅	OS ₄	OS ₃	OS ₂	OS ₁	OS ₀

X'0006 FB WAT SEGMENT REGISTER X'0007 OL WAT SEGMENT REGISTER

X'0008-0009 AUX WAT Segment Registers

7	6	5	4	3	2	1	0
0	0	0	0	AF ₃	AF ₂	AF ₁	AF ₀
0	0	0	0	AO ₃	AO ₂	AO ₁	AO ₀

X'0008 AUX FB WAT SEGMENT REGISTER X'0009 AUX OL WAT SEGMENT REGISTER

X'0010-0011 Chroma Key Registers

7	6	5	4	3	2	1	0		
CHROMA KEY 0									
CHROMA KEY 1									
	X'0010 OL CHROMA KEY 0 REGISTER X'0011 OL CHROMA KEY 1 REGISTER								

X'0012-0013 Chroma Key Mask Registers

7	6	5	4	3	2	1	0	
MASK VALUE 0								
MASK VALUE 1								
VIOLE OF CHECKY VEN VIOLED								

|X'0012 OL CHROMA KEY 0 MASK REGISTER |X'0013 OL CHROMA KEY 1 MASK REGISTER



IBM Microelectronics

X'0020 SYNC Control Register

7	6	5	4	3	2	1	0
0	0	HOE	0	HPC	0	SOG	BPE

BIT 6	Reserved	Reserved bit. Must be set to 0 for proper operation.					
HOE/SOG	HSYNC Enable / Sync-On-Green Enable	Composite sync can be placed on the GREEN DAC output when SOG=1. HSYNC output can be tri-stated. SOG is independent of the					
	00 HSYNC active and No SOG01 HSYNC tri-stated and SOG10 HSYNC active and No SOG11 HSYNC active and SOG	polarity specified by HPC.					
BIT 4	Reserved	Reserved bit. Must be set to 0 for proper operation.					
HPC	HSYNC Polarity Control	0 selects SYNC normally high with a negative sync pulse, a 1 selects					
	0 HSYNC output active low1 HSYNC output active high	SYNC normally low with a positive sync pulse. This bit controls SYNC polarity when composite SYNC is placed on the HSYNC output pin.					
BIT 2	Reserved	Reserved bit. Must be set to 0 for proper operation.					
BPE	Blanking Pedestal Enable	The blanking pedestal provides different voltage levels for black and					
	0 Pedestal disabled1 Pedestal enabled	blank on the DAC outputs as specified in Figure 9 on page 58 and Figure 10 on page 58.					

IBM Microelectronics

PLL Programming

The RGB561 PLL is implemented with an $\frac{M}{N \times L}$ architecture.

The general PLL programming equations follow:

$$f_{PLL} = \frac{M \times f_{ref}}{2 \times N \times L}$$
 for $16.25 \le f_{PLL} \le 128$ Mhz.

with $65 \le M \le 128$ and $2 \le N \le 31$ and L = 1,2,4.

$$f_{PLL} = \frac{M \times f_{ref}}{N \times L}$$
 for 128 < $f_{PLL} \le$ 256 Mhz.

with $65 \le M \le 128$ and $2 \le N \le 31$ and L = 1.

 f_{ref} is the **REFCLK** input frequency or optionally the **EXTCLK/EXTCLK** input frequency if used as the PLL reference frequency. The reference frequency must be in the following range, $4 \le f_{ref} \le 100$ Mhz.

X'0021 PLL/VCO Divider Register

The PLL/VCO Divider register contains the M and L values for PLL programming.

7	6	5	4	3	2	1	0
PFR				М –	- 65		

PFR PLL Frequency Range

00 L = 4, $16.25 \le f_{PLL} \le 32Mhz$

01 L = 2, $32.50 \le f_{PLL} \le 64Mhz$

10 $L = 1, 65.00 \le f_{PLL} \le 128Mhz$

11 L = 1, $128 < f_{PLL} \le 256Mhz$

This selects the range within which the video frequency (VF) falls and at which the PLL will operate. PFR must be programmed even if the external pixel clock inputs (EXTCLK/EXTCLK) are being used and the PLL is disabled or LUT accesses will not work properly.

X'0022 PLL Reference Register

The PLL Reference Register contains the N value for PLL programming.

7	6	5	4	3	2	1	0
0	0	0			Ν		



IBM Microelectronics

Cursor Registers

X'0030 Cursor Control Register

7	6	5	4	3	2	1	0
ВТ	SC	LOP		XB	XE	СВ	CE

ВТ	Blink to transparent	Specifies blinking of the cursor between the primary and blink Cursor				
	0 Blink color from Cursor LUT1 Blink color transparent	color, or between the primary cursor color and transparency.				
sc	Separate Cursor Enable	SC enables the CROSS-HAIR to be moved independently of the				
	0 Cursor/X-Hair locked1 Cursor/X-Hair separate	CURSOR. The default power on mode is to have the CROSS-HAIR and CURSOR registers locked together and updates made to the CURSOR location registers are loaded into the <i>Cross-Hair X/Y Location Registers</i> . SC=1 enables loading of the CROSS-HAIR registers independently of the CURSOR location registers. This bit should be set to a logical 1 for register diagnostics.				
LOP	Overlap Logical Operator	When the cross-hair and cursor overlap, 4 display choices are provided				
00 01 10 11 XB Cro	01 OR Cursor and X-Hair10 Cursor has priority	at the points of intersection. The output of the logical operators ar cursor priority access a color from the Cursor LUT. Cross-hair (X-Hai priority accesses colors in the Cross-Hair LUT.				
ХВ	Cross-Hair Blinking	Cross-Hair blinking is enabled by XB, the alternating colors are				
	0 Disabled1 Enabled	specified by BT and the blink rate is programmed in the <i>Blink Rate an Duty Cycle Registers</i> .				
XE	Cross-Hair Enabling	When enabled the cross-hair will be displayed using colors in the				
	0 Disabled1 Enabled	Cursor or Cross-Hair LUT depending on the cursor configuration selected. Refer to "Cursor/Cross-Hair Look-Up Tables" on page 3 for details.				
СВ	Cursor Blinking	Cursor blinking is enabled by CB, alternating colors are specified by BT				
	0 Disabled1 Enabled	and the blink rate is programmed in the Blink Rate and Duty Cycle Registers .				
CE	Cursor Enabling	The cursor contents stored in the on chip 64x64x2 map is used to select				
	0 Disabled1 Enabled	a color from the Cursor LUT, described in "Cursor/Cross-Hair Look-Up Tables" on page 3.				



IBM Microelectronics

X'0031 Cross-Hair Control Register

7	6	5	4	3	2	1	0		
XIP	WIDTH		CL	CLIP		COLOR			
X'0031 CROSS-HAIR CONTROL REGISTER									

XIP	X-Hair Intersect Priority (EP=1)	Intersect priority specifies the color displayed when the outline and fill				
	OUTLINE Color PriorityFILL Color Priority	areas intersect in the Extended Pattern cross-hair (EP=1). The BORDER color has the lowest priority.				
WIDTH	X-Hair Default Width (EP=0/1)	This entry sets the width of the non-patterned monochrome cross-hair				
	00 1 Pixel01 3 Pixels10 5 Pixels11 7 Pixels	(EP=0), or the Extended Pattern Cross-hair (EP=1). In the Extended Pattern mode the <i>Vertical/Horizontal Pattern Registers</i> define the 3 area pattern placement: border, fill and outline.				
CLIP	Cross-Hair Clipping Modes	The cross-hair can be clipped to within the rectangular area specified				
	00 No Clipping01 Scissor Registers10 Window11 Scissor/Window Intersection	by the <i>Cross-hair Scissor Start/End Registers</i> , to a window, using WI bits, or to the intersection of the window and scissor coordinates.				
COLOR	Cross-Hair Color (EP=0)	The COLOR bits are used as an index into the Cursor LUT to select a				
	00 Transparent (no X-Hair)01 Color 110 Color 211 Color 3	cross-hair cursor color for the monochrome, non-patterned cross-hair.				
EP	Extended X-Hair Pattern Enable	The extended cross-hair pattern areas have WIDTH, BORDER, OUTLINE				
	0 Disable Pattern registers1 Enable Pattern registers	and FILL colors (X'004C) and vertical/horizontal pattern select (X'004D, 004E). When EP=0 a monochrome X-Hair is produced.				

IBM Microelectronics

X'0032-0033 Cursor Blink Registers

7	6	5	4	3	2	1	0			
Rate										
	Duty									
	X'0032 CURSOR BLINK RATE REGISTER X'0033 CURSOR BLINK DUTY CYCLE REGISTER									

X'0034-0035 Cursor Hot Spot Location Registers

7	6	5	4	3	2	1	0	
0	0	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	
0	0	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀	

X'0034 CURSOR HOT SPOT X REGISTER X'0035 CURSOR HOT SPOT Y REGISTER

X'0036-0039 Cursor Location Registers

7 _H	6 _H	5 _H	4 _H	3 _H	2 _H	1 _H	0 _H	7 L	6 L	5 L	4 _L	3 ∟	2 L	1 _L	0 L
X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀
Y ₁₅	Y ₁₄	Y ₁₃	Y ₁₂	Y ₁₁	Y ₁₀	Y ₉	Y ₈	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
	X'0037 CURSOR X HIGH REG (15-8) X'0039 CURSOR Y HIGH REG (15-8)						X'0036 CURSOR X LOW REG (7-0) X'0038 CURSOR Y LOW REG (7-0)								

Bits 7-0_H/7-0₁ 16b two's complement number with a valid range of -256 to +2047

Bit 7_H Sign bi

Bits 6-3_H Sign extended internally, writes to these bits are ignored. Read of these bits return the sign value.



IBM Microelectronics

X'0040-0047 Cross-Hair Scissor Clipping Registers

7 _H	6 _H	5 _H	4 _H	3 _H	2 _H	1 _H	0 _H	7 ∟	6 ∟	5∟	4 _L	3 ∟	2 L	1 L	0 L
_	_	_	_	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀
_	Y ₁₁ Y ₁₀ Y ₉ Y ₈							Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
X'0041 SCISSOR START X HIGH REG (15-8) X'0043 SCISSOR START Y HIGH REG (15-8)							X'0040 SCISSOR START X LOW REG (7-0) X'0042 SCISSOR START Y LOW REG (7-0)								
X'0045 SCISSOR END X HIGH REG (15-8) X'0047 SCISSOR END Y HIGH REG (15-8)													OW REG		
Bits 3-0 _H /7-0 _L Upper-left and lower-right X/Y screen coordinates															

X'0048-004B Cross-Hair Location Registers

7 _H	6 _H	5 _H	4 _H	3 _H	2 _H	1 _H	0 _H	7 L	6 L	5 ∟	4 _L	3 ∟	2 L	1 _L	0 L
X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₁₁	X ₁₀	X ₉	X ₈	X ₇	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀
Y ₁₅	Y ₁₅ Y ₁₄ Y ₁₃ Y ₁₂ Y ₁₁ Y ₁₀ Y ₉ Y								Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
	X'0049 CROSS-HAIR X HIGH REG (15-8) X'004B CROSS-HAIR Y HIGH REG (15-8)							X'0048 CROSS-HAIR X LOW REG (7-0) X'004A CROSS-HAIR Y LOW REG (7-0)							
Bits 7-0 _H /7-0 _L 16b two's complement number with a va Bit 7 _H Sign bit Bits 6-3 _H Sign extended internally, writes to these								range	of -256	to +204	17				



IBM Microelectronics

X'004C-004E Cross-Hair Pattern Registers

The cross-hair pattern is described in "Extended View Cross-Hair" on page 23, the *Cross-Hair Control Register* is discussed in "X'0031 Cross-Hair Control Register" on page 38.

7	6	5	4	3	2	1	0		
0	0	FILL		BOR	BORDER		LINE		
X'004C CROSS-HAIR PATTERN COLOR REGISTER									

7	6	5	4	3	2	1	0				
0		Horizontal Pattern									
0		Vertical Pattern									
X'004 REGIS	TER	HORIZO									
X'004E REGISTER		VERTI	ICAL	CROS	S-HAIR	PA'	TTERN				

X'005F DAC Control Register

7	6	5	4	3	2	1	0
0	0	0	0	DAC	10B	SEN	SRC

DAC	DAC Current Control	The DAC outputs should be disabled in VIDEO mode to save					
	0 Normal Operation1 No DAC output current	power. DAC output recovery to normal operation takes 2 ms.					
10B	10b DAC Select	In 9b mode the DAC LSB is forced to 0, all other data					
	9b Mode10b Mode	operations remain at 10 bits.					
SEN	DAC Shunt Enable	DAC Shunt Enable connects the complimentary DAC outputs to an internal analog ground.					
	O Shunt Disabled1 Shunt Enabled						
SRC	DAC Slew Rate Control	A rise time selection inconsistent with monitor performance					
	0 Fast1 Slow	requirements will result in poor image quality. Olde low-performance monitors may not be able to accept fast DAC slew rates without generating excessive EMI or RFI noise Selecting the slow slew rate may minimize such problems.					

IBM Microelectronics

Diagnostic Registers

TESTABILITY and DIAGNOSTICS

MISR Registers

A Multiple Input Shift Register (MISR) is used to enhance testability of the VRAM to RGB561 interface. The MISR continually processes the 30 bit digital DAC pixel input for a frame of data into a signature for that data and stores it in 4 eight bit registers that make up the MISR (Table 21). This signature is then read from and compared with the correct signature for the specific frame of data used, to determine if a fault exists. By using the VRAM Mask Registers to block specific pixel inputs and using MISR diagnostics, the fault can be isolated to section of circuitry, a card net or VRAM module.

The MISR is enabled by register *CONF/3* (X'0003) MISR bit. After enabling, the MISR is reset to X'3FFFFFFF at the next active vertical blanking time and begins accumulating a frame signature when vertical blanking becomes inactive. The MISR enable bit is not reset automatically. To collect another signature the MISR must be disabled for at least 1 frame, then re-enabled.

The signature stored in the MISR registers can be accessed though the MPI at any time, however, the signature data is inverted when read out on the $\textbf{DATA}_{7\text{-}0}$ bus. The 30 bit signature data locations within the MISR registers are shown below. In interlaced mode (CONF/3, IC) the MISR starts accumulating a frame signature on the first even field, continues through the odd field and stops.

X'0060-0063 MISR Signature Registers

Table 2	Table 21. MISR Register Bit Locations											
AD	7	6	5	4	3	2	1	0				
X'0060	MISR 0	7	6	5	4	3	2	1	0			
X'0061	MISR 1	15	14	13	12	11	10	9	8			
X'0062	MISR 2	23	22	21	20	19	18	17	16			
X '0063	MISR 3	—	_	29	28	27	26	25	24			

X'0065 MISR Status

The *MISR Status Register* (X'0065) has been provided to assist in monitoring this diagnostic operation. The MISR STATUS bit indicates the MISR register status: reset, active or finished.

7	6	5	4	3	2	1	0		
0	0	0	0	0	0	STA	TUS		
X'0065 MISR STATUS REGISTER (Read)									

STATUS	MIS	R Status
	00 01	MISR is reset Active collecting a frame signature
	10	Finished the MISR operation
	11	Invalid

MISR Algorithm

The MISR signature is generated using the 30 bit DAC pixel input and implementing the polynomial $x^{23} + x^2 + x^1 + x^0$. A continuous XOR of data from the output of the color palette with shifted MISR register data and feedback of the 29^{th} register bit into selected positions, generates the signature.

In the example below, the first row represents the new input pixel data, the second row is the previous MISR data shifted 1 bit to the left, the third row is the 29th bit of data fed back into selected bit positions and the fourth row is the result of the 2 or 3 input XOR operation.

MISR Example

The input data used in this example has a value of X'00000200 for each pixel clock cycle, the MISR register reset value is X'3FFFFFFF and the signature is compiled for 2 pixel cycles. The MISR bit 0 (LSB) is on the right, bit 29 (MSB) the left.

A third cycle would yield the value X'3C7FF1ED. The MISR registers and corresponding signature bit locations are given in the table. The values specified are those stored in the MISR registers, when accessed through the MPI ${\bf DATA}_{7-0}$ bus, the bits are inverted.



IBM Microelectronics

00 0000 11 1111		0000 0010 1111 1111	0000 0000 1111 111 111	Pixel data Shifted MISR data Bit 29
11 1111	0111 1111	1111 1101	1111 1001	Cycle 1 X'3F7FFDF9
			0000 0000 1111 001 111	
11 1110	0111 1111	1111 1001	1111 0101	Cycle 2 X'3E7FF9F5

X'0050-0056 VRAM Bit Mask Registers

The VRAM Mask Registers are enabled by VM, CONF/2 (X'0002) and are used to mask (set to 0) a corresponding 4 bit group of VRAM PIX data, for the purpose of isolating defective VRAM modules, card nets or chip circuitry, when used in conjunction with MISR diagnostics. If an incorrect MISR frame signature is obtained with masking disabled, additional fault isolation can be achieved by collecting new signatures with selected VRAM inputs masked and comparing them with correct signatures. The register bits and the corresponding pixel data bits masked are shown below. Programming the bits to 0 sets the 4 bit groups to 0.

X'0064 DAC Comparator

The DAC Comparator is used to verify DAC output levels. Comparisons are made during active screen time using stable DAC output levels of 2 μs duration and the 0.35 V CVREF reference input. Results are latched on the falling edge of vertical blanking and may be read from the register during blanking on the I/O DATA_{7-0} port. This technique can be used to detect DAC faults and the presence and the type of monitor (color/monochrome) being used.

7	6	5	4	3	2	1	0		
0	0	0	0	0	BCR	GCR	RCR		
X'0064 DAC COMPARATOR REGISTER (Read Only)									

BCR	Blue DAC Compare Result
	0 Blue > VREF (input X'269-3FF)1 Blue < VREF (input X'000-19A)
GCR	Green DAC Compare Result
	0 Green > VREF (input X'269-3FF)1 Green < VREF (input X'000-19A)
RCR	Red DAC Compare Result
	<pre>0 Red > VREF (input X'269-3FF) 1 Red < VREF (input X'000-19A)</pre>

ADDR	7	6	5	4	3	2	1	0
X'0050 BMR 1	31 - 28	27 - 24	23 - 20	19 - 16	15 - 12	11 - 8	7 - 4	3 - 0
X'0051 BMR 2	63 - 60	59 - 56	55 - 52	51 - 48	47 - 44	43 - 40	39 - 36	35 - 32
X'0052 BMR 3	95 - 92	91 - 88	87 - 84	83 - 80	79 - 76	75 - 72	71 - 68	67 - 64
X'0053 BMR 4	127-124	123-120	119-116	115-112	111-108	107-104	103-100	99 - 96
X'0054 BMR 5	159-156	155-152	151-148	147-144	143-140	139-136	135-132	131-128
X'0055 BMR 6	191-188	187-184	183-180	179-176	175-172	171-168	167-164	163-160
X'0056 BMR 7	_	_	_	_	_	_	199-196	195-192



IBM Microelectronics

DDOTCLK Register

X'0082 Divided DOT Clock Control Register

7	6	5	4	3	2	1	0
DOT		DOTS		0	0	0	0

DOT	DOTCLK Enable 0 Disabled - tristate 1 Enable DDOTCLK output		DDOTCLK is a timed output used to sample VIDEO ₁₁₋₀ data as shown in		
			Figure 8.		
DOTS	DOTS DOT_CLK Output Signal Select 000 SERIAL_CLK 001 PIXCLK 010 PIXCLK÷ 2 011 PIXCLK÷ 4 100 PIXCLK÷ 8 101 PIXCLK÷ 16 110 INVALID 111 INVALID		DDOTCLK is a multipurpose timing reference output. It can be		
			programmed as any of the valid options shown. PIXCLK is either the external reference (EXTCLK) or the PLL driven pixel clock. For use with the VIDEO ₁₁₋₀ data port DOTS should be set to 001, this will provide a clock edge with each VIDEO data value.		
BIT 3	Reserved		Reserved bit. Must be set to 0 for proper operation.		
BIT 2	Reserved Reserved		Reserved bit. Must be set to 0 for proper operation.		
BIT 1			Reserved bit. Must be set to 0 for proper operation.		
BIT 0	Reserved		Reserved bit. Must be set to 0 for proper operation.		

IBM Microelectronics

Cursor Look-Up Table

X'0A10-0A1F Cursor/Cross-Hair Look-Up Tables

Table 22. Curso	r/Cross-hair look-up table entries
ADDRESS	FUNCTION
X'0A10 X'0A11 X'0A12 X'0A13	Transparent (Reserved) CURSOR PRIMARY COLOR 1 CURSOR PRIMARY COLOR 2 CURSOR PRIMARY COLOR 3
X'0A14 X'0A15 X'0A16 X'0A17	Transparent (Reserved) CURSOR BLINK COLOR 1 CURSOR BLINK COLOR 2 CURSOR BLINK COLOR 3
X'0A18 X'0A19 X'0A1A X'0A1B	Transparent (Reserved) CROSS-HAIR PRIMARY COLOR 1 CROSS-HAIR PRIMARY COLOR 2 CROSS-HAIR PRIMARY COLOR 3
X'0A1C X'0A1D X'0A1E X'0A1F	Transparent (Reserved) CROSS-HAIR BLINK COLOR 1 CROSS-HAIR BLINK COLOR 2 CROSS-HAIR BLINK COLOR 3



IBM Microelectronics

Window Attribute Tables

X'0E00-0E0F AUX_FB_WAT

7	6	5	4	3	2 1		0
0	0	0	0	0	GMA	XH	PT

GMA	GAMMA LUT Bypass Enable	Indicates if GAMMA correction should be applied to the pixel color LUT				
	0 Use GAMMA LUTs1 Bypass GAMMA LUTs	data or if it should go directly to the DAC inputs.				
хн	Cross-Hair Enable	XH enables the cross-hair cursor for the frame buffer pixel layer. This				
	0 No Cross-Hair1 Enable Cross-Hair	is valid only if WID clipping is enabled in the <i>Cross-Hair Control Register</i> (X'0031).				
PT	Pixel Transparency Value	If pixel data matches the specified value and transparency is enabled in				
	0 X'00 - transparent1 X'FF - transparent	the FB_WAT, the frame buffer pixel data is not displayed.				

X'0F00-0F0F AUX_OL_WAT

7	6	5	4	3	2	1	0
0	0	CK	UL	OL	GB	XH	ОТ

CK/OT	Chroma Key/OL Transparency	CK/OT selects the value to be compared with overlay data to determine						
	 00 X'00 01 X'FF 10 Chroma Key 0/Mask 0 Reg 11 Chroma Key 1/Mask 1 Reg 	transparency. Overlay data will be transparent if Overlay Transparency is enabled in the OL_WAT and the overlay data matches either X'00 or FF or the transparency value stored in the <i>Chroma Key Registers</i> (X'0010-0011), comparing only those bits selected in the <i>Chroma Key Mask Registers</i> (X'0012-0013).						
UL	Underlay Enable	Underlay is considered disabled for OL_WAT pixel formats						
	0 Disabled1 Enabled	PIX_FORM=00, 11.						
OL	Overlay Enable	Enables overlay.						
	0 Disabled1 Enabled							
GB	OL/UL GAMMA LUT Bypass	Indicates if GAMMA correction should be applied to the OL/UL data or if it should go directly to the DAC inputs.						
	0 Use GAMMA LUTs1 Bypass GAMMA LUTs							
хн	Cross-Hair Enable	XH enables the cross-hair cursor for the overlay layer. This is valid if						
	0 No Cross-Hair1 Enable Cross-Hair	overlay data is displayed. The cross-hair is considered disabled if underlay is to be displayed. This option is valid if WID clipping is enabled in the Cross-Hair Control Register (X'0031).						



IBM Microelectronics

X'1000-10FF FB_WAT

9	8	7	6	5	4	3	2	1	0
	START	_ADDR		PIXF	ORM	BS	МС	DDE	TR

START_ ADDR	Color LUT Start Address	The START_ADDR bits are added to the FB_WID bits to generate the Color LUT address as shown in Table 1 on page 2. The start address allows individual 64 entry Color LUTs.			
PIX_ FORM	 FB Pixel Format 00 8 bpp 01 12 bpp 10 16 bpp 11 24/30 bpp 	Bit-per-pixel format options for VRAM input data programmed in this register should be consistent with those valid options listed in Table 7 on page 7.			
BS	Buffer SelectFrame Buffer AFrame Buffer B	Buffer Select specifies the frame buffer field, FB_A or FB_B , of the VRA input data from which to select pixels.			
MODE	Color Mode00 Index01 Grey Scale10 Direct RGB11 True	Grey Scale and True color modes bypass the Color Look-up Tables and present the pixel data directly to the DAC inputs. Refer to Figure 5 on page 19 for a mode description.			
TR	Transparency EnableOpaquePixel Transparency	An opaque pixel blocks underlay data, a transparent pixel displays underlay data. If there is no underlay data, pixel data is displayed. The transparency value for the FB is stored in the AUX_FB_WAT.			



IBM Microelectronics

X'1400-14FF OL_WAT

9	8	7	6	5	4	3	2	1	0
	START_ADDR				ORM	BS	МС	DDE	TR

START_	Color LUT Start Address	The START_ADDR bits are added to the OL_WID bits to generate the				
ADDR		Color LUT address as shown in Table 1 on page 2. The start address allows individual 64 entry Color LUTs.				
PIX_	Overlay Pixel Format	Underlay is disabled for 00, 11 selections regardless of the value of the				
FORM	 8b OL / 0b UL 6b OL / 2b UL 4b OL / 4b UL 4b OL - Double Buffered 	Underlay Enable bit (UL) in the AUX_OL_WAT.				
BS	Buffer Select for Overlay	Refer to Table 7 on page 7 for the frame buffer data locations				
	0 Frame Buffer A1 Frame Buffer B	corresponding to the various overlay formats				
MODE	Color Mode for Overlay	Grey Scale and True color modes bypass the Color Look-up Tables and				
	00 Index01 Grey Scale10 Indirect11 Direct	present the overlay data directly to the DAC inputs. Refer to Figure 5 on page 19 for a mode description.				
TR	Transparency Enable	Overlay transparency is determined when it matches the transparency				
	OpaqueOverlay Transparency	value specified in the AUX_OL_WAT: X'00, FF or an arbitrary value stored in the Chroma Key Registers. The options are set on a pixel basis by the <i>AUX_OL_WAT</i> CK/OT bits.				

I/O SUMMARY

IBM Microelectronics

Signal Pins

Table 23 (Page 1	of 3)	. SIGNAL PII	NS	
SIGNAL	#	I/O	NAME	DESCRIPTION
DATA PORT (201)	•		
PIX ₁₉₉₋₀	200	INPUT	VRAM DATA	The pixel, overlay and window ID data from the frame buffer can be segmented in various ways set by the CONF/1 register and summarized in Table 7 on page 7. The pixel input data from the VRAM frame buffer may also be selectively masked by the \it{VRAM} \it{MASK} $\it{Registers}$ (X'0050-0056) for diagnostics. Unused inputs should be terminated to \it{V}_{DD} .
LOAD_CLK	1	INPUT	LOAD CLOCK	The LOAD_CLK gates pixel input data from the VRAM frame buffer into the RGB561 serializer. It is equivalent to the VRAM serial clock and may be provided by the controller or the RGB561.
MPI and VIDEO SI	GNAL	S (16)		
DATA ₇₋₀ / VIDEO ₇₋₀	8	BIDI	DATA BUS/ VIDEO BUS LSBs	DATA ₇₋₀ is the MPI data bus used to read and write internal control registers which set the operating mode. It is also used to load the color palettes, gamma tables and cursor pixel map and read diagnostic registers. It is controlled by $\overline{\text{CE}}$, R/W, C0 and C1 with the timings of Figure 6. The VIDEO ₇₋₀ bus provides digital video output data prior to conversion by the DACs into an RGB signal for external use. In VIDEO mode, the MPI DATA ₇₋₀ is available during blanking.
VIDEO ₁₁₋₈	4	OUTPUT	VIDEO BUS MSBs	These are the remaining 4 bits of the 12 bit digital VIDEO bus. Refer to Figure 8 for timings and "Video" on page 5 for additional details.
CE	1	INPUT	CHIP ENABLE	Chip Enable controls the read/write operations of MPI DATA ₇₋₀ to selected register addresses. Timings are shown in Figure 6.
C0, C1	2	INPUT	COMMAND LINE 0/1	The command signals are used with $\overline{\text{CE}}$ to control loading and incrementing the address index register. Table 20 lists valid register addresses and their appropriate command setting. C1 C0 ACTION 0 0 Access the Address Index Register - low byte 0 1 Access the Address Index Register - high byte 1 0 Access the 8b location specified in the Address Index register 1 1 Access the LUT/WAT location in the Address Index register
R/W	1	INPUT	READ / WRITE	Read=1, Write=0 Used with $\overline{\text{CE}}$ to access register locations.
DAC OUTPUTS (6	6)	1	1	-
RED, GREEN, BLUE	3	OUTPUT ANALOG	DAC RGB OUTPUTS	These analog monitor outputs are RS-343A compatible, have internal clamping and flash-over protection and are capable of driving doubly terminated 75 or 100 Ω coax without buffering or external components.
RED, GREEN, BLUE	3	OUTPUT ANALOG	COMPLEMENTARY DAC RGB OUTPUTS	These are the complement signals to the Red, Green, Blue outputs. When not used, they should be terminated to analog ground.
DTG SIGNALS (9)	l .	1	
HSYNC	1	ОИТРИТ	HORIZONTAL SYNC	HSYNC is provided by the Display Timing Generator, and is enabled with signal characteristics set in the <i>DTG Control register</i> (X'0020). External buffering is required for loads greater than 25 pf.
CSYNC	1	INPUT	COMPOSITE SYNC	Composite SYNC input from the controller.
CBLANKIN	1	INPUT	COMPOSITE BLANK	Composite blank (CBLANK) input received from a controller.

IBM

I/O SUMMARY

IBM Microelectronics

Table 23 (Page 2	of 3).	. SIGNAL PI	NS	
SIGNAL	#	I/O	NAME	DESCRIPTION
CBLANKOUT	1	OUTPUT	COMPOSITE BLANK	This is a composite blank output signal, synchronized to the digital $VIDEO_{11-0}$ outputs, indicating when the outputs are valid or the display is in blanking mode. Timings are shown in Figure 8.
SERIAL_CLK	1	OUTPUT	VRAM SERIAL CLOCK	The SERIAL_CLK is used to transfer pixel data from the VRAM serial port to the RGB561 frame buffer interface. If this signal is provided by a controller to the VRAMs and the RGB561 this output should be tri-stated. If desired the RGB561 SERIAL_CLK output can be enabled as a free running serial clock based on the multiplex mode setting in the <i>Configuration 1 Register</i> (X'0001), MUX. The far end of the signal is used as the LOAD_CLK input. External buffering is required if the SERIAL_CLK load exceeds 25 pf.
AUX_SERIAL_CLK	1	OUTPUT	AUXILIARY SERIAL CLOCK	It can be used as a second SERIAL_CLK for loading or timing reasons.
DDOTCLK	1	OUTPUT	DIVIDED DOT CLOCK	The DDOTCLK is a programmed timing reference for the VIDEO outputs which can be either a divided internal pixel clock, driven from the PLL or EXTCLK, or a delayed SERIAL_CLK. It is programmed in the <i>DTG Timing Reference Register</i> X¹0082, DOTS. Timings are shown in Figure 8.
FIELD	1	INPUT	FIELD INPUT	The FIELD signal is used with interlaced monitor operation and indicates when an even or odd scan line of data is being displayed. It is used to control interleave and cursor data generation. The even/odd polarity can be programmed in the CONF/3 register. It is sampled on the rising edge of CBLANKIN.
RESET	1	INPUT	REGISTER RESET	$\overline{\text{RESET}}$ sets all registers to X'00 and tri-states all outputs while active. A minimum 1 μs pulse width is required to reset registers. The color, gamma and cursor tables, cursor pixel map, revision and reserved registers are unaffected.
TEST SIGNALS (4)	•		
RI	1	INPUT	RECEIVER INHIBIT	$\overline{\rm RI}$ disables all receiver inputs during module testing and should be terminated to $\rm V_{\rm DD}$ if not used.
DI1, DI2	2	INPUT	DRIVER INHIBIT	These signals tri-state all output drivers during module testing and should be terminated to $\rm V_{\rm DD}$ if not used.
TEST	1	INPUT	TEST ENABLE	Enables module test mode and activates the other test signals. No termination is required.
EXTERNAL COMPO	ONENT	S / CIRCUIT	RY (9)	
REFCLK	1	INPUT	LOW FREQUENCY REFERENCE	This input is used as the PLL reference frequency and can be any TTL or CMOS oscillator frequency from 4 to 100 MHz. If the PLL is not used, this input must be terminated to $V_{\rm DD}$.
EXTCLK / EXTCLK	2	INPUT	EXTERNAL ECL PIXEL CLOCK	When the PLL is not used, a differential ECL oscillator must provide the pixel clock at a frequency consistent with monitor pixel data rates on these inputs. If the module PLL is used, these inputs require termination to V_{DD} or to GND.
VREF, GREF, CVREF, RREF	4	DAC INPUTS	Current Reference Gate Reference Comparator Reference Gain Control	External 1.235 V reference used to set full scale currents Gate current source reference A .35 V reference for the DAC comparators An op-amp component compensating current temp/voltage variations See "Circuit Schematic" on page 53 for the required external component connections to these inputs.
PLLCAP, PLLCAP RET	2	PLL INPUTS	External filter connection External filter return	External VCO filter component connections See "Circuit Schematic" on page 53 for the external component connections to these pins.
POWER SUPPLIES	(59)			

RGB561



I/O SUMMARY

IBM Microelectronics

Table 23 (Page 3 of 3). SIGNAL PINS						
SIGNAL	#	1/0	NAME	DESCRIPTION		
VDD AVDD P3_PLL	16 6 1	SUPPLY	DIGITAL DAC PLL	Separate digital/analog voltage planes are required. Decoupling from digital supply should be done with a 1nH inductor or ferrite bead connected at one point.		
GND AGND P0_PLL	23 6 1	SUPPLY	DIGITAL GROUND DAC GROUND PLL GROUND	Separate digital/analog ground planes are not recommended. For details on supply decoupling refer to "Analog Voltages" on page 52		
No Connect	6	_	_	No termination is allowed.		

IBM

EXTERNAL COMPONENTS

IBM Microelectronics

External Circuitry

External components are required to generate current and voltage references for the analog DAC and PLL circuits and to decouple power supplies from noise sources.

Analog Voltages

The DAC and PLL require external components be attached as shown in "Circuit Schematic" on page 53 and summarized in "Component Values" on page 53. All components are connected to ANALOG supplies, ${\rm AV_{DD}}$ or AGND.

The card GND plane should be solid.

The card VDD plane should be segmented with separate PLL and DAC supplies. These can be derived from the digital supply through a 1 nH inductor, with separate bulk and high frequency decoupling capacitors. Care should be taken to ensure digital signals do not radiate noise into quiet analog circuits and should not be wired over the analog power planes AVDD/P3PLL.

The on chip PLL is very sensitive to on card generated noise, for optimal performance please refer to the RGB Palette DAC Card Design Guidelines for additional information on reducing noise in high performance card designs.

Component values and vendor part numbers are provided for reference but other devices with similar characteristics are acceptable. All elements should be placed as close to the module pins as possible.

DAC Outputs

Ideally, RGB signals should be wired on a separate signal planes with adjacent AGND wires running in parallel on each side to isolate them from potential digital signal noise generation.

Digital signals should not be wired near the DAC outputs on any wiring level. DAC outputs are clamped

and protected from monitor flash-over on chip and require no additional component connections.

PLL Components

The PLL components must be carefully placed, especially the filter components. This is necessary to avoid pel shift and jitter phenomena in the display. The PLL components should be placed on the front side of the card directly adjacent to their appropriate pin connections. Digital signals should not be wired near PLL external components or power planes.

Signal Terminations

Unused inputs require termination. Refer to Table 23 on page 49 to determine if an I/O is used in the mode selected or if it should be terminated.

Pin	Name	Status	Termination
34 182 196 198 211	PIX 199-0 DI2 DI1 RI FIELD REFCLK	Unused	to V _{DD}
203 204	EXTCLK EXTCLK	Unused	to V _{DD} or to GND


Decoupling

For High frequency decoupling, a 0.1 μ F capacitor in parallel with a 0.01 μ F capacitor should be placed on all power supply pins, as close to the module as possible. The analog and digital power planes should be decoupled from each other using a 1 nH inductor or ferrite bead. All external components should be placed as close as possible to the module and returned to the appropriate module power supply pin.

EXTERNAL COMPONENTS

IBM Microelectronics

Circuit Schematic



Component Values

Component	Value	Tol	Vendor P/N
R2	1.3 ΚΩ	5%	PANASONIC ERJ3GVYJ132S
R6	1.0 KΩ	5%	PANASONIC ERJ3GVYJ102S
R7, R9, R10	75 Ω , 100 Ω	1%	match video cable impedance
R8	704 Ω	1%	for doubly terminated 75 Ω DAC output
	938 Ω	1%	for doubly terminated 100 Ω DAC output
			·
C1	680 pF	10%	KYOCERA 1206C681K3B05
	680 pF	5%	VITRAMON
C2	8.2 nF	10%	_
C3, C5	0.001 μF	10%	KYOCERA 0603X102K2B02
C4	0.01 μF	10%	KYOCERA 1206X103K2B02
Z1	1.2V REF		NATIONAL SEMICONDUCTOR
			LM385-1.2

IBM Microelectronics

■AC Characteristics




Figure 6. MPI Port Timings




Figure 7. VRAM Pixel Port and Clock Timings

IBM Microelectronics




Figure 8. VIDEO Timings. The DDOTCLK output is programmed by the Divided DOT Clock Control Register, X'0082.

IBM

PERFORMANCE CHARACTERISTICS

IBM Microelectronics

Doromotor	Cumbal	250	MHz	220	MHz	170	MHz	Units
Parameter	Symbol	min	max	min	max	min	max	Units
Pixel clock (EXTCLK) rate LOAD_CLK rate 4:1 multiplexing	f _{MAX} LD _{MAX}		250 62.5		220 55.0		170 42.5	MHz MHz
5:1 multiplexing 8:1 multiplexing			50.0 32.3		44.0 27.5		34.0 21.3	MHz MHz
R/W, C0, C1 Controls Setup Hold	1 2	3 5		3 5		3 5		ns ns
CE Timings for C0/C1 ≠ 1/1 or			low X'0A00.				1	1.0
CE Signal Parameters								
Low	3	50		50		50		ns
High	4	25		25		25		ns
To Data Valid To Data Bus Tri-state	5 6	1 1	25 25	1 1	25 25	1 1	25 25	ns ns
CE Timings for C0/C1 = 1/1 or	Address	es Index ab		PC = Pixe				
CE Signal Parameters						· · · · · · · · · · · · · · · · · · ·		
Low (Read)	3	4 PC		4 PC		4 PC		ns
Low (Write)	3	3 PC		3 PC		3 PC		ns
High (the greater of)	4	2.5 PC or 25		2.5 PC or 25		2.5 PC or 25		ns
To Data Valid	5	1	4 PC + 15	1	4 PC + 15	1	4 PC + 15	ns
To Data Bus Tri-state	6	1	25	1	25	1	25	ns
DATA ₇₋₀ Valid (Write)								
Setup	7	10		10		10		ns
Hold	8	5		5		5		ns
LOAD_CLK Cycle Time	10	40		40.0		00.5		
4:1 multiplexing		16 20		18.2 22.7		23.5 29.4		ns
5:1 multiplexing 8:1 multiplexing		32		36.4		47.1		ns ns
LOAD_CLK Pulse Width	11/12	1.5 PC		1.5 PC		1.5 PC		ns
$LOAD_CLK = \left(\frac{1}{f_{\text{max}}}\right)MUX (r)$	ns)							
VRAM Data and Control Inputs								
Setup	13	3		3		3		ns
Hold	14	2		2		2		ns
PIXCLK Signal								
Cycle time	15	4.0		4.5		5.9		ns
Pulse Width High	16 17	1.6		1.8		2.5		ns
Pulse Width Low	17	1.6		1.8		2.5		ns
DAC Analog Outputs Output delay	18							nc
Settling time	19							ns ns
Rise/fall	20							ns
FIELD								
Setup	21	10		10		10		ns
Hold	22	5		5		5		ns

RGB561

PERFORMANCE CHARACTERISTICS

IBM Microelectronics

Parameter	Symbol	250 MHz		220 MHz		170 MHz		Units
raiametei	Symbol	min	max	min	max	min	max	Units
VIDEO Mode Timings								
DDOTCLK period	25	10		10		10		ns
EXTCLK to DDOTCLK Delay	26							ns
DDOTCLK to VIDEO Access	27		5.3		6.0		7.0	ns
EXTCLK to VIDEO Access	28							ns
DDOTCLK to CBLANKOUT	29		5.3		6.0		7.0	ns
VIDEO Pulse Width	30	4		4		4		ns

IBM Microelectronics

■DAC Output Levels




Figure 9. Composite DAC Output (Setup=0 IRE). For 100Ω and 75Ω doubly terminated loads, RS-343A levels, Blank Pedestal=0 IRE, SYNC on Green.




Figure 10. Composite DAC Output (Setup=7.5 IRE). For 100Ω and 75Ω doubly terminated loads, RS-343A levels, Blank Pedestal=7.5 IRE, SYNC on Green.

IBM Microelectronics

■DC Characteristics

Item	Symbol	Conditions	MIN	TYP	MAX	Units
Digital Inputs						
Input Levels (TTL)	V _{IH} V _{IL}		2.0 -0.5		5.25 0.8	V
Input Capacitance	Ci	f=1 MHz		6		pF
ECL Levels -						
High	V _{EIH}		2.3		2.95	V
Low	V _{EIL}		1.5		2.1	
Common Mode	V _{CM}		2.0		2.4	
Differential	V_{Δ}		0.30		1.0	
Digital Outputs						
Output Levels	V _{OH}	I _{OH} =12mA	2.4			V
	V _{OL}	$I_{OL} = 6 \mathrm{m}\mathrm{A}$			0.4	
Output Impedance	Z _o	Enabled		50		Ω
Output Capacitance	Co	f=1 MHz		6		pF
DAC Analog Outputs						
Absolute Full Scale	AFS				5	%
DAC to DAC Matching					2	%
Accuracy (9 bit)						
Monotonicity		Guaranteed				
Integral Linearity Error	ILE				± 1 1/4	LSB
Differential Linearity Error	DLE				+ 3/4 / - 1/2	LSB
Accuracy (10 bit)						
Monotonicity		Guaranteed				
Integral Linearity Error	ILE				± 21/2	LSB
Differential Linearity Error	DLE				+1½/-1	LSB
Output Transition (Fast)		$R_L = 37.5 \Omega$				
Rise	T _R			1.0		ns
Fall	T _F			3.5		
Output Transition (Slow)		$R_L = 37.5 \Omega$				
Rise	T_R			3.0		ns
Fall	T _F			5.0		



IBM Microelectronics

■Recommended Operating Conditions

Item	Symbol	Conditions	MIN	TYP	MAX	Units
Power Supply	V_{DD}					
	AVDD					
	P3PLL	f=170 MHz	3.1		3.6	V
		f=220 MHz	3.2		3.6	
		f=250 MHz	3.4		3.6	
Operating Supply Current	l _{DD}	$V_{DD}=3.3V$				
1 3 11 7		f=170 MHz		800		mΑ
		f=220 MHz		1000		
		f=250 MHz		1100		
Junction Temperature	T _J	f=170 MHz			100	°C
tandara . cporataro	·J	f=220 MHz			100	
		f=250 MHz			90	

■Absolute Maximum Ratings

Item	Symbol	Rating	Units
Power Supply Voltage on Any Pin		3.8 +5.5 -0.5	V
Case Temperature Module Operating Temperature Storage Temperature Soldering Temperature	T _C T _O T _S	0 to +145 -25 to +125 -55 to +150 260	°C
Electrostatic Discharge Protection	ESD	2000	V

Exposing the device to stress in excess of that listed will cause permanent damage.

IBM Microelectronics

PIN LIST

IBM Microelectronics

Pin Assignments

PIN	SIGNAL
1	GND
2	PIX ₂₅
3	PIX ₂₄
4	PIX ₂₃
5	VDD
6	PIX ₂₂
7	PIX ₂₁
8	PIX ₂₀
9	PIX ₁₉
10	FIA19
	PIX ₁₈
11	PIX ₁₇
12	PIX ₁₆
13	PIX ₁₅
14	PIX ₁₄
15	PIX ₁₃
16	PIX ₁₂
17	PIX ₁₁
18	PIX ₁₀
19	PIX ₉
20	PIX ₈
21	PIX ₇
22	PIX ₆
23	PIX ₅
24	GND
25	VDD
26	PIX ₄
27	PIX ₃
28	PIX ₂
29	PIX ₁
30	PIX ₀
31	CSYNC
32	CVREF
33	AVDD
34	DI2
35	VREF
36	AVDD
37	AGND
38	AVDD
39	GND
40	RED
41	AGND
42	AGND
43	RED
44	RREF
45	GREEN
46	GREEN
47	TEST
48	GREF
49	AVDD
	AGND
50	
51	CBLANKOUT
52	HSYNC
53	VDD
	GND
54 55	AVDD

PIN	SIGNAL
56	AGND
57	BLUE
58	BLUE
59	RESET
60	AVDD
61	AGND
62	C1
63	DATA/VIDEO ₇
64	DATA/VIDEO ₆
65	CO
66	DATA/VIDEO ₅
67	DATA/VIDEO ₄
68	DATA/VIDEO ₃
69	DATA/VIDEO ₃
70	DATA/VIDEO ₂
	CE
71	
72	VDD
73	R/W
74	DDOTCLOCK
75	DATA/VIDEO ₀
76	GND
77	GND
78	VIDEO ₈
79	PIX ₁₉₉
80	PIX ₁₉₈
81	VDD
82	VIDEO ₉
83	PIX ₁₉₇
84	VIDEO ₁₀
85	VIDEO ₁₁
86	PIX ₁₉₆
87	PIX ₁₉₅
88	PIX ₁₉₄
89	PIX ₁₉₃
90	PIX ₁₉₂
91	PIX ₁₉₁
92	PIX ₁₉₀
93	PIX ₁₈₉
94	PIX ₁₈₈
95	PIX ₁₈₇
96	PIX ₁₈₆
97	PIX ₁₈₅
98	PIX ₁₈₄
99	PIX ₁₈₃
100	GND
101	VDD
102	PIX ₁₈₂
103	PIX ₁₈₁
104	PIX ₁₈₀
105	PIX ₁₇₉
106	PIX ₁₇₈
107	PIX ₁₇₇
108	PIX ₁₇₆
109	PIX
110	PIX ₁₇₅
111	PIX ₁₇₄
111	PIX ₁₇₃

PIN	SIGNAL
112	PIX ₁₇₂
113	PIX ₁₇₁
114	PIX ₁₇₀
115	GND
116	PIX ₁₆₉
117	PIX ₁₆₈
118	PIX ₁₆₇
119	PIX ₁₆₆
120	PIX ₁₆₅
121	PIX ₁₆₄
122	PIX ₁₆₃
123	PIX ₁₆₂
124	PIX ₁₆₁
125	PIX ₁₆₀
126	PIV
127	PIX ₁₅₉
128	PIX ₁₅₈
	PIX ₁₅₇
129	VDD
130	GND
131	PIX ₁₅₆
132	PIX ₁₅₅
133	PIX ₁₅₄
134	PIX ₁₅₃
135	PIX ₁₅₂
136	PIX ₁₅₁
137	PIX ₁₅₀
138	PIX ₁₄₉
139	PIX ₁₄₈
140	PIX ₁₄₇
141	PIX ₁₄₆
142	PIX ₁₄₅
143	PIX ₁₄₄
144	PIX ₁₄₃
145	PIX ₁₄₂
146	PIX ₁₄₁
147	PIX ₁₄₀
148	VDD
149	PIX ₁₃₉
150	PIX ₁₃₈
151	PIX ₁₃₇
152	GND
153	GND
154	PIX ₁₃₆
155	PIX ₁₃₅
156	PIX ₁₃₄
157	VDD
158	PIX ₁₃₃
159	PIX ₁₃₂
160	PIX ₁₃₁
161	PIX ₁₃₀
162	PIX.5-
163	PIX ₁₂₉
	PIX ₁₂₈
164	PIX ₁₂₇
165	PIX ₁₂₆
166	PIX ₁₂₅

PIN	SIGNAL
168	PIX ₁₂₃
169	PIX ₁₂₂
170	PIX ₁₂₁
	F 1/121
171	PIX ₁₂₀
172	PIX ₁₁₉
173	PIX ₁₁₈
174	PIX ₁₁₇
175	PIX ₁₁₆
176	GND
177	VDD
178	PIX ₁₁₅
179	PIX ₁₁₄
180	PIX ₁₁₃
181	PIX ₁₁₂
182	DI1
183	GND
184	GND
185	no connect
186	P3 PLL
187	no connect
188	PLLCAP RET
189	PLLCAP
190	no connect
191	P0_PLL
192	no connect
193	no connect
194	GND
195	GND
196	RI
197	no connect
198	FIELD
199	PIX ₁₁₁
200	PIX ₁₁₀
201	PIX ₁₀₉
202	PIX ₁₀₈
203	EXTCLK
204	EXTCLK
205	VDD
206	GND
207	
	PIX ₁₀₇
208	PIX ₁₀₆
209	PIX ₁₀₅
210	PIX ₁₀₄
211	REFCLK
212	PIX ₁₀₃
213	PIX ₁₀₂
214	SERIAL_CLK
215	PIX ₁₀₁
216	PIX ₁₀₀
217	AUX_SERIAL_CL
218	PIX ₉₉
219	PIX ₉₈
	PIX ₉₇
220	
220	
	PIX ₉₆

PIN	SIGNAL
224	VDD
225	PIX ₉₄
226	CBLANKIN
227	PIX ₉₃
228	GND
229	GND
230	PIX ₉₂
231	PIX ₉₁
232	PIX ₉₀
233	VDD
234	PIX ₈₉
235	PIX ₈₈
236	PIX ₈₇
237	PIX ₈₆
238	PIX ₈₅
239	PIX ₈₄
240	PIX ₈₃
241	PIX ₈₂
242	PIX ₈₁
243	PIX ₈₀
244	PIX ₇₉
245	PIX ₇₈
246	PIX ₇₇
247	PIX ₇₆
248	PIX ₇₅
249	PIX ₇₄
250	PIX ₇₃
251	PIX ₇₂
252	GND
253	VDD
254	PIX ₇₁
255	PIX ₇₀
256	PIX ₆₉
257	PIX ₆₈
258	PIX ₆₇
259	PIX ₆₆
260	PIX ₆₅
261	PIX ₆₄
262	PIX ₆₃
263	PIX ₆₂
264	PIX ₆₁
265	PIX ₆₀
266	PIX ₅₉
267	GND
268	PIX ₅₈
269	PIX ₅₇
270	PIX ₅₆
271	PIX ₅₅
272	PIX ₅₄
273	PIX ₅₃
274	PIX ₅₂
275	PIX ₅₁
276	PIX ₅₀
277	PIX ₄₉
278	PIX ₄₈

279

PIX₄₇

PIN	SIGNAL
280	PIX ₄₆
281	VDD
282	GND
283	PIX ₄₅
284	PIX ₄₄
285	PIX ₄₃
286	PIX ₄₂
287	PIX ₄₁
288	PIX ₄₀
289	PIX ₃₉
290	PIX ₃₈
291	PIX ₃₇
292	PIX ₃₆
293	PIX ₃₅
294	PIX ₃₄
295	PIX ₃₃
296	PIX ₃₂
297	PIX ₃₁
298	PIX ₃₀
299	PIX ₂₉
300	VDD
301	PIX ₂₈
302	PIX ₂₇
303	PIX ₂₆
304	GND

62 February 21, 1996

PIX₁₂₄

167

PACKAGING

IBM Microelectronics

Package Drawing - 304 C4FP




Figure 11. Top View, heat sink not shown. Drawing not to scale in(mm)

ORDERING INFORMATION						
IBM 37RGB561 CF 17						
IBM 37RGB561 CF 22	220 MHz	304 C4FP				
IBM 37RGB561 CF 25	250 MHz	304 C4FP				

RGB561

IBM

PACKAGING

IBM Microelectronics

APPLICATION NOTES

IBM Microelectronics

Appendix a. APPLICATION NOTES

Quad Buffering of 8 bit Index Pixels

With the advanced architecture of the RGB561 it is possible to extend indexed pixel modes to support up to 4 VRAM buffers. Although not obvious at first glance, programming the FB WAT with contradictory parameters can achieve the quad buffering mode. The following table has been modified to help explain the necessary WAT settings.

Table 24.	Table 24. RGB561 Extended Pixel Data Formats													
For the co	For the color modes below, frame buffer data locations are specified in RGB format for frame buffers A/B.													
24 bpp	RED _B	40	\textit{GREEN}_{B}	32	BLUE B	24		\textit{RED}_{A}	16	GREEI	V _A 8		$BLUE_{A}$	0
16 bpp					R _B 27		G _B 21	B _B	16	R _A 11		G _A 5	5 B A	, 0
8 bpp					INDEX_D	24	I	NDEX _C	16	INDEX	K B 8		\textit{INDEX}_{A}	0

In the table above it can be seen that the 8 bit indexed buffers A and B are accessed with conventional WAT settings. Buffer C lines up with the first 8 bits of the 16 bit buffer B pixels. Buffer D lines up with the first 8 bits of the 24 bit buffer B pixels. To access buffers A through D the pixel format bits, buffer select bit and color mode bits (*PIX_FORM, BS and MODE* in the FB_WAT entries) should be set as follows:

8 bit index buffer	PIX_FORM	BS	MODE
A	00	0	00
В	00	1	00
C	10	1	00
D	11	1	0.0

It is also recommended that the overlay bits setting (OVLY) in Configuration register 1 be set to 11 (Variable WAT control).

The contradictory data is specifying a 16 or 24 bit indexed pixel; the RGB561 only supports 8 bit index mode.

Why it works:

The internal architecture sees the indexed pixel mode and accesses the first 8 bits of data from whatever pixel is presented from the pixel formatting logic. In the case of buffer C the pixel formatter will choose the 16 bits of data assigned to buffer B of the 16 bpp mode, the indexing logic will only use the first 8 bits of this data for accessing the palette. For buffer D the pixel formatter will choose the 24 bits of data assigned to buffer B of the 24 bpp mode, the indexing logic will only use the first 8 bits of this data for accessing the palette.



APPLICATION NOTES

IBM Microelectronics

Multiple Frame Buffer Chroma Key

Chroma keying from the overlay frame buffer to the main frame buffer is accommodated in the RGB561 through use of the chroma key registers. By using the double buffer capability of the overlay pixels and the WATs it is possible to select (or chroma key) between three frame buffers. Assume that there are three frame buffers named MAIN, AUX-A and AUX-B that we want to multiplex between based on the pixel value of MAIN. MAIN is an 8 bit frame buffer, AUX-A is a 24 bit frame buffer and AUX-B is a 4 bit frame buffer.

```
IF MAIN = XX

SELECT = AUX-A

ELSE IF MAIN = YY

SELECT = AUX-B

ELSE

SELECT = MAIN
```

To achieve this three way multiplex it is necessary to configure the RGB561 in the 4:1 Extended mode with common 8bit WIDs. The inputs should be wired as follows.

- Wire the MAIN VRAM data bits to the RGB561 Overlay Buffer A pixel inputs (P39 P32).
- Also wire the MAIN VRAM data bits to the RGB561 WID bits (7 0).
- Wire the AUX-A VRAM data bits to the RGB561 Frame Buffer A pixels (P23 P0).
- · Wire the AUX-B VRAM data bits to the RGB561 Overlay Buffer B pixel inputs (P31 P28).

Load the CHROMA KEY Register #0 to the value XX.

Load the Window Attribute tables with the following data.

ADDRESS	OL_WAT	FB_WAT
location XX	TR = 1	PIX_FORM = 11 BS = 0 MODE = 11 TR = 0
location YY	PIX_FORM = 10 BS = 1 MODE = 00 TR = 0	
All other	PIX_FORM = 00 BS = 0 TR = 0	

Load the Auxiliary OVERLAY WAT with the following data.

ADDRESS	AUX_OL_WAT
All	CK/OT = 10 OL = 1

With the MAIN frame buffer wired to the WID inputs the WAT tables will select the 4 bpp AUX-B frame buffer if the MAIN frame buffer pixel is equal to YY. The normal chroma key action will now select the 24 bit AUX-A frame buffer if the value of the MAIN frame buffer pixel is equal to XX. If neither of these values occurs the MAIN frame buffer will be displayed since the OVERLAY WAT is defaulted to buffer A for all pixel values other than XX or YY.

DOCUMENT REVISIONS

IBM Microelectronics

Appendix b. DOCUMENT REVISIONS

REV 1.1

ARCHITECTURE Changes

Display Timing Generator

Removed all information relating to Master/Slave chip operation

REGISTER SUMMARIES Changes

X'0002 Configuration Register 2 (CONF/2)

Renamed bit 3 to CLC (Cursor Location Control)

X'0003 Configuration Register 3 (CONF/3)

Corrected MISR bit definition

X'0020 Display Timing Generator (DTG) Control Register

Renamed to SYNC Control Register. Reserved bits 2, 4 and 6.

Removed references to DTG Master Mode.

X'0021 PLL/VCO Divider Register

Included PLL programming equations in standard form. Redefined register bits in terms of programming equations.

X'0022 PLL Reference Register

Redefined register bits in terms of programming equations.

X'0023 AUX_SERIAL_CLOCK Control Register

Deleted.

X'0034-0039 Cursor Location Registers

Split into two groups of registers. First group is the cursor hot spot location registers at X'0034-0035, the second group is the Cursor Location Registers at X'0036-0039.

X'0070-0081 Horizontal/Vertical Registers

The Display Registers have been removed from the document.

X'0082 DTG Timing Reference Register

Renamed to Divided DOT Clock Control Register and bits 0 through 3 are reserved.

SIGNAL PINS Changes

LOAD CLOCK

Removed references to DTG Master and DTG Slave mode.

CSYNC/VSYNC

Removed references to DTG Master and DTG Slave mode. Renamed signal to *CSYNC* Redefined as an input only.

TIMEREF

Removed references to DTG Master and DTG Slave mode. Redefined as an input only. Renamed to CBLANKIN for documentation consistency.

CBLANK

Renamed to **CBLANKOUT** for documentation consistency.

SERIAL_CLOCK

IBM

DOCUMENT REVISIONS

IBM Microelectronics

Removed references to DTG Master and DTG Slave mode.

FIELD

Removed references to DTG Master mode. Redefined as an input only.

AVDD

Renamed as the DAC power supply.

P3 PLL

Renamed as the PLL power supply.

AGNE

Renamed as the DAC ground.

PO_PLL

Renamed as the PLL ground.

External Circuitry Changes

Signal Terminations on page 52

Removed pin 31 from table, it is always an input and must be used. Added pin 198 (FIELD) to table, terminate if unused.

Component Values on page 53 Clarified R8 selection criteria.

Performance Characteristics Changes

AC Characteristics

Removed Figure 9 (SERIAL_CLK and CBLANK output timings). Corrected Figure 10 (now Figure 8) to show CBLANKIN replacing TIMEREF. Added parameter 25 to diagram. Changed reference to DTG Timing Reference Register to Divided DOT Clock Control Register. Added parameter 25 to VIDEO Mode Timings, changed parameter 29 to be **DDOTCLK to CBLANKOUT**, changed min and max values for parameters 27 and 29.

DAC Output Levels

Corrected RREF value in Figure 12 (now Figure 10)

PIN List

renamed pin 51 to $\overline{\text{CBLANKOUT}}$ (no function change) renamed pin 226 to $\overline{\text{CBLANKIN}}$ (no function change)

New Section Added

Appendix a added.

Application Notes section added.

Appendix b added.

Document Revisions section added.

REV 1.2

ARCHITECTURE Changes

Frame Buffer Interface

Renamed "8:1 Extended" to "8:1 Basic." Corrected Max-WID bits for 8:1 mode.

Cross-Hair/Cursor Lock

Removed references to color-LUT



DOCUMENT REVISIONS

IBM Microelectronics

Cross-Hair Window Clipping

Clarified the window-clipping operation.

Overlay/Underlay Pixel Data

Removed redundant sections.

Overlay Transparency

Moved to Display-Priority section.

DTG Signal Summary

Clarified the description.

REGISTER SUMMARIES Changes

X'0002 Configuration Register 2 (CONF/2)

Corrected CLC bit description to include SERIAL_CLK control.

Corrected the PLL reference frequency specification.

X'0003 Configuration Register 3 (CONF/3)

Removed reference to AUX_SERIAL_CLK_CONTROL register.

Added reference to CLC bit (CONF/2).

X'0020 SYNC Control Register

Clarified the interaction between HOE and SOG bits.

X'0031 Cross-Hair Control Register

Renamed "window coordinate" to "window".

Moved the section to before X'0032 section.

X'0032-33 Cursor Blink Registers

Rate and duty defined in number of VSYNC pulses, as opposed to VSYNC - 1.

X'0050-56 VRAM Bit Mask Register

Clarified the register's operation.

X'005F DAC Control Register

Removed the requirement that DAC shunt is only for test.

X'0065 MISR Status Register

Removed reference to blanking the DAC.

X'2000-23FF Cursor Pixel Map

Removed redundant sections.

SIGNAL PINS Changes

AUX_SERIAL_CLK

Removed references to being controlled by **AUX_SERIAL_CLK Control Register** which has been removed from document.

PIX, HSYNC, RI, DI1, DI2, REFCLK

Removed references to $10K\Omega$ resistors.

CSYNC

Renamed CSYNC to CSYNC. Not a functional change.

External Components Changes

Signal Terminations

Removed references to $10K\Omega$ resistors.



DOCUMENT REVISIONS

IBM Microelectronics

Removed references to HSYNC, SERIAL_CLK and AUX_SERIAL_CLK outputs.

Performance Characteristics Changes

AC Characteristics

Updated setup time for R/W, C0 and C1 (symbol #1.) Updated data-valid / tri-state timings (parameters #5 and #6)

DC Characteristics

Updated DAC output characteristics.

Recommended Operating Conditions

Updated power supply, supply current and temperature information.

Absolute Maximum Ratings

Specified maximum case temperature. Clarified signal-pin voltage description.

Power and Cooling

Removed the figure.

New Section Added Changes

Errata section added

WAT access through Microprocessor Interface Palette Read-Back

REV 1.21

PERFORMANCE CHARACTERISTICS Changes

AC Characteristics

Added timing specification for 220MHz version.

February 21, 1996

DOCUMENT NUMBERING Changes

Changed document number from IOG561DSU to SC22-9866.

Changed revision numbering to conform with style of other RGB Palette DACs. The revision numbering (Rev 1.2, Rev 1.21) is no longer used. Informally, the revision will be known by its date (e.g., this revision is dated February 21, 1996). Formally, a suffix on the document number indicates the revision level. This document and revision number is SC22-9866-01.

ERRATA

Appendix c. ERRATA

WAT Access through Microprocessor Interface (MPI)

RGB561's WATs have a power-reduction feature which automatically engages whenever the WID inputs into the WATs are constant. An access to the WATs through the MPI is not interpreted as a change in WID input and the WAT may remain in the power-reduction state until the next change in WID input or until the next vertical blanking period. In this state, the output of the WAT may have an erroneous value until the next change in WID input or until the next vertical blanking period. When this occurs, the screen may appear to temporarily display disturbed colors and data until a new WID input value is encountered or, in the worst case, for up to the remainder of the frame time. Once a new WID input value is encountered or or the frame ends, any disturbance effect is immediately corrected.

One of the following methods is recommended for WAT accesses during active frame display time in order to prevent the possibility of any undesirable front-of-screen effects.

• Temporarily disable the WAT power-reduction feature when WAT updates are applied. (Set register location X'005E to 02 for the duration of WAT access; perform WAT accesses in the sequence shown below.)

```
Set register location X'005E to 02 before WAT access. Perform WAT accesses Set register location X'005E to 00 after WAT access.
```

Permanently disable the WAT power-reduction feature. (Set register location X'005E to 02 at power-on time.)

```
WATs can be accessed anytime, but power consumption increases by approximately 5%.
```

· Perform WAT accesses only during vertical blanking.

Palette Read-Back

The palette read-back fails at lower pixel clock frequency than originally expected. We have confirmed the symptom, and have identified the cause to be a timing limitation in the chip's read-back port when accessing RAMs during active scan line. Accesses to the RAMs for writes and for display purposes are not affected by this timing limit in any way.

The data read back during active scan line may not reflect the actual data content of the RAMs, as the display data immediately following the read operation may possibly leak into the read-back port. The data content of the RAMs are not corrupted, thus can be read back correctly during blanking or anytime with lowered pixel clock frequency.

The RAMs affected include palettes, gamma-LUTs, cursor-map, cursor-palette and WATs. The effect is most prominent for the red and green palettes, and the other RAMs will display the same symptom at higher frequency.

Currently known workarounds are to perform read-backs only during blanking, and for diagnostics, either to rely on MISR signature analysis or to lower the pixel clock frequency during the diagnostics.

Normal display operation of the chip, which does not read-back from the RAMs, is not affected.



© IBM Corporation 1994, 1995, 1996

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility of liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons.

NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE OFFERED IN THIS DOCUMENT.

SC22-9866-01