



FEATURES

■ 64-bit graphics engine with integrated 3D game acceleration

- Perspective textures mapping
- FilterJet™ fast bilinear filtering
- Lit, copy, decal, and blend textures
- Palettized textures (compressed textures)
- Mono rasterization (single-pass lighting)
- Stipple transparency
- Rendering of points, lines, and triangles
- 16-bit Z-buffer
- Gouraud shading
- Alpha blending, fog, and transparency
- Display list processing for maximum performance
- Texture mirroring and clamping
- 3D-clipping support
- Texture composition
- Full RGB specular lighting

■ High-performance 64-bit GUI accelerator

- Hardware clipping
- Three-operand BitBLT (bit boundary block transfer)
- Color expansion for 8-, 16-, 24-, and 32-bpp modes
- Stretch BitBLT

■ AGP 1.0/PCI v2.1-compliant 66-MHz bus master

- DMA maximizes system performance
- Host-rendered/cached texture maps

■ TV output

Digital output to support next generation of TV encoders

■ Integrated VGA controller

(cont.)

High-Performance 3D AGP Graphics Accelerator


OVERVIEW

The CL-GD5465 is the third generation of the Laguna™ family of Rambus®-based 2D/3D graphics accelerators. The CL-GD5465 supports Intel® AGP (accelerated graphics port) and Microsoft® Direct3D™, enabling arcade-level 3D game play on desktop computers. In addition to superior 3D capabilities, the CL-GD5465 also offers a high level of 2D performance and video quality.

Based on TextureJet™ technology, the CL-GD5465 offers highly efficient hardware texture-map management. An AGP interface further enhances the texture management by providing high bandwidth between the system memory and the graphics subsystem. The CL-GD5465 is designed to optimize Microsoft Direct3D performance. This device is also compatible with other 3D game APIs on the market.

The CL-GD5465 integrates a 3D engine, a 2D engine, a 24-bpp palette RAMDAC, clock

(cont.)



Version 2.0 May 1997



FEATURES (cont.)

■ Video playback acceleration

- Single-pass X, Y interpolated scaling
- Hardware occlusion for three video windows
- YUV-to-RGB conversion
- Color and chroma key
- Single overlay window

■ Rambus[®] memory architecture

- Concurrent and low-latency devices supported
- Single memory for color-buffer, video, Z-buffer, and texture store
- 600 Mbytes/sec.

■ MPEG-2/DVD acceleration

- DMA bursting
- Support for planar YUV 4:2:0 frees CPU of conversion burden
- Advanced hardware de-interlacing

■ V-Port[™] for peripheral expansion

- MPEG-2 decoder
- TV tuner
- Teleconferencing

■ Integrated 230-MHz palette DAC and clock synthesizer

- Supports resolutions up to 1600×1200 at 85 Hz
- True-color operation up to 1024×768
- Hardware cursor
- Microsoft® PC 97 and NEC 98—compliant architecture

OVERVIEW (cont.)

generators, a V-Port™ bus, and digital TV-out circuits in a standard 208-pin HQFP package. The RAM-DAC can operate at 230 MHz, allowing 1600 × 1200 resolution at 85-Hz refresh. The 3D engine features single-pass rendering capability, CPU-independent local display list processing, CPU-independent multi-buffer support, and OpenGL™ support. The 2D engine is based on previous Laguna family members and offers performance and feature enhancements.

The V-Port, GPIO, and I²C bus interfaces provide a glueless connection to external devices to play back disk-based video files (including MPEG-2) and to provide TV-in-a-window, closed captioned, Intercast™, and video conferencing.

The CL-GD5465 is a single-channel device with bandwidth of 600 Mbytes per second. While maintaining the same pin layout, future Laguna family members will use two Rambus channels to increase the bandwidth to 1.3 Gbytes per second.

APPLICATIONS SUPPORT

- Technical reference manuals and design kit complete data book, electrical specifications, register set definitions, pin descriptions, reference designs, and applications information.
- BIOS and driver release kits contains user guides, PDR (problem description report) forms, source code license agreement, and quality assurance procedures.
- PCI board evaluation kit adapter card including CL-GD5465, on-board BIOS, and 2-Mbyte RDRAM shipped with complete design package (schematics, Gerber® files) and software drivers.

■ Electronic information services

- ftp: ftp.cirrus.com
- World Wide Web: http://www.cirrus.com/
- BBS: (510) 440-9080
- Fax-on-demand: (510) 249-4200

LOCALIZATION

- Simplified Chinese
- Traditional Chinese
- Czech
- Danish
- Dutch
- Finnish
- French
- German■ Hungarian
- Italian
- Japanese

- Korean
- Norwegian
- Polish
- Brazilian Portuguese
- Portuguese
- **■** Russian
- Latin AmericanSpanish
- Spanish
- Swedish
- Thai

D1-2 FEATURES/OVERVIEW PRELIMINARY DATA BOOK v2.0 May 1997



SOFTWARE DRIVERS SUPPORT

Cirrus Logic provides an extensive and expanding range of software drivers to enhance the resolution and performance of many software packages. The following table lists the Cirrus Logic software drivers for the CL-GD5465.

Software Drivers	Resolution Supported	No. of Colors
Microsoft® Windows®,	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024, 1600 × 1200	256 (8 bit)
Microsoft® DCI Provider (display control interface),	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024	65,536 (16 bit)
Microsoft [®] Windows [®] 95, Microsoft [®] DirectDraw™,	640 × 480, 800 × 600, 1024 × 768	16.8 million (24 bit)
Microsoft® Direct3D™	640 × 480, 800 × 600, 1024 × 768	16.8 million (32 bit)
	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024, 1600 × 1200	256 (8 bit)
Microsoft® Windows NT™	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024	65,536 (16 bit)
Wilcrosoft® Williams IN I III	640 × 480, 800 × 600, 1024 × 768	16.8 million (24 bit)
	640 × 480, 800 × 600, 1024 × 768	16.8 million (32 bit)
AutoCAD®,	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024, 1600 × 1200	256 (8 bit)
AutoShade® with Renderman™,	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024	65,536 (16 bit)
3D Studio™, MicroStation®	640 × 480, 800 × 600, 1024 × 768	16.8 million (24 bit)
OC/0® - 2 W	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024	256 (8 bit)
OS/2 [®] v3.x, Warp	640 × 480, 800 × 600, 1024 × 768	65,536 (16 bit)
VPM™ (video port manager)	Resolution-independent	_
Apple™ PowerMAC®	640 × 480, 800 × 600, 1024 × 768, 1280 × 1024	16.8 million

BIOS SUPPORT

- Fully IBM® VGA-compatible BIOS
- VBE (VESA® BIOS Extension) v2.0 support
- AGP/PCI support
- DPMS (display power management signaling) and DDC2B support in ROM
- Plug-and-play support

UTILITIES

- Manufacturing test
- Video-mode configuration utility: CLMODE
- Configured OEM system integration: OEMSI
- Resolution switching utility: WINMODE
- RAMBIOS utility
- Screen centering utility
- Register editor and viewer



TABLE OF CONTENTS


1.	PIN INFORMATION	D1-5	3.2.6	V-Port™	D1-23
1.1	Pin Diagram — PCI/AGP Bus		3.2.7	RAMDAC	D1-23
1.2	Pin Summary		3.2.8	Video Pipeline	D1-23
1.2.1	Host Interface Pins	D1-6	3.2.9	Programmable Frequency Synthesize	r D1-23
1.2.2	ROM/VMI Interface	D1-7	3.2.10	O CRT Controller	D1-23
1.2.3	Rambus® Pins	D1-8	3.2.1	1 I ² C Ports	D1-23
1.2.4	Monitor Pins	D1-9	3.2.12	2 VMI v1.4	D1-23
1.2.5	TV Output Pins	D1-10	3.3	Functional Operation	D1-23
1.2.6	Boundary Scan Pins	D1-10	3.3.1	2D Graphics Engine	D1-23
1.2.7	Clock Pins	D1-11	3.3.2	3D Graphics	D1-24
1.2.8	Power and Ground Pins	D1-11	3.3.3	Display Refresh	D1-24
2.	DETAILED PIN		3.3.4	Playback and Capture by the V-Port™	D1-24
-	DESCRIPTIONS	D1-12	3.3.5	Playback by the Host Bus	D1-24
2.1	PCI/AGP Pins		3.3.6	I ² C (DDC/External Device Control)	D1-24
2.2	ROM/VMI Pins		3.3.7	BIOS Read	
2.3	Rambus® Pins		3.4	Performance Notes	
2.3.1	Rambus® Channel A		3.5	Compatibility	
2.3.2	Rambus® Channel B	D1-17	3.6	Board Testability	D1-25
2.4	Monitor Pins		4.	CONFIGURATION TABLES	D1-26
2.5	TV Output Pins	D1-18	4.1	Video Modes	D1-26
2.6	Boundary Scan Pins	D1-19	4.2	Power-Up Configuration	D1-30
2.7	Clock Pins		5.	VGA REGISTER I/O MAP	D1-33
2.8	Power and Ground Pins	D1-19			
3.	FUNCTIONAL DESCRIPTION	D1-21	6.	ELECTRICATIONS	D1 24
3.1	General	D1-21	0.4	SPECIFICATIONS	
3.2	Functional Blocks	D1-22	6.1 6.2	Absolute Maximum Ratings	
3.2.1	Host Interface	D1-22	6.3	DC Specifications	
3.2.2	2D Graphics Engine	D1-22	6.4	List of Timings	
3.2.3	3D Graphics Engine	D1-22			
3.2.4	Memory Controller (Rambus®)	D1-22	7.	PACKAGE SPECIFICATIONS	ປາ-4 <i>/</i>
325	VGA Core	D1-22	Ω	ORDERING INFORMATION	D1_//2



1. PIN INFORMATION

The CL-GD5465 is available in a 208-pin high-performance quad-flat pack device for the PCI/AGP bus interface.

1.1 Pin Diagram — PCI/AGP Bus





1.2 Pin Summary

The following tables list each CL-GD5465 pin by name, functional pin type, and number(s). Functional pin types are abbreviated as follows:

Туре	Abbreviation
Input	I
Output	0
Input/output	I/O
Tristate output	TS
Power	PWR

Туре	Abbreviation
Ground	GND
Open collector	ОС
·_,	Indicates ascending pin numbers
	Indicates descending pin numbers
'#'	Indicates active-low

1.2.1 Host Interface Pins

Table 1-1. Host Interface — PCI Bus

Name	Туре	Pull-up	I _{OH} (mA)	I _{OL} (mA)	Load (pF)	Pin Number(s)
RST#	I	-	-	-	-	201
CLK	I	-	-	-	-	202
GNT#	I	-	-	-	-	204
PAR	0	-	-2	8	50	43
REQ#	0	-	-	-	-	203
INTA#	TS	-	-2	8	50	200
FRAME#	I/O	-	-2	8	50	35
IRDY#	I/O	-	-2	8	50	36
TRDY#	I/O	-	-2	8	50	38
DEVSEL#	I/O	-	-2	8	50	40
STOP#	I/O	-	-2	8	50	41
AD[31:0]	I/O	-	-2	8	50	13–14, 16–21, 24, 26–27, 29–33, 45–52, 56–57, 59–64
CBE[3:0]#	I/O	-	-2	8	50	23, 34, 44, 54
ADSTB1 (IDSEL)	I/O	-	-2	8	50	22
ADSTB0	I/O	-	-2	8	50	53
LOCK#	0	-	-2	8	50	37
ST[2:0]#	I	_	_	_	_	1, 207, 206
RBF#	0	-	-2	8	50	2
SBA[7:0]	0	_	-2	8	50	3–6, 8–11
PIPE#	I/O	_	-2	8	50	7

D1-6 PIN INFORMATION PRELIMINARY DATA BOOK v2.0 May 1997



1.2.2 ROM/VMI Interface

These pins are used for the BIOS ROM interface, as a connection to a VMI v1.4 peripheral, or as the interface to the VGA feature connector.

Table 1-2. ROM/VMI Interface

ROM	∨мі	Feature Connector	Test Output	Туре	Pull- up	I _{OH}	I _{OL}	Load (pF)	Pin Number(s)
EVIDEO#	VACTIVE	EVIDEO#	-	ı	-	_	_	-	138
ESYNC#	_	ESYNC#	_	I/O	_	-4	8	50	136
EDCLK#	VREF	EDCLK#	_	ı	-	_	_	-	135
SCL2	I2CCLK	-	-	1/0	-	-	8	-	133
DCLK	PIXCLK	DCLK	_	1/0	_	-4	8	50	132
BLANK#	HREF	BLANK#	_	1/0	_	-4	8	50	131
HSYNCa	_	HSYNC	_	I/O	_	-4	8	50	130
VSYNC	_	VSYNC	_	I/O	_	-4	8	50	129
RA15	I2CDAT	_	_	I/O	_	_	8	50	128
RA14	VID0	P0	T24	I/O	_	-4	8	50	127
RA13	VID1	P1	T25	I/O	_	-4	8	50	125
RA12	VID2	P2	T26	I/O	_	-4	8	50	124
RA11	VID3	P3	T27	I/O	_	-4	8	50	123
RA10	VID4	P4	T28	I/O	_	-4	8	50	122
RA9	VID5	P5	T29	I/O	_	-4	8	50	120
RA8	VID6	P6	T30	I/O	_	-4	8	50	119
RA7	VID7	P7	T31	I/O	_	-4	8	50	118
RA6	DS# or RD#	_	Т8	I/O	_	-4	8	50	117
RA5	R/W# or WR#	_	Т9	I/O	_	-4	8	50	116
RA4	DTACK# or READY	-	T10	I/O	-	-4	8	50	115
RA3	HA3	-	T11	I/O	-	-4	8	50	114
RA2	HA2	-	T12	1/0	_	-4	8	50	113
RA1	HA1	_	T13	I/O	_	-4	8	50	112
RA0	HA0	_	T14	I/O	_	-4	8	50	111
PCS#	CS#	_	T15	I/O	_	-4	8	50	110
RD7	HD7	_	T7	I/O	_	-4	8	50	109
RD6	HD6	_	T6	I/O	_	-4	8	50	107
RD5	HD5	_	T5	I/O	_	-4	8	50	106



Table 1-2. ROM/VMI Interface (cont.)

ROM	VMI	Feature Connector	Test Output	Туре	Pull- up	Іон	l _{OL}	Load (pF)	Pin Number(s)
RD4	HD4	_	T4	I/O	_	-4	8	50	104
RD3	HD3	_	Т3	I/O	_	-4	8	50	103
RD2	HD2	_	T2	I/O	_	-4	8	50	102
RD1	HD1	_	T1	I/O	_	-4	8	50	101
RD0	HD0	_	T0	I/O	_	-4	8	50	100
ROMCS#	_	_	_	I/O	_	-4	8	50	75

a HSYNC and VSYNC are also listed in Table 1-5.

1.2.3 Rambus® Pins

The CL-GD5465 has only one Rambus Channel — Rambus Channel A. Rambus Channel B pins are reserved for future Laguna family members, and are not implemented on the CL-GD5465. The Rambus Channel pins, including SOUT, are not 5-V tolerant. See Section 6.2 on page 35 for restrictions.

Table 1-3. Rambus® Channel A Pins

Name	Туре	Pin Number(s)
RAD[8:0]	I/O	98, 96, 92, 90, 82, 78, 76, 74, 72
RARCLK	0	88
RATCLK	I	86
RACTE1	0	70
RACTE0	0	69
RAC	I/O	80
RAE	0	94
RAVREF	ı	84
CCTL	I	99

D1-8 PIN INFORMATION PRELIMINARY DATA BOOK v2.0 May 1997



Rambus Channel B pins are not implemented on the CL-GD5465 (except SOUT, pin 174), but are reserved for future Laguna family members.

Table 1-4. Rambus® Channel B Pins

Name	Туре	Pin Number(s)
RBD[8:0]	I/O	197, 195, 191, 189, 181, 177, 175, 173, 171
RBRCLK	0	187
RBTCLK	ı	185
RBCTE1	0	169
RBCTE0	0	168
RBC	I/O	179
RBE	0	193
RBVREF	ı	183
SOUT	I/O	174 (not 5-V tolerant, see Section 6.2)

1.2.4 Monitor Pins

The following pins connect to the DB15 monitor connector. The two control pins for the DACs are included.

Table 1-5. Monitor Pins

Name	Туре	Pull-up ^a	I _{OH} (mA)	I _{OL} (mA)	Load (pF)	Pin Number(s)
RED	0	-				163
GREEN	0	-		Analog out	out	164
BLUE	0	_			165	
RSET	I	_	_	_	_	159
IREF	I	_	_	_	_	160
HSYNCa	I/O	250K	-4	8	50	130
VSYNC	I/O	250K	-4	8	50	129
SDA	I/O	-	-	8	50	144
SCL	I/O	_	_	8	50	143

^a HSYNC and VSYNC are also listed in Table 1-2.



1.2.5 TV Output Pins

These pins interface to the CL-GD1052/GD1053 TV encoder. A strapping option allows EV[7:0] to be redefined as P[7:0]. This option precludes their use as TV outputs.

Table 1-6. TV Output Pins

Name	Pixel Bus	Test Output	Туре	Pull-up ^a	I _{OH} (mA)	I _{OL} (mA)	Load (pF)	Pin Number(s)
EVCLK	-	_	0	-	-4	8	50	145
EV7	P7	T23	I/O	_	-4	8	50	146
EV6	P6	T22	I/O	-	-4	8	50	147
EV5	P5	T21	I/O	-	-4	8	50	148
EV4	P4	T20	I/O	-	-4	8	50	150
EV3	P3	T19	I/O	-	-4	8	50	151
EV2	P2	T18	I/O	-	-4	8	50	153
EV1	P1	T17	I/O	_	-4	8	50	154
EV0	P0	T16	I/O	-	-4	8	50	155
EVSYNC	-	_	l	_	_	_	_	156

1.2.6 Boundary Scan Pins

The boundary scan (IEEE 1149.1) is not implemented on the CL-GD5465. These pins should be 'no connects'.

Table 1-7. Boundary Scan Pins

Name	Туре	Pull-up	I _{OH} (mA)	I _{OL} (mA)	Load (pF)	Pin Number(s)
TDI	I	_	_	-	-	139
TMS	ı	_	-	_	_	140
TCLK	I	_	_	_	_	141
TDO	0	_	-4	8	50	142

D1-10 PIN INFORMATION PRELIMINARY DATA BOOK v2.0 May 1997



1.2.7 Clock Pins

Table 1-8. Clock Pins

Name	Туре	Pull-up	I _{OH} (mA)	I _{OL} (mA)	Load (pF)	Pin Number(s)
XTAL0 (RCLK)	I	_	_	_	-	66
XTAL1	0	_	_	_	_	67

1.2.8 Power and Ground Pins

Table 1-9. Power and Ground Pins

Name	Туре	Pin Number(s)
VDD[6:1]	Digital power (core logic)	198, 152, 137, 126, 108, 58
VDDQ[5, 3:1]	Digital power (AGP I/O)	208, 42, 28, 15
RAVDD[3:1]	Digital power (Rambus Channel A interface cell)	93, 85, 79
RAAVDD	Analog power (Rambus Channel A interface cell)	89
RBVDD[3:1]	Digital power (Rambus Channel B interface cell)	192, 184, 178
RBAVDD	Analog power (Rambus Channel B interface cell)	188
XVDD	Power (Reference oscillator and Rambus PLL)	71
PVDD	Power (VCLK PLL)	158
AVDD[2:1]	Power (DACs)	166, 162
GND[10:1]	Digital ground (core logic and I/O)	205, 199, 149, 134, 121, 105, 55, 39, 25, 12
RAGND[7:1]	Digital ground (Rambus Channel A interface cell)	97, 95, 91, 83, 81, 77, 73
RAAGND	Analog ground (Rambus Channel A interface cell)	87
RACGND	Ground (Rambus Channel A ClockToEnd drivers)	68
RBGND[7:1]	Digital ground (Rambus Channel B interface cell)	196, 194, 190, 182, 180, 176, 172
RBAGND	Analog ground (Rambus Channel B interface cell)	186
RBCGND	Ground (Rambus Channel B ClockToEnd drivers)	170
XGND	Ground (Reference oscillator and Rambus PLL)	65
PGND	Ground (VCLK PLL)	157
AGND[2:1]	Ground (DACs)	167, 161



DETAILED PIN DESCRIPTIONS

The following tables provide a detailed description of each CL-GD5465 pin by name and functional type. Functional pin types are abbreviated as follows:

Туре	Abbreviation
Input	I
Output	0
Input/output	I/O
Tristate output	TS
Power	PWR

Туре	Abbreviation
Ground	GND
Open collector	ОС
·'	Indicates ascending pin numbers
÷	Indicates descending pin numbers
'#'	Indicates active-low

2.1 PCI/AGP Pins

Table 2-1. Host Interface — PCI/AGP Bus

Name	Туре	Description
RST#	I	System Reset #: This active-low input initializes the CL-GD5465 to a known state. Configuration bits are loaded on the rising (trailing) edge of this signal. The Subsystem ID registers are loaded from the BIOS ROM after the trailing edge of this signal.
CLK	ı	PCI Bus Clock: This is the bus timing reference for the CL-GD5465. All synchronous PCI bus activity is referenced to the rising edge of this clock.
GNT#	ı	Bus Grant #: This active-low input indicates the arbiter has determined that the CL-GD5465 can become master of the PCI bus.
PAR	TS	Parity: This pin provides even parity across AD[31:0] and CBE[3:0]#. The CL-GD5465 asserts correct parity when it drives the bus. The CL-GD5465 does not check parity. Correct parity is asserted by the CL-GD5465 (as a target) in the data phase of reads. When the CL-GD5465 is a bus master, it provides correct parity in the address phase and for writes in the data phase.
LOCK#	0	LOCK #: This pin indicates an atomic operation that may require multiple transactions to complete.
REQ#	0	Bus Request #: This active-low output requests mastership of the PCI bus.
INTA#	TS	Interrupt Request #: This active-low output indicates that the CL-GD5465 has an interrupt pending. See register CR11 for a description of the controls for this pin. This pin is functionally an open-drain output driver. INTA# can be tied directly to ground if interrupts are not required. In this case, the CL-GD5465 does not claim an interrupt.
FRAME#	I/O	Cycle Frame #: This pin is driven by the current master to indicate the beginning and duration of an access. When the CL-GD5465 is a bus master, this output is a sustained tristate as defined in the PCI specification. FRAME# is asserted to indicate the beginning of a bus transaction. While FRAME# is asserted, data transfers continue. The transaction is in its final data phase when FRAME# is deasserted.
IRDY#	I/O	Initiator Ready #: This pin indicates the initiating agent's ability to complete the current data phase. When the CL-GD5465 is a bus master, this output is a sustained tristate as defined in the PCI specification. A data phase is completed on any clock cycles that IRDY# and TRDY# are both asserted.

D1-12 May 1997 PRELIMINARY DATA BOOK v2.0



 Table 2-1.
 Host Interface — PCI/AGP Bus (cont.)

Name	Туре	Description			
TRDY#	I/O	Target Ready #: This pin indicates the target agent's ability to complete the current data phase. This output is a sustained tristate as defined in the PCI specification. This pin is an input for palette snooping when the CL-GD5465 is a target. When the CL-GD5465 is a bus master, this pin is an input.			
DEVSEL#	I/O	Device Select #: This output is driven active-low when the CL-GD5465 has decoded its address as the target of the current access. This output is a sustained tristate as defined in the PCI specification. This pin is an input for palette snooping when the CL-GD5465 is a target. When the CL-GD5465 is a bus master, this pin is an input.			
STOP#	I/O	tion. This output is a sustained	Stop #: This active-low output indicates a request to the bus master to stop the current transaction. This output is a sustained tristate as defined in the PCI specification. This pin is an input for palette snooping when the CL-GD5465 is a target. When the CL-GD5465 is a bus master, this pin is an input.		
AD[31:0]	I/O	Address/Data: These multiplexed and bidirectional pins are used to transfer system address and data during any memory or I/O operation. During the first clock of a transaction, these pins contain a 32-bit physical byte address. During subsequent clocks, they contain data.			
CBE[3:0]#	I/O	Command/Byte Enable #: These multiplexed pins are used to transfer the bus command and the byte enables. During the address phase of the operation, CBE[3:0]# define the bus command (refer to Table 2-2). The CL-GD5465 responds as a target to the values listed in the following table. When the CL-GD5465 is a bus master, it generates memory read and memory write commands. During the data phase(s), these pins are used as byte enables. Table 2-2. Commands			
		CBE[3:0]#	Command Type		
		02h	I/O read		
		03h	I/O write		
		06h	Memory read		
		07h	Memory write		
		Ah	Configuration read		
		Bh	Configuration write		
ADSTB1 (IDSEL)	I	figuration strapping (RA[6:4]). In PCI modes, this input is a cl read and write cycles.	nip select in place of the upper 24	pin depends on the host bus con- 4 address bits during configuration 6] and CBE[3:2]#. This pin is not	



Table 2-1. Host Interface — PCI/AGP Bus (cont.)

Name	Туре	Description
ADSTB0 (M66EN)	I/O	AD Strobe: The definition of this pin depends on the host bus configuration strapping (RA[6:4]). In 133-MHz AGP mode, this input strobes data on pins AD[15:0] and CBE[1:0]#. This pin is not used for 66-MHz AGP mode. In 66-MHz PCI mode, this pin is an input. If this pin is '1' at the trailing edge of RESET, the system runs at 66 MHz and the CL-GD5465 selects the medium DEVSEL speed. If this pin is '0' at the trailing edge of RESET, the system is going to run at 33 MHz and the CL-GD5465 selects the fast DEVSEL speed. In 33-MHz PCI mode, this pin is an output and is driven low (even during RESET). This indicates to the PCI bus that this PCI device is not capable of 66-MHz operation; the fast DEVSEL speed is selected.
ST[2:0]#	I	Status #: In AGP mode, this bus provides information from the arbiter to a master on what the master can do. This bus has meaning to the master when its GNT# is asserted and must be otherwise ignored.
RBF#	0	Read Buffer Full #: When this output is low, it indicates that the CL-GD5465 is ready to receive previously requested low-priority read data. This pin is not used in PCI mode.
SBA[7:0]	0	Sideband Address: This pin is not used in AGP pipelined addressing or PCI modes.
PIPE# (SBSTB)	I/O	Pipelined Request #: The definition of this pin depends on the host bus configuration strapping (RA[6:4]). PIPE# is asserted with FRAME# for the PCI master cycles in AGP Stealth mode. This pin is not used in PCI modes.

2.2 ROM/VMI Pins

Table 2-3. ROM/VMI Pins

Name	Туре	Description
EVIDEO# (VACTIVE)	I	Enable Video #: If the CL-GD5465 is not configured for VMI, this pin controls the buffers on the feature connector pixel bus (either RA[14:7] or EV[7:0]). If the CL-GD5465 is configured for VMI, this input is VACTIVE. VACTIVE indicates that valid pixel data is being transmitted on the VID bus.
ESYNC#	I/O	Enable Sync and Blank #: If the CL-GD5465 is not configured for VMI, this pin controls the buffers of the feature connector HSYNC, VSYNC, and BLANK# pins. If the CL-GD5465 is configured for VMI, this pin is a general-purpose I/O.
EDCLK# (VREF)	I	Enable Dot Clock #: If the CL-GD5465 is not configured for VMI, this input is used to the control the buffer on DCLK. If the CL-GD5465 is configured for VMI, this is the VREF input.
DCLK (PIXCLK)	I/O	Dot Clock: If the CL-GD5465 is not configured for VMI, this is the feature connector DCLK pin. The buffer is controlled by EDCLK#. If the CL-GD5465 is configured for VMI, this is the PIXCLK input.
BLANK# (HREF)	I/O	BLANK #: If the CL-GD5465 is not configured for VMI, this is the feature connector BLANK# I/O. The buffer is controlled with ESYNC#. If the CL-GD5465 is configured for VMI, this is the HREF input.
HSYNC ^a	I/O	Horizontal Sync: This output supplies the horizontal synchronization signal to the monitor. The polarity of this output is programmable. This pin is put into high-impedance when ESYNC# is low.

D1-14 DETAILED PIN DESCRIPTIONS May 1997 PRELIMINARY DATA BOOK v2.0



 Table 2-3.
 ROM/VMI Pins (cont.)

Name	Туре	Description
VSYNC	I/O	Vertical Sync: This output supplies the vertical synchronization signal to the monitor. The polarity of this output is programmable. This pin is put into high-impedance when ESYNC# is low.
RA15	I/O	ROM Address 15: This pin supplies address bit 15 if the CL-GD5465 is configured for a 64K BIOS. This pin is also the data pin for the second I ² C interface. If a pull-down resistor is installed on RA15, the CL-GD5465 is configured for a 32K BIOS and this pin is only used for the second I ² C interface.
RA[14:7]	I/O	ROM Address [14:7]: These pins supply address bits 14 through 7. If the CL-GD5465 is configured for VMI mode, these pins are also the video input bus (VID[0–7]). If no pull-down resistor is installed on RA1, these pins are also used for the feature connector pixel bus (P[0–7]). If the CL-GD5465 is in Test mode, these pins are used for T[24–31].
RA6	I/O	ROM Address 6: This pin supplies address bit 6. If the CL-GD5465 is configured for VMI mode, this pin supplies DS# or RD#, according to the VMI mode. If the CL-GD5465 is in Test mode, this pin is used for T8.
RA5	I/O	ROM Address 5: This pin supplies address bit 5. If the CL-GD5465 is configured for VMI mode, this pin supplies R/W# or WR#, according to the VMI mode. If the CL-GD5465 is in Test mode, this pin is used for T9.
RA4	I/O	ROM Address 4: This pin supplies address bit 4. If the CL-GD5465 is configured for VMI mode, this pin is used for DTACK# or READY, according to the VMI mode. If the CL-GD5465 is in Test mode, this pin is used for T10.
RA[3:0]	I/O	ROM Address [3:0]: These pins supply address bits 13 through 0. If the CL-GD5465 is configured for VMI mode, these pins also supply the host address (HA[3:0]). If the CL-GD5465 is in Test mode, these pins are used for T[11–14].
PCS#	I/O	VMI Peripheral Chip Select #: If the CL-GD5465 is configured for VMI mode, this pin supplies the chip select. If the CL-GD5465 is in Test mode, this pin is used for T15.
RD[7:0]	I/O	ROM Data [7:0]: These pins are the ROM data bus. If the CL-GD5465 is configured for VMI mode, these pins are the host data bus (HD[7:0]). If the CL-GD5465 is in Test mode, these pins are used for T[7:0].
ROMCS#	I/O	ROM Chip Select #: This pin enables the ROM data onto the RD bus. If this pin is tied to low (it may be tied directly to ground) at RESET, the ROM is disabled.
SCL2	I/O	Serial Data Clock 2: This pin is used with RA15 to mechanize the second I ² C port. This is the clock pin; RA15 is the data pin.

^a HSYNC and VSYNC are also listed in Table 2-6.



2.3 Rambus® Pins

The CL-GD5465 has one Rambus channel — Rambus Channel A. The pins for a Rambus Channel B are allocated, but not used on the CL-GD5465.

The Rambus channels must be designed properly for acceptable results. The trace routing, width, and spacing are all very important. Refer to Appendix B1, "Layout Guidelines" for Rambus channel design information.

2.3.1 Rambus® Channel A

Table 2-4. Rambus® Channel A Pins

Name	Туре	Description
RAD[8:0]	I/O	Rambus A Data [8:0]: This is the bidirectional data bus for Rambus Channel A. These are low-swing signals as defined in the Rambus electrical specifications.
RARCLK	0	Rambus A Receive Clock: Data to the RDRAMs (request and write data packets) are aligned to this clock. This clock is used by the RDRAM to sample data it receives from the CL-GD5465.
RATCLK	I	Rambus A Transmit Clock: Data from the RDRAMs (read data and acknowledge packets) are aligned to this clock. This clock is transmitted by the RDRAM along with the data and used by the CL-GD5465 to sample the data from the RDRAM.
RACTE1	0	Rambus A ClockToEnd 1: This pin is driven by the CL-GD5465 to the end of the memory expansion module.
RACTE0	0	Rambus A ClockToEnd 0: This pin is driven by the CL-GD5465 to the end of the main Rambus channel.
RAC	I/O	Rambus A Control: This bidirectional pin is used to frame packets, transmit part of the Rambus operation code, and terminate transactions prematurely on Rambus Channel A. This is a lowswing signal as defined in the Rambus electrical specifications.
RAE	0	Rambus A Enable: This output resets or enables the RDRAMs for Rambus Channel A. This is a low-swing signal as defined in the Rambus electrical specifications.
RAVREF	I	Rambus A Voltage Reference: This is the logic threshold voltage for low-swing signals for Rambus Channel A.
CCTL	I/O	Rambus Current Control Program: This pin is used for the calibration of the RAC output current drivers for both channels. A resistor approximately the value of $1/2~R_{TERM}$ must be connected between this pin and V_{TERM} .

D1-16 DETAILED PIN DESCRIPTIONS PRELIMINARY DATA BOOK v2.0 May 1997



2.3.2 Rambus® Channel B

The Rambus Channel B pins are not implemented on the CL-GD5465 and are not internally connected to the pins (except SOUT, pin 174), but are reserved for future Laguna family members.

Table 2-5. Rambus® Channel B Pins

Name	Туре	Description
RBD[8:0]	I/O	Rambus B Data [8:0]: This is the bidirectional data bus for Rambus Channel B. These are low-swing signals as defined in the Rambus electrical specifications.
RBRCLK	0	Rambus B Receive Clock: Data to the RDRAMs (request and write data packets) are aligned to this clock. This clock is used by the RDRAM to sample data it receives from the CL-GD5465.
RBTCLK	I	Rambus B Transmit Clock: Data from the RDRAMs (read data and acknowledge packets) are aligned to this clock. This clock is transmitted by the RDRAM along with the data and used by the CL-GD5465 to sample the data from the RDRAM.
RBCTE1	0	Rambus B ClockToEnd 1: This pin is driven by the CL-GD5465 to the end of the memory expansion module.
RBCTE0	0	Rambus B ClockToEnd 0: This pin is driven by the CL-GD5465 to the end of the main Rambus channel.
RBC	I/O	Rambus B Control: This bidirectional pin is used to frame packets, transmit part of the Rambus operation code, and terminate transactions prematurely and Rambus Channel B. This is a low-swing signal as defined in the Rambus electrical specifications.
RBE	0	Rambus B Enable: This output is used to reset or enable the RDRAMs for Rambus Channel B. This is a low-swing signal as defined in the Rambus electrical specifications.
RBVREF	I	Rambus B Voltage Reference: This is the logic threshold voltage for low-swing signals for Rambus Channel B.
SOUT	0	Rambus Serial Output: This output initializes the RDRAMs in both Rambus channels. It is used in performing refresh when the RDRAMs are in Power Down mode (this feature is not implemented in the CL-GD5465). This pin is not 5-V tolerant, see Section 6.2 for additional information.



2.4 Monitor Pins

Table 2-6. Monitor Pins

Name	Туре	Description
RED	0	Analog Red Video: This analog output supplies current corresponding to the red value of the pixel being sent to the monitor. Each DAC output is typically terminated to monitor ground with a 75- Ω , 2-percent resistor. This resistor, in parallel with the 75- Ω resistor in the monitor, yields a 37.5- Ω impedance to ground.
GREEN	0	Analog Green Video: This analog output supplies current corresponding to the green value of the pixel being sent to the monitor. See the description of RED for information regarding the termination of this pin.
BLUE	0	Analog Blue Video: This analog output supplies current corresponding to the blue value of the pixel being sent to the monitor. See the description of RED for information regarding the termination of this pin.
RSET	I	DAC Current Set: A resistor from this pin to DACVSS sets the full-scale current output of the DACs. The value of this resistor is typically 135 Ω . The following equation is derived in Appendix B5, "Signature Generator".
		$RSET = \frac{2.52 \text{ V} \bullet \text{Load}}{\text{VFullScale}}$ Equation 2-1
IREF	I	DAC Current Reference: This pin is connected to a 0.1 - μF capacitor that is returned to AVDD. This capacitor stabilizes the internal DAC current reference.
HSYNC	I/O	Horizontal Sync: This output supplies the horizontal synchronization signal to the monitor. The polarity of this output is programmable. This pin is put into high-impedance when ESYNC# is low.
VSYNC	I/O	Vertical Sync: This output supplies the vertical synchronization signal to the monitor. The polarity of this output is programmable. This pin is put into high-impedance when ESYNC# is low.
SCL	I/O	Serial Clock: This is the clock pin of the first I ² C port.
SDA	I/O	Serial Data: This is the data pin of the first I ² C port.

2.5 TV Output Pins

Table 2-7. TV Output Pins

Name	Туре	Description
EVCLK	0	Encoder Video Clock: This output clocks the encoder video. This is a 2× clock.
EV[7:0]	I/O	Encoder Video: This bus supplies the video to the TV encoder. If a pull-down resistor is installed on RA1, these pins are redefined as the feature connector pixel bus. In this case, the CL-GD5465 cannot supply encoder video.
EVSYNC	I	Encoder Vertical Sync: This pin is the vertical sync from the TV encoder.

D1-18 DETAILED PIN DESCRIPTIONS May 1997 PRELIMINARY DATA BOOK v2.0



2.6 Boundary Scan Pins

Table 2-8. Boundary Scan Pins

Name	Туре	Description
TDI	I	Test Data In: This active-low input puts all pins into high-impedance without resetting the device.
TMS	I	Test Master Control: This active-low input enables Pin Scan mode.
TCLK	I	Test Clock: This is the IEEE 1149.1 test clock input.
TDO	0	Test Data Out: This is the IEEE 1149.1 test data output.

2.7 Clock Pins

Table 2-9. Clock Pins

Name	Туре	Description
XTAL0 (RCLK)	I	Reference Crystal Pin 0: This pin can be tied to one side of the 14.31818-MHz crystal if the on-chip oscillator is used. If an external reference is used, it is injected on this pin.
XTAL1	0	Reference Crystal Pin 1: This pin can be tied to one side of the 14.31818-MHz crystal if the on-chip oscillator is used. If an external reference is used, this pin must be a no-connect.

2.8 Power and Ground Pins

Table 2-10. Power and Ground Pins

Name	Туре	Description		
VDD[6:1]	PWR	Digital Power [6:1]: These six pins supply power to the digital core and I/O logic. Each pin must be connected to the 3.3-V power plane and bypassed to GND with a 0.1 - μ F capacitor placed as close to the pin as possible.		
VDDQ[5, 3:1]	PWR	Digital AGP Power [5, 3:1]: The AGP specification specifies that these pins must be isolated from the logic power supply on the board and the chip. Each pin must be connected to the isolated 3.3-V power plane and bypassed to GND with a 0.1 - μ F capacitor placed as close to the pin as possible.		
RAVDD[3:1]	PWR	Rambus A Digital Power [3:1]: These three pins supply power for the Rambus Channel A digital logic. Each pin must be bypassed to RAGND.		
RAAVDD	PWR	Rambus A Analog Power: This pin supplies analog power to Rambus Channel A. This pin must be bypassed to RAAGND with a $10^{-}\mu$ F capacitor in parallel with a $0.1^{-}\mu$ F capacitor.		
RBVDD[3:1]	PWR	Rambus B Digital Power [3:1]: These three pins supply power for the Rambus Channel B digital logic. Each pin must be bypassed to RBGND with a 10- μ F capacitor in parallel with a 0.1- μ F capacitor.		
RBAVDD	PWR	Rambus B Analog Power: This pin supplies analog power to Rambus Channel B. This pin must be bypassed to RBAGND with a 10-μF capacitor in parallel with a 0.1-μF capacitor.		



Table 2-10. Power and Ground Pins (cont.)

Name	Туре	Description
XVDD	PWR	Reference Oscillator Power: This pin supplies power to the reference oscillator and Rambus BCLK synthesizer (common to both channels). This pin must be bypassed to XGND.
PVDD	PWR	PCLK Synthesizer Power: This pin supplies power to the pixel clock synthesizer. This pin must be bypassed to PGND.
AVDD[2:1]	PWR	DAC Power [2:1]: These two pins supply power to the integrated DACs. Each pin must be connected to the 3.3-V power plane and bypassed to DACGND with a 0.1-μF capacitor placed as close to the pin as possible.
GND[10:1]	GND	Digital Ground [10:1]: These 10 pins supply ground reference to the digital core, AGP, and I/O logic. Each pin must be connected to the ground plane.
RAGND[7:1]	GND	Rambus A Digital Ground [7:1]: These seven pins supply ground reference to the Rambus Channel A digital logic.
RAAGND	GND	Rambus A Analog Ground: This pin supplies analog ground to Rambus Channel A.
RACGND	GND	Rambus A ClockToEnd Ground: This pin supplies ground to the Rambus Channel A RACTE drivers.
RBGND[7:1]	GND	Rambus B Digital Ground [7:1]: These seven pins supply ground reference to the Rambus Channel B digital logic.
RBAGND	GND	Rambus B Analog Ground: This pin supplies analog ground to Rambus Channel B.
RBCGND	GND	Rambus B ClockToEnd Ground: This pin supplies ground to the Rambus Channel A RACTE drivers.
XGND	GND	Reference Oscillator Ground: This pin supplies ground reference to the reference oscillator and Rambus BCLK synthesizer (common to both channels).
PGND	GND	PCLK Synthesizer Ground: This pin supplies ground reference to the pixel clock synthesizer.
AGND[2:1]	GND	DAC Ground [2:1]: These two pins supply ground reference to the integrated DACs. Each pin must be connected to the DAC on the ground plane.

D1-20 DETAILED PIN DESCRIPTIONS PRELIMINARY DATA BOOK v2.0 May 1997



3. FUNCTIONAL DESCRIPTION

3.1 General

The CL-GD5465 integrates all the necessary hardware for a flexible multimedia display system, including an integrated palette DAC, clock generators, Enhanced V-Port bus for easy expandability, glueless AGP/PCI host interface, glueless Rambus channels, and a 64-bit graphics engine featuring

standard GUI acceleration hardware (such as Bit-BLT, color expansion, 3D engine, and hardware cursor). The CL-GD5465 also offers advanced features such as stretch BitBLT and line acceleration, a general-purpose I/O port for expansion, front-end and back-end video playback scaling, and color-space conversion for video applications.

Figure 3-1 shows the CL-GD5465 connection to the host, monitor, and memory.




Figure 3-1. CL-GD5465 Block Diagram



The CL-GD5465 is a high-performance VisualMedia solution based on the latest Rambus technology. The CL-GD5465 uses one of two Rambus channels providing 500 to 600 Mbytes/second of memory bandwidth, displaying true-color images at up to 1024×768 resolution, and 256-color modes that can reach a maximum of 1600×1200 resolution.

3.2 Functional Blocks

The following sections describe the functional blocks that are integrated into the CL-GD5465.

3.2.1 Host Interface

The CL-GD5465 host interface offers AGP v1.0/PCI v2.1-compliant zero-wait-state burst write support up to 66 MHz, and meets single electrical load requirements by buffering the BIOS ROM and local peripheral bus. In addition, the CL-GD5465 supports AGP. The CL-GD5465 host interface implements byte-swapping on a word or dword basis for bi-endian support. There is no need for external glue logic because the CL-GD5465 host interface decodes all 32 bits of address space. It also incorporates an eight-level command/data buffer that improves host throughput by releasing the CPU as soon as the command or data is written into the buffer.

The CL-GD5465 performs as a bus master to fetch instructions and parameters for the 3D engine and allow texture, depth, and color data to be stored in system memory. Bus master accesses offer zerowait-state read burst and write burst support for efficient use of the AGP and PCI buses.

3.2.2 2D Graphics Engine

The 2D graphics engine in the CL-GD5465 is an advanced 64-bit, three operand engine that accelerates BitBLTs as well as line draws, polygon draw, and polygon fill. The 2D engine is a fast single-cycle 85-MHz engine, matching the 600 Mbytes/sec. Rambus data speed that provides 8 bits of data every 1.5 ns (64 bits of data every 12 ns). This provides more than twice the bandwidth of most other graphics engines that require 32 ns to process 64 bits of data.

There is also hardware support in the 2D engine for monochrome-to-color expansion in 8-, 16-, 24-, and 32-bpp modes. The CL-GD5465 2D engine performs video scaling with a stretch BitBLT feature that takes off-screen video or bit map data and scales it before placing it in on-screen memory. The data can be overlayed with video using color key or chroma key compares. This allows the on-screen memory to contain a homogeneous image. The CL-GD5465 supports YUV-to-RGB color-space conversion during the stretch.

The 2D engine incorporates a 25-entry command and data queue to further improve throughput by releasing both the host CPU and the CL-GD5465 host interface as soon as the command or data is recorded.

3.2.3 3D Graphics Engine

The 3D graphics engine incorporated in the CL-GD5465 can draw randomly oriented triangles with Gouraud shading, texture mapping, alpha blending, and Z-buffering. The CL-GD5465 has support for copy, DECAL, and blended 2D/3D and modulated textures as well as bilinear, bilinear mipmapped, and trilinear textures. The 3D graphics engine uses AGP/PCI bus mastering to fetch instructions and parameters from system memory to render scenes with a minimum of host intervention.

3.2.4 Memory Controller (Rambus®)

The unique CL-GD5465 memory controller is the gateway to the Rambus interface, offering up to 600 Mbytes per second bandwidth per channel. It efficiently allocates the memory bandwidth among the functions: CPU access, DRAM refresh, screen refresh, 2D/3D engine operations, and the Enhanced V-Port access. The CL-GD5465 memory controller is designed to manage a single Rambus channel; however, some future members of the Laguna family will take full advantage of both Rambus channels.

3.2.5 VGA Core

The CL-GD5465 VGA core is an independent unit that shares the memory bus and host interface with the other components of the CL-GD5465. It is enabled only during VGA modes and is totally com-

D1-22 FUNCTIONAL DESCRIPTION PRELIMINARY DATA BOOK v2.0 May 1997



patible with the IBM VGA standard, supporting video modes 0h through 13h. A strapping option disables the VGA core, allowing operation as a grayscale controller.

3.2.6 V-Port™

The CL-GD5465 writes realtime recorded video from a decoder to the frame buffer, typically for display in the video window. Video can be decimated vertically, horizontally, and temporally. When video is being captured, the capture and display buffers can be swapped automatically as each frame is captured. This prevents the display of partial frames with no host intervention.

The V-Port hardware interface uses the same pins as the VGA pass-through connector. It can be configured for either sense of HREF.

3.2.7 RAMDAC

The CL-GD5465 RAMDAC contains the LUT (lookup table) as well as the true color digital-to-analog converter. The CL-GD5465 RAMDAC supports 8-bpp LUT mode and Direct Data modes for 8-, 16-, and 24-bpp, along with Alpha channel support in 32-bpp modes. The color values in the LUT can be individually addressed, providing for gamma correction.

3.2.8 Video Pipeline

The CL-GD5465 features a programmable hardware window for the simultaneous display of graphics and video streams. The graphics and video formats can have different color spaces and even pixel sizes. The display of 8-bpp palettized graphics with YUV 4:2:2 video is a typical application.

The window can be independently zoomed in both dimensions up to $4\times$. Both horizontal and vertical zooming are always done with interpolation of 'in between' pixels.

Occlusion support allows the graphics and video streams to be mixed on a pixel-by-pixel basis. Color key matching of the graphics source or chroma key matching of the video source can be used to determine which pixels are replaced.

3.2.9 Programmable Frequency Synthesizer

There are two programmable frequency synthesizers integrated into the CL-GD5465. One synthesizer generates the Rambus clock (300-MHz nominal frequency), and the other synthesizer generates the video clock and CRT controller timing reference (up to 230 MHz). The CL-GD5465 includes an on-chip reference oscillator that requires only an inexpensive two-pin 14.31818-MHz crystal.

3.2.10 CRT Controller

The CL-GD5465 CRTC (CRT controller) handles all screen-refresh activity and generates monitor timing signals (HSYNC and VSYNC) and BLANK#. It coordinates the fetching of data from the display memory and delivering it to the DACs for screen refresh. The CRTC also controls the hardware cursor.

3.2.11 I2C Ports

The CL-GD5465 offers two I²C interfaces. One is connected to the monitor, supporting VESA[®] DDC levels 2B. The other is connected to VMI interface, to control a TV tuner or MPEG decoder.

3.2.12 VMI v1.4

The VMI (video module interface) v1.4 consists of the V-Port and an 8-bit general-purpose I/O port. The V-Port accepts video data from a TV or MPEG decoder and writes it into the frame buffer for subsequent display. The general-purpose I/O port translates the PCI bus into an 8-bit I/O bus that can be configured for either ISA-style or Motorola-style commands.

3.3 Functional Operation

The following sections discuss the seven major operations handled by the CL-GD5465.

3.3.1 2D Graphics Engine

The CL-GD5465 host accesses the registers within the 2D graphics engine to program the desired function. The host interface buffers the operation parameters in its command buffers, releasing the CPU to continue other tasks. To relieve traffic congestion on internal buses, a secondary buffer in the 2D engine also buffers commands and data. When the 2D



engine completes the current operation, the parameters are transferred to the registers from this secondary queue to start the next graphics operation.

3.3.2 3D Graphics

The host CPU constructs display lists containing 3D control and rendering instructions and stores them into host system memory. The CL-GD5465 then fetches the display lists from host system memory by becoming a AGP/PCI bus master and executing them to render the desired scene. The CL-GD5465 has a rich instruction set including rendering primitives such as DRAW_LINE and DRAW_POLYGON; flow-control instructions such as BRANCH, CALL, and RETURN; and animation-support instructions. The CL-GD5465 can provide status in the form of interrupts when it has reached a specified point in the display list.

3.3.3 Display Refresh

The CL-GD5465 CRTC controls and initiates display refresh cycles. The CRTC first fetches the data from the frame buffer by arbitrating for the memory bus. Once the access is granted, as much of a scanline that can fit is fetched and buffered in the display FIFO to be passed to the RAMDAC for display on the monitor. Programmed for a specific display mode, the rate and timing at which display refresh operations occur is controlled by the CRTC. A large display FIFO allows large Rambus transactions, reducing the overhead of memory data fetches and conflicts in the Rambus arbitrator.

3.3.4 Playback and Capture by the V-Port™

The CL-GD5465 has an 8-bit V-Port that allows the display of video overlay. The CL-GD5465 has a data path into the frame buffer, allowing for capture and scaling. Video capture is done by copying video data to an off-screen area. It can then be written to a hard disk. Video scaling is done by fetching the video data from off-screen memory, then scaling/color-space converting and writing the data into the on-screen portion of the frame buffer in actual display size. The CRTC can then fetch the video data to the DAC by the YUV-to-RGB convertor if necessary. Finally, the DAC converts the video data to the analog RGB for direct connection to the monitor.

In the CL-GD5465, video can also be processed as an overlay surface. In this case, the data can be stored off screen and fetched for scaling and color-space conversion, and overlayed onto the graphics data in a non-destructive way. This overlay window can use color keying or chroma keying to allow arbitrary occlusion on a pixel-by-pixel basis.

3.3.5 Playback by the Host Bus

Another alternative to playback video data is using the host bus on the CL-GD5465. To use this alternative, video data must be written to the off-screen frame buffer area. After the video data is in the off-screen portion of the frame buffer, it is used in exactly the same manner as data gathered by the V-Port bus.

3.3.6 I²C (DDC/External Device Control)

The I²C ports implemented in the CL-GD5465 are each made up of a generic data line and clock line connected to register bits. The data and clock are controlled by software changes to the register contents, which change the outputs. By using the correct software driver, each I²C port can be used to send or receive any single-bit data format. VESA DDC level 2B signalling is supported with the CL-GD5465 BIOS. To communicate to other devices, such as a multistandard decoder, special drivers can be written to work with the second I²C port.

3.3.7 BIOS Read

For compliance with the AGP/PCI single-load specification, the BIOS access must be buffered and accessed with address and data pins. The BIOS ROM is read once during the computer boot process and shadowed in system memory. Once this is complete, the general-purpose I/O port can be used.

3.4 Performance Notes

The CL-GD5465 is designed with the following performance-enhancing features:

 A 64-bit 2D graphics engine with three-operand BitBLT, color expansion for 8-, 16-, 24-, and 32bpp modes, stretch BitBLT, transparent BitBLT, and linedraw acceleration.

D1-24 FUNCTIONAL DESCRIPTION PRELIMINARY DATA BOOK v2.0 May 1997



- The CL-GD5464 contains a 3D graphics engine capable of rendering triangles with texture mapping, Gouraud shading, alpha blending, and Z-buffering.
- BitBLT operations stored in a frame buffer display list and triggerable on command or following any scanline of screen refresh.
- Video playback acceleration with bilinear interpolated scaling, three or more occluded video windows simultaneously, and YUV-to-RGB conversion. Frame-rate conversion is done automatically by CL-GD5465 hardware.
- Integrated 230-MHz palette DAC, clock synthesizer, and hardware cursor, supporting non-interlaced resolutions up to 1600 × 1200.
- Rambus[®] memory architecture allowing up to 600 Mbytes/second bandwidth and a frame buffer up to 8 Mbytes at increments of 1 Mbyte.
- 32-bit configurable host interface compliant with PCI v2.1 and AGP v1.0 standards.
- Memory-mapped registers, linear addressable frame buffer, bi-endian data format support, and 5- or 3.3-V host interface.
- VMI v1.4 support for multimedia expansion.
- VESA® DDC2B-compliant monitor signalling.
- Green PC support with VESA® DPMS and system power down.

3.5 Compatibility

The CL-GD5465 includes all registers and data paths required for VGA controllers, and supports extensions to VGA, including resolutions up to 1024 \times 768 \times 16.8 million colors non-interlaced. The CL-GD5465 displays true-color images at up to 1024 \times 768 resolution, and 256-color modes can reach a maximum of 1600 \times 1200 resolution.

3.6 Board Testability

The CL-GD5465 is testable, even when installed on a printed circuit board. By using the pin-scan testing, any IC signal pin not connected to the board or shorted to a neighboring pin or trace is detected. The signature generator allows the entire system, including the display memory, to be tested at operating speed.



CONFIGURATION TABLES

4.1 Video Modes

Table 4-1. Standard VGA Video Modes

Mode No.	VESA® No.	No. of Colors	Char. × Row	Char. × Cell	Screen Format	Display Mode	Pixel Freq. MHz	Horiz. Freq. kHz	Vert. Freq. Hz
0, 1	0, 1	16/256K	40×25	9×16	360 × 400	Text	14	31.5	70
2, 3	2, 3	16/256K	80 × 25	9×16	720 × 400	Text	28	31.5	70
4, 5	4, 5	4/256K	40 × 25	8×8	320 × 200	Graphics	12.5	31.5	70
6	6	2/256K	80 × 25	8×8	640 × 200	Graphics	25	31.5	70
7	7	Monochrome	80 × 25	9×16	720 × 400	Text	28	31.5	70
D	D	16/256K	40 × 25	8×8	320×200	Graphics	12.5	31.5	70
Е	E	16/256K	80 × 25	8×14	640×200	Graphics	25	31.5	70
F	F	Monochrome	80 × 25	8×14	640 × 350	Graphics	25	31.5	70
10	10	16/256K	80 × 25	8×14	640 × 350	Graphics	25	31.5	70
11	11	2/256K	80×30	8×16	640 × 480	Graphics	25	31.5	60
11†	11	2/256K	80×30	8×16	640 × 480	Graphics	31.5	37.5	75
12	12	16/256K	80×30	8×16	640 × 480	Graphics	25	31.5	60
12ª	12ª	16/256K	80×30	8×16	640 × 480	Graphics	31.5	37.5	75
13	13	256/256K	40×25	8×8	320 × 200	Graphics	12.5	31.5	70

^a Higher refresh modes available with generic fix-up TSR.

NOTE: An 8 × 14 font for the EGA modes can be provided with a DOS TSR (terminate and stay resident) program. If the TSR has not been loaded when the mode is set, the 8 × 16 font is used with the two bottom rows deleted. This causes truncation of characters with descenders, but does not restrict program operation. The TSR should be used for absolute compatibility with DOS applications that use the 8×14 font.

May 1997 D1-26 PRELIMINARY DATA BOOK v2.0



Table 4-2. Extended Video Modes

Mode No.	VESA® No.	No. of Colors	Char. × Row	Char. × Cell	Screen Format	Display Mode	Pixel Freq. MHz	Horiz. Freq. kHz	Vert. Freq. Hz
5E	100	256/256K	80×25	8×16	640 × 400	Graphics	25	31.5	70
7 A	-	64K	-	-	640 × 400	Graphics	25	31.5	70
5F	101	256/256K	80×30	8×16	640 × 480	Graphics	25	31.5	60
5F	101	256/256K	80×30	8×16	640 × 480	Graphics	31.5	37.9	72
5F	101	256/256K	80×30	8×16	640 × 480	Graphics	31.5	37.5	75
5F	101	256/256K	80×30	8×16	640 × 480	Graphics	36.0	43.3	85
64	111	64K	_	_	640 × 480	Graphics	25	31.5	60
64	111	64K	_	_	640 × 480	Graphics	31.5	37.9	72
64	111	64K	_	_	640 × 480	Graphics	31.5	37.5	75
64	111	64K	_	_	640 × 480	Graphics	36.0	43.3	85
71	112	16M	_	_	640 × 480	Graphics	25	31.5	60
71	112	16M	_	_	640 × 480	Graphics	31.5	37.9	72
71	112	16M	_	_	640 × 480	Graphics	31.5	37.5	75
71	112	16M	_	_	640 × 480	Graphics	36.0	43.3	85
76#	_	16M+A	_	_	640 × 480	Graphics	25	31.5	60
76#	_	16M+A	_	_	640 × 480	Graphics	31.5	37.9	72
76#	-	16M+A	_	_	640 × 480	Graphics	31.5	37.5	75
76#	-	16M+A	-	-	640 × 480	Graphics	36.0	43.3	85
58, 6A	102	16/256K	100 × 37	8×16	800 × 600	Graphics	36	35.2	56
58, 6A	102	16/256K	100 × 37	8×16	800×600	Graphics	40	37.8	60
58, 6A	102	16/256K	100 × 37	8×16	800×600	Graphics	50	48.1	72
58, 6A	102	16/256K	100 × 37	8×16	800×600	Graphics	49.5	46.9	75
58, 6A	102	16/256K	100 × 37	8×16	800×600	Graphics	56.25	53.7	85.1
5C	103	256/256K	100 × 37	8×16	800×600	Graphics	36	35.2	56
5C	103	256/256K	100 × 37	8×16	800×600	Graphics	40	37.9	60
5C	103	256/256K	100 × 37	8×16	800×600	Graphics	50	48.1	72
5C	103	256/256K	100 × 37	8×16	800 × 600	Graphics	49.5	46.9	75
5C	103	256/256K	100 × 37	8×16	800×600	Graphics	56.25	53.7	85.1
65	114	64K	_	_	800 × 600	Graphics	36	35.2	56
65	114	64K	_	_	800×600	Graphics	40	37.8	60



 Table 4-2.
 Extended Video Modes (cont.)

Mode No.	VESA® No.	No. of Colors	Char. × Row	Char. × Cell	Screen Format	Display Mode	Pixel Freq. MHz	Horiz. Freq. kHz	Vert. Freq. Hz
65	114	64K	-	_	800×600	Graphics	50	48.1	72
65	114	64K	_	_	800×600	Graphics	49.5	46.9	75
65	114	64K	_	_	800 × 600	Graphics	56.25	53.7	85.1
78	115	16M	_	_	800×600	Graphics	36	35.2	56
78	115	16M	_	_	800×600	Graphics	40	37.9	60
78	115	16M	_	_	800×600	Graphics	50	48.1	72
78	115	16M	_	_	800×600	Graphics	49.5	46.9	75
78	115	16M	_	_	800×600	Graphics	56.25	53.7	85.1
72#	_	16M+A	_	_	800×600	Graphics	36	35.2	56
72#	_	16M+A	_	_	800 × 600	Graphics	40	37.8	60
72#	-	16M+A	_	_	800×600	Graphics	50	48.1	72
72#	-	16M+A	_	_	800×600	Graphics	49.5	46.9	75
72#	-	16M+A	_	-	800×600	Graphics	56.25	53.7	85.1
5D†	104	16/256K	128×48	8×16	1024×768	Graphics	44.9	35.5	43i†
5D	104	16/256K	128×48	8×16	1024×768	Graphics	65	48.3	60
5D	104	16/256K	128×48	8×16	1024×768	Graphics	75	56	70
5D	104	16/256K	128×48	8×16	1024×768	Graphics	78.7	60	75
5D	104	16/256K	128×48	8×16	1024×768	Graphics	94.5	68.3	85
60†	105	256/256K	128×48	8×16	1024×768	Graphics	44.9	35.5	43i†
60	105	256/256K	128×48	8×16	1024×768	Graphics	65	48.3	60
60	105	256/256K	128×48	8×16	1024×768	Graphics	75	56	70
60	105	256/256K	128×48	8×16	1024×768	Graphics	78.7	60	75
60	105	256/256K	128×48	8×16	1024×768	Graphics	94.5	68.3	85
74†	117	64K	_	_	1024×768	Graphics	44.9	35.5	43i†
74	117	64K	_	_	1024×768	Graphics	65	48.3	60
74	117	64K	_	_	1024×768	Graphics	75	56	70
74	117	64K	_	-	1024×768	Graphics	78.7	60	75
74	117	64K	_	_	1024×768	Graphics	94.5	68.3	85
79	118	16M	_	_	1024×768	Graphics	44.9	35.5	43i†
79	118	16M	_	_	1024×768	Graphics	65	48.3	60

D1-28 CONFIGURATION TABLES PRELIMINARY DATA BOOK v2.0 May 1997



Table 4-2. Extended Video Modes (cont.)

Mode No.	VESA® No.	No. of Colors	Char. × Row	Char. × Cell	Screen Format	Display Mode	Pixel Freq. MHz	Horiz. Freq. kHz	Vert. Freq. Hz
79	118	16M	-	-	1024×768	Graphics	75	56	70
79	118	16M	_	-	1024×768	Graphics	78.7	60	75
79	118	16M	_	_	1024×768	Graphics	94.5	68.3	85
73#	_	16M+A	_	_	1024×768	Graphics	44.9	35.5	43i†
73#	-	16M+A	_	-	1024×768	Graphics	65	48.3	60
73#	_	16M+A	_	-	1024×768	Graphics	75	56	70
73#	_	16M+A	_	_	1024×768	Graphics	78.7	60	75
73#	_	16M+A	_	-	1024×768	Graphics	94.5	68.3	85
6C†	106	16/256K	160 × 64	8×16	1280 × 1024	Graphics	75	48	43i
6C	106	16/256K	160×64	8×16	1280 × 1024	Graphics	108	65	60
6C	106	16/256K	160 × 64	8×16	1280 × 1024	Graphics	126	76	71.2
6C	106	16/256K	160 × 64	8×16	1280 × 1024	Graphics	135	80	75
6C	106	16/256K	160 × 64	8×16	1280 × 1024	Graphics	157	91.1	85
6D†	_	256/256K	160 × 64	8×16	1280 × 1024	Graphics	75	48	43i
6D	_	256/256K	160 × 64	8×16	1280 × 1024	Graphics	108	65	60
6D	_	256/256K	160×64	8×16	1280 × 1024	Graphics	126	76	71.2
6D	_	256/256K	160 × 64	8×16	1280 × 1024	Graphics	135	80	75
6D	_	256/256K	160×64	8×16	1280 × 1024	Graphics	157	91.1	85
75	11A	64K	_	_	1280 × 1024	Graphics	75	48	43i†
75	11A	64K	_	_	1280 × 1024	Graphics	108	65	60
75	11A	64K	_	_	1280 × 1024	Graphics	126	76	71.2
75	11A	64K	_	_	1280 × 1024	Graphics	135	80	75
75	11A	64K	_	_	1280 × 1024	Graphics	157	91.1	85
7B	_	256/256K	200×75	8×16	1600 × 1200	Graphics	135	62.5	48i†
7B	_	256/256K	200×75	8×16	1600 × 1200	Graphics	162	75	60

NOTES:

- 1) '†' character indicates interlaced mode.
- 2) '#' character indicates 16M colors, but with 32-bit-per-pixel format.
- 3) '+A' indicates 16M colors + Alpha channel.
- 4) Some modes are not supported by all releases of the CL-GD5465 BIOS. Refer to the *CL-GD5465 Software Release Kit* for the list of video modes supported by the CL-GD5465 BIOS.



- 5) Some modes are not supported by all monitors. The fastest vertical refresh rate for the monitor type selected is automatically used.
- 6) An 8×14 font for mode 55h is provided with a DOS TSR. If the TSR has not been loaded when the mode is set, the 8×16 font is used with the two bottom rows deleted. This causes truncation of characters with descenders, but does not restrict program operation nor does it make characters particularly difficult to read. For absolute compatibility with some DOS applications that use the 8×14 font, the TSR should be used.

The DAC operating frequencies allow the CL-GD5465 to achieve the refresh rates indicated in Table 4-3. The Cirrus Logic BIOS supports the refresh rates noted in Table 4-2.

Table 4-3. Maximum Refresh Rates

Resolution	170-MHz DAC	230-MHz DAC
1024 × 768	100+ Hz	100+ Hz
1280 × 1024	85 Hz	100+ Hz
1600 × 1200	60 Hz	85 Hz

4.2 Power-Up Configuration

On the rising edge of RST#, the CL-GD5465 samples the levels on certain pins. These levels are stored in a group of latches that establish fundamental operating characteristics of the device, such as host bus type. Software can determine the configuration options by reading PCI configuration register ECh (PCIEC).

These pins are pulled up with internal 250-k Ω pull-up resistors; the default configuration is '1'. A '0' is selected by installing an external 6.8-k Ω pull-down resistor on the corresponding pin (or by connecting the pin directly to ground if appropriate). Table 4-4 summarizes the Configuration bits and their functions...

Table 4-4. CL-GD5465 Configuration Bits

Pin Name	Pin No.	Level	Description	PCIEC	Additional Readback
		1	Request INTA#		
INTA#	200	200 0	Do not request INTA#, disable PCI Interrupt Line register	INT_EN (26)	PCI interrupt line
	1		Enable ROM decode		PCI ROM base
ROMCS#	75	75 0	Disable ROM decode and PCI Adapter ROM Base Address register	ROM_EN (25)	address
SOUT	174	1	Normal RAC operation	RAC BYPASS (24)	_
3001	174	0	RAC Bypass mode (for ATE test)	1170_011700 (24)	_
RA15	128	1	RCLK pin operates normally	RCLK ATE (15)	_
I IIAIS	120	0	RCLK pin drives SYSCLK directly	TIOEK_ATE (13)	_
RA14	127	1		Reserved (14)	_
10/17	127	0		11050, 700 (14)	

D1-30 CONFIGURATION TABLES PRELIMINARY DATA BOOK v2.0 May 1997



 Table 4-4.
 CL-GD5465 Configuration Bits (cont.)

Pin Name	Pin No.	Level	Description	PCIEC	Additional Readback	
RA13	125	1		Reserved (13)	_	
TUATO	123	0		rieserved (10)		
RA12	124	1		Reserved (12)	_	
10112	'-	0		1100011000 (12)		
RA11	123	1		Reserved (11)	_	
10011	120	0		110501100 (11)		
RA10	122	1		Reserved (10)	_	
1000	122	0		1100011000 (10)		
RA9	120	1		Reserved (9)	_	
10/13	120	0		rieserved (5)		
RA8	119	1		Reserved [8]	_	
IIAO	113	0		Tieserved [o]	_	
RA7	118	1		Reserved [7]	_	
1107	'	0		rieserveu [/]		
		111	AGP, no sideband, 66 MHz			
		110	AGP, no sideband, 133 MHz			
		101	PCI 33 MHz (fast DEVSEL# speed)			
RA6 RA5	117 116	100	PCI 66 MHz (medium DEVSEL# speed)	AGP_CFG [6:4]	_	
RA4	115	011	Reserved	, Adi _0i d [0.4]		
		010	Reserved			
		001	Reserved			
		000	Reserved			
		11	VMI host interface disabled			
RA3	114	10	VMI host interface disabled	VMI MODE (2:21	VMI Mode	
RA2	113	01	VMI host interface Mode A	VMI_MODE [3:2]	register	
		00	VMI host interface Mode B			
RA1	112	1	Put feature connector data on RA [14:7]	EC 8EL [4]		
DAT	112	0	Put feature connector data on EV [7:0]	FC_SEL [1]	_	
RA0	111	1	Enable feature connector at reset	EC EN IO	_	
nau	'''	0	Disable feature connector at reset	FC_EN [0]	_	
DD7	100	1	Enable VGA operation	VCA EN 1991	PCI Subalasa [7]	
RD7	109	0	Disable VGA operation	VGA_EN [23]	PCI Subclass [7]	



Table 4-4. CL-GD5465 Configuration Bits (cont.)

Pin Name	Pin No.	Level	Description	PCIEC	Additional Readback	
BDe	107	1	Enable 64K ROM decode ^a	64KBOW [33]	PCI Expansion ROM Base	
חסט	107	0	Disable 64K ROM decode (32K only)	64KROM [22]	Address 15	
		1	SCL2 pin operates normally			
RD6 RD5 RD4 RD3 RD2 RD1	106	0	SCL2 pin drives internal video clock (VCLK) directly (for ATE)	DCLK_ATE [21]	-	
		1	V-Port data comes in on RA [14:7]	VPORT DATA SRC		
RD4	104	0	V-Port data comes in TV [7:0] (test only)	[20]	-	
BD3	103	1	TV-Out devices is not attached	TV_PRESENT_N [19]	PV1_STATUS [0]	
1103	103	0	TV-Out device is attached	1 1 1 1 1 1 1 1 2 2 1 1 1 1 1 1 1 1 1 1	1 1 1 2 1 1 1 0 3 [0]	
RD2	102	1	TV-Out device is NTSC	TV_NTSC [18]	-	
1102	102	0	TV-Out device is PAL	112_11100 [10]		
RD1	RD1 101		V-Port device is not attached	V-PORT_	PV0 STATUS[0]	
1101		0	V-Port device is attached	PRESENT_N [17]	13_3 11 13 13	
RD0	100	1	Select PCI pad characteristics	PCI PAD MODE [16]		
1100	100	0	Select AGP pad characteristics	. 51_17.5 11.652 [10]		

^a For Revision AA and AB of the CL-GD5465, the functions of RD6 and RA15 are swapped. Revision AC and later will function as described.

D1-32 CONFIGURATION TABLES PRELIMINARY DATA BOOK v2.0 May 1997



5. VGA REGISTER I/O MAP

Table 5-1. VGA Register Port Map

Address	Port
3B4	CRT Controller Index (read/write — monochrome)
3B5	CRT Controller Data (read/write — monochrome)
ЗВА	Feature Control (write), Input Status Register 1 (read — monochrome)
3C0	Attribute Controller Index/Data (write)
3C1	Attribute Controller Index/Data (read)
3C2	Miscellaneous Output (write), Input Status Register 0 (read)
3C4	Sequencer Index (read/write)
3C5	Sequencer Data (read/write)
3C6	Video DAC Pixel Mask (write only)
3C7	Pixel Address Read Mode (write), DAC State (read)
3C8	Pixel Address Write Mode (write only)
3C9	Pixel Data (read/write)
3CA	Feature Control Readback (read)
3CC	Miscellaneous Output Readback (read)
3CE	Graphics Controller Index (read/write)
3CF	Graphics Controller Data (read/write)
3D4	CRT Controller Index (read/write — color)
3D5	CRT Controller Data (read/write — color)
3DA	Feature Control (write), Input Status Register 1 (read — color)



ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings

Maximum case temperature under bias	85°C
Storage temperature	
Voltage on any pin	
Voltage on 5-V tolerant pin	GND – 0.5 V to 5.5 V
Operating power dissipation	
Power supply voltage	5.0 V
Injection current (latch-up testing)	

CAUTION: Stresses above those listed may cause permanent damage to system components. These are stress ratings only. Functional operation at these or any conditions above those indicated in the operational ratings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

May 1997 D1-34 • PRELIMINARY DATA BOOK v2.0



6.2 DC Specifications

(V_{DD} = 3.3 V \pm 0.15 V, T_C = 0°C to 85°C, unless otherwise specified)

Symbol	Parameter	MIN	MAX	Units	Test Conditions	Note
V _{DD} (+3.3 V)	Power supply voltage	3.15	3.45	٧	Normal operation	
V _{IL}	Input low voltage	-0.5	0.3 V _{DD}	٧	(non 5-V tolerant)	
V _{IH}	Input high voltage	0.7 V _{DD}	1.05 V _{DD}	٧	(non 5-V tolerant)	
V _{IH5T}	Input high voltage	0.7 V _{DD}	5.5V	٧	(5-V tolerant)	1
V _{OL}	Output low voltage	-	0.1 V _{DD}	٧	I _{OL} = 3.2 mA	2
V _{OH}	Output high voltage	0.9 V _{DD}	_	٧	I _{OH} = -200 μA	3
I _{DD} (+3.3 V)	Supply current	_	_	_	V _{DD} nominal	4
I _{IH}	Input high current	_	10	μΑ	$V_{IL} = V_{DD}$	
I _{IL}	Input low current	-10	_	μΑ	$V_{DD} = 3.45, V_{IL} = 0$	
I _{IHP}	Input high current (pull-up)	_	-10	μΑ	$V_{IL} = V_{DD}$	
I _{ILP}	Input low current (pull-up)	-45	-12	μΑ	$V_{DD} = 3.45, V_{IL} = 0$	
l _{OZ}	Input leakage	-10	10	μА	0 < V _{IN} < V _{CC}	
C _{IN}	Input capacitance	_	10	pF	_	5
C _{OUT}	Output capacitance	-	10	pF	_	5

NOTES:

- 1) 5-V tolerant pins all except Rambus access channel, SOUT, and ROMCS#.
- 2) I_{OL} is specified for a standard buffer. See Section 1.2 for further information.
- 3) I_{OH} is specified for a standard buffer. See Section 1.2 for further information.
- 4) I_{DD} is measured with PCLK and BCLK as indicated below:

PCLK	BCLK	I _{DD} (+3.3 V)	
230 MHz	300 MHz	850 mA	

5) This is not 100% tested, but is periodically sampled.



6.3 DAC Characteristics

(V_{CC} = 3.3 V \pm 0.15 V, T_C = 0°C to 85°C, unless otherwise specified)

Symbol	Parameter		MAX	Units	Test Conditions	Note
R	Resolution		8	Bits		
Ю	Output current		30	mA	VO < 1 V	
TR	Analog output rise/fall time		3	ns		1, 2, 3
TS	Analog output settling time		15	ns		1, 2, 4
TSK	Analog output skew		tbd	ns		1, 2, 5
FDT	DAC-to-DAC correlation		2.5	%		5, 6
GI	Glitch impulse	Typical	tbd	pV – sec.		1, 2, 5
IL	Integral linearity		1.5	LSB		
DL	Differential linearity		1.5	LSB		1

NOTES:

- 1) Load is 37.5 Ω and 30 pF per analog output.
- 2) $130-\Omega$ resistor to DACVSS on VREF pin.
- 3) TR is measured from 10% to 90% full-scale.
- 4) TS is measured from 50% of full-scale transition to output remaining within 2% of final value.
- 5) Outputs loaded identically.
- 6) About the midpoint of the distribution of the three DACs measured at full-scale output.
- 'tbd' indicates values that are to be determined.

D1-36 PRELIMINARY DATA BOOK v2.0

CL-GD5465

Laguna™ Family VisualMedia™ Accelerator



6.4 List of Timings

Table/Figure	Title	Page
6-1	PCI Bus Timing	D1-38
6-2	AGP Bus Timing	D1-39
6-3	Rambus, Timing	D1-40
6-4	Feature Connector Input	D1-41
6-5	Feature Connector Output	D1-42
6-6	YUV Port (VMI Video) Timing	D1-43
6-7	TV Encoder Out Timing	D1-44
6-8	DCLK as Input	D1-45
6-9	RESET Timing	D1-46



Table 6-1. PCI Bus Timing

Symbol	Parameter	MIN	MAX	Units
t ₁	CLK period	30	_	ns
t ₂	High period (CLK) PCI bus	40	60	% of t ₁
t ₃	CLK to signal valid delay — bused signals	2	11	ns
t ₃	CLK to signal valid delay — point to point	2	12	ns
t ₄	CLK to active delay	2	_	ns
t ₅	CLK to float delay	7	1	ns
t ₆	Input setup time to CLK — bused signals	7	_	ns
t ₆	Input setup time to CLK — GNT#	10	_	ns
t ₇	Input hold time from CLK	0	_	ns




Figure 6-1. PCI Bus Timing

D1-38 ELECTRICAL SPECIFICATIONS PRELIMINARY DATA BOOK v2.0 May 1997



Table 6-2. AGP Bus Timing

Symbol	Parameter	MIN	MAX	Units
t ₁	CLK period	15	30	ns
t ₂	High period (CLK) PCI bus	6	_	ns
t ₃	CLK to signal valid delay	1.5	6	ns
t ₄	CLK to active delay	1.5	6	ns
t ₅	CLK to float delay	1	14	ns
t ₆	Input setup time to CLK	5	_	ns
t ₇	Input hold time from CLK	0.5	_	ns




Figure 6-2. AGP Bus Timing



Table 6-3. Rambus® Timing

Symbol	Parameter	MIN	Nominal	MAX	Units
t ₁	BCLK period	-	3.33	-	ns
t ₂	BCLK pulse width high	0.45	0.5	0.55	t ₁
t ₃	BCLK pulse width low	0.45	0.5	0.55	t ₁
t ₄	Data, control setup to RATCLK, RBTCLK	0.3	_	-	ns
t ₅	Data, control hold from RATCLK, RBTCLK	0.3	_	-	ns
t ₆	RARCLK, RBRCLK to data, control invalid (t _Q MIN)	$0.25 \times t_1 - 0.3$	-	-	ns
t ₇	RARCLK, RBRCLK to data, control valid (t _Q MAX)	_	_	$0.25 \times t_1 + 0.3$	ns




Figure 6-3. Rambus® Timing

D1-40 ELECTRICAL SPECIFICATIONS PRELIMINARY DATA BOOK v2.0 May 1997



Table 6-4. Feature Connector Input

Symbol	Parameter	MIN	MAX	Units
t ₁	P[7:0], BLANK# setup to DCLK	0	-	ns
t ₂	P[7:0], BLANK# hold from DCLK	6	-	ns

NOTE: Laguna RAMDAC driven externally.




Figure 6-4. Feature Connector Input



Table 6-5. Feature Connector Output

Symbol	Parameter	MIN	MAX	Units
t ₁	DCLK to BLANK# delay	-1	1	ns
t ₂	DCLK to HSYNC, VSYNC delay	1	3	ns
t ₃	DCLK to P[7:0] delay	-2	0	ns




Figure 6-5. Feature Connector Output

D1-42 ELECTRICAL SPECIFICATIONS PRELIMINARY DATA BOOK v2.0 May 1997



Table 6-6. YUV Port (VMI Video) Timing

Symbol	Parameter	MIN	MAX	Units
t ₁	VACTIVE setup to PIXCLK	tbd	_	ns
t ₂	VACTIVE hold from PIXCLK	tbd	_	ns
t ₃	VID[7:0] setup to PIXCLK	tbd	_	ns
t ₄	VID[7:0] hold from PIXCLK	tbd	_	ns
t ₅	PIXCLK period	35	_	ns




Figure 6-6. YUV Port (VMI Video) Timing



Table 6-7. TV Encoder Out Timing

Symbol	Parameter	MIN	MAX	Units
t ₁	EV[7:0] setup to EVCLK	tbd	_	ns
t ₂	EV[7:0] hold from EVCLK	tbd	_	ns




Figure 6-7. TV Encoder Out Timing

D1-44 ELECTRICAL SPECIFICATIONS PRELIMINARY DATA BOOK v2.0 May 1997



Table 6-8. DCLK as Input

Symbol	Parameter	MIN	MAX	Units
t ₁	Rise time	_	3	ns
t ₂	Fall time	_	3	ns
t ₃	High period	40	60	% of t ₅
t ₄	Low period	40	60	% of t ₅
t ₅	Period	12.5	-	ns




Figure 6-8. DCLK as Input



Table 6-9. RESET Timing

Symbol	Parameter	MIN	MAX	Units
t ₁	RESET pulse width	12	_	MCLK
t ₂	Configuration pins setup to RST# rising edge	5	_	ns
t ₃	Configuration pins hold from RST# rising edge	2	_	ns
t ₄	RST# recovery time to first command	tbd	_	ns






Figure 6-9. RESETTiming

D1-46 ELECTRICAL SPECIFICATIONS PRELIMINARY DATA BOOK v2.0 May 1997



7. PACKAGE SPECIFICATIONS






NOTES:

- 1) Dimensions are in millimeters (inches), and controlling dimension is millimeter.
- 2) Drawing above does not reflect exact package pin count.
- 3) Before beginning any new design with this device, please contact Cirrus Logic for the latest package information.
- 4) HQFP is a high-performance QFP with an exposed or unexposed heat sink.



8. ORDERING INFORMATION



[†] Contact Cirrus Logic for up-to-date information on revisions.

D1-48 ORDERING INFORMATION PRELIMINARY DATA BOOK v2.0 May 1997