

### Features


- Single +5 volt ( $\pm 5\%$ ) power supply.
- Alphanumeric and limited graphics capabilities.
- Fully programmable display (rows, columns, blanking, etc.).
- Interlaced or non-interlaced scan.
- 50/60 Hz operation.
- Fully programmable cursor.
- External light pen capability.
- Capable of addressing up to 16K character Video Display RAM.
- No DMA required.
- Compatible with MC6845R.
- Straight-binary addressing for Video Display RAM.

### Description


The SY6845 is a CRT Controller intended to provide capability for interfacing any microprocessor family to CRT or TV-type raster scan displays. A unique feature

is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.

### Pin Designation



### Interface Diagram



**Absolute Maximum Ratings\***

Supply Voltage, $V_{CC}$	-0.3V to +7.0V
Input/Output Voltage, $V_{IN}$	-0.3V to +7.0V
Operating Temperature, $T_{OP}$	0°C to 70°C
Storage Temperature, $T_{STG}$	-55°C to 150°C

**Comments\***


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

**Electrical Characteristics** ( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0-70^\circ C$ , unless otherwise noted)

Symbol	Characteristic	Min.	Typ.	Max.	Unit
$V_{IH}$	Input High Voltage	2.0		$V_{CC}$	V
$V_{IL}$	Input Low Voltage	-0.3		0.8	V
$I_{IN}$	Input Leakage ( $\phi 2, R/\bar{w}, \overline{RES}, \overline{CS}, RS, LPEN, CCLK$ )	-		2.5	$\mu A$
$I_{TSI}$	Three-State Input Leakage (DB0-DB7) $V_{IN} = 0.4$ to $2.4V$	-		$\pm 10.0$	$\mu A$
$V_{OH}$	Output High Voltage $I_{LOAD} = -205\mu A$ (DB0-DB7) $I_{LOAD} = -100\mu A$ (all others)	2.4		-	V
$V_{OL}$	Output Low Voltage $I_{LOAD} = 1.6mA$	-		0.4	V
$P_D$	Power Dissipation	-	325	650	mW
$C_{IN}$	Input Capacitance $\phi 2, R/\bar{w}, \overline{RES}, \overline{CS}, RS, LPEN, CCLK$ DB0-DB7	-		10.0 12.5	pF pF
$C_{OUT}$	Output Capacitance	-		10.0	pF


**Test Load**



R = 11K $\Omega$  FOR DB<sub>0</sub>-DB<sub>7</sub>  
R = 24K $\Omega$  FOR ALL OTHER OUTPUTS  
C = 130 pF TOTAL FOR D<sub>0</sub>-D<sub>7</sub>  
C = 30 pF ALL OTHER OUTPUTS

MICRO-PROCESSORS

**MPU Bus Interface Characteristics**



**Write Timing Characteristics** ( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0 - 70^\circ C$ , unless otherwise noted)

Symbol	Characteristic	SY6845R		SY6845RA		SY6845RB		SY6845RC		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Cycle Time	1.0	—	0.5	—	0.33	—	0.25	—	μs
PWEH	E Pulse Width, High	440	—	200	—	150	—	115	—	ns
PWEL	E Pulse Width, Low	420	—	190	—	140	—	100	—	ns
t <sub>AS</sub>	Address Set-Up Time	80	—	40	—	30	—	20	—	ns
t <sub>AH</sub>	Address Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>CS</sub>	R/W, CS Set-Up Time	80	—	40	—	30	—	20	—	ns
t <sub>CH</sub>	R/W, CS Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>DSW</sub>	Data Bus Set-Up Time	165	—	60	—	60	—	60	—	ns
t <sub>DHW</sub>	Data Bus Hold Time	10	—	10	—	10	—	10	—	ns


(t<sub>r</sub> and t<sub>f</sub> = 10 to 30ns)

**Read Timing Characteristics** ( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0 - 70^\circ C$ , unless otherwise noted)

Symbol	Characteristic	SY6845R		SY6845RA		SY6845RB		SY6845RC		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Cycle Time	1.0	—	0.5	—	0.33	—	0.25	—	μs
PWEH	E Pulse Width, High	440	—	200	—	150	—	115	—	ns
PWEL	E Pulse Width, Low	420	—	190	—	140	—	100	—	ns
t <sub>AS</sub>	Address Set-Up Time	80	—	40	—	30	—	20	—	ns
t <sub>AH</sub>	Address Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>CS</sub>	R/W, CS Set-Up Time	80	—	40	—	30	—	20	—	ns
t <sub>DDR</sub>	Read Access Time (Valid Data)	—	290	—	150	—	100	—	85	ns
t <sub>DHR</sub>	Read Hold Time	20	60	20	60	20	60	20	60	ns
t <sub>DA</sub>	Data Bus Active Time (Invalid Data)	40	—	40	—	40	—	40	—	ns


(t<sub>r</sub> and t<sub>f</sub> = 10 to 30ns)

**Memory and Video Interface Characteristics** ( $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0$  to  $70^\circ C$ , unless otherwise noted)



Symbol	Parameter	Min.	Typ.	Max.	Unit
$T_{CCH}$	Minimum Clock Pulse Width, High	200			ns
$T_{CCV}$	Clock Frequency			2.5	MHz
$t_r, t_f$	Rise and Fall Time for Clock Input			20	ns
$t_{MAD}$	Memory Address Delay Time		100	160	ns
$t_{RAD}$	Raster Address Delay Time		100	160	ns
$t_{DTD}$	Display Timing Delay Time		160	300	ns
$t_{HSD}$	Horizontal Sync Delay Time		160	300	ns
$t_{VSD}$	Vertical Sync Delay Time		160	300	ns
$t_{CDD}$	Cursor Display Timing Delay Time		160	300	ns

**Light Pen Strobe Timing**



NOTE:  
 "Safe" time position for LPEN positive edge to cause address n+2 to load into Light Pen Register.  
 $t_{LP2}$  and  $t_{LP1}$  are time positions causing uncertain results.

Symbol	Characteristic	SY6845R		SY6845RA		SY6845RB		SY6845RC		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
$t_{LPH}$	LPEN Strobe Width	100	—	100	—	100	—	100	—	ns
$t_{LP1}$	LPEN to CCLK Delay	—	120	—	120	—	120	—	120	ns
$t_{LP2}$	CCLK to LPEN Delay	—	0	—	0	—	0	—	0	ns

$t_r$  and  $t_f = 20ns$  (max.)

MICRO-PROCESSORS

### MPU Interface Signal Description

#### E (Enable)

The enable signal is the system input and is used to trigger all data transfers between the system microprocessor and the SY6845. Since there is no maximum limit to the allowable E cycle time, it is not necessary for it to be a continuous clock. This capability permits the SY6845 to be easily interfaced to non-6500-compatible microprocessors.

#### R/ $\overline{W}$ (Read/Write)

The R/ $\overline{W}$  signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/ $\overline{W}$  pin allows the processor to read the data supplied by the SY6845; a low on the R/ $\overline{W}$  pin allows a write to the SY6845.

#### $\overline{CS}$ (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6845 is selected when  $\overline{CS}$  is low.

#### RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

#### DB<sub>0</sub>-DB<sub>7</sub> (Data Bus)

The DB<sub>0</sub>-DB<sub>7</sub> pins are the eight data lines used for transfer of data between the processor and the SY6845. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

### Video Interface Signal Description

#### HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

#### VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

#### DISPLAY ENABLE

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6845 is generating active display information. The number of horizontal

displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal.

#### CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable.

#### LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

#### CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

#### $\overline{RES}$

The  $\overline{RES}$  signal is an active-low input used to initialize all internal scan counter circuits. When  $\overline{RES}$  is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected.  $\overline{RES}$  must stay low for at least one CCLK period. All scan timing is initiated when  $\overline{RES}$  goes high. In this way,  $\overline{RES}$  can be used to synchronize display frame timing with line frequency.

### Memory Address Signal Description

#### MA<sub>0</sub>-MA<sub>13</sub> (Video Display RAM Address Lines)

These signals are active-high outputs and are used to address the Video Display RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/frame.

- Binary Addressing

Characters are stored in successive memory locations. Thus, the software must be developed so that row and column co-ordinates are translated to sequentially-numbered addresses for video display memory operations.

**RA0-RA4 (Raster Address Lines)**

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

**Description of Internal Registers**


Figure 1 illustrates the format of a typical video display and is necessary to understand the functions of the various SY6845 internal registers. Figure 2 illustrates vertical and horizontal timing. Figure 3 summarizes the internal registers and indicates their address selection and read/write capabilities.

**Address Register**

This is a 5-bit register which is used as a "pointer" to direct SY6845 data transfers to and from the system MPU. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

**Status Register**

This 2-bit register is used to monitor the status of the CRTC, as follows:



**Horizontal Total (R0)**

This 8-bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

**Horizontal Displayed (R1)**

This 8-bit register contains the number of displayed characters per horizontal line.


**Horizontal Sync Position (R2)**

This 8-bit register contains the position of the HSYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC deter-

mines the left-to-right location of the displayed text on the video screen. In this way, the side margins are adjusted.

**Horizontal and Vertical SYNC Widths (R3)**

This 4-bit register programs the width of HSYNC.



VSYNC width is set to 16 scan line times.

**Vertical Total (R4)**

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then RES may be used to provide absolute synchronism.

**Vertical Total Adjust (R5)**

The Vertical Total Adjust Register is a 5-bit write only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

**Vertical Displayed (R6)**

This 7-bit register contains the number of displayed character rows in each frame. In this way, the vertical size of the displayed text is determined.





Figure 1. Video Display Format

MICRO





**Display Start Address High (R12) and Low (R13)**

These registers together comprise a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the SY6845 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.


**Cursor Position High (R14) and Low (R15)**

These registers together comprise a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

**LPEN High (R16) and Low (R17)**

These registers together comprise a 14-bit register whose contents is the light pen strobe position, in terms of the

video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.



STRAIGHT BINARY ADDRESSING SEQUENCE

Figure 4. Display Address Sequences (with Start Address = 0) for 80 x 24 Example




Figure 5. Shared Memory System Configuration

**Memory Contention Schemes for Shared Memory Addressing**

From the diagram of Figure 5, it is clear that both the SY6845 and the system MPU must be capable of addressing the video display memory. The SY6845 repetitively fetches character information to generate the video signals in order to keep the screen display active. The MPU occasionally accesses the memory to change the displayed information or to read out current data characters. Three ways of resolving this dual-contention requirement are apparent:

• **MPU Priority**

In this technique, the address lines to the video display memory are normally driven by the SY6845 unless the MPU needs access, in which case the MPU addresses immediately override those from the SY6845 and the MPU has immediate access.

•  **$\phi 1/\phi 2$  Memory Interleaving**

This method permits both the SY6845 and the MPU access to the video display memory by time-sharing via the system  $\phi 1$  and  $\phi 2$  clocks. During the  $\phi 1$  portion of each cycle (the time when E is low), the SY6845 address outputs are gated to the video display memory. In the  $\phi 2$  time, the MPU address lines are switched in. In this way, both the SY6845 and the MPU have unimpeded access to the memory. Figure 6 illustrates the timings.




Figure 6.  $\phi 1/\phi 2$  Interleaving.

**Interlace Modes**

There are three raster-scan display modes (see Figure 7).

a) **Non-Interlaced Mode.** In this mode each scan line is refreshed at the vertical field rate (50 or 60 Hz).

In the interlaced scan modes, even and odd fields alternate to generate frames. The horizontal and vertical timing relationship causes the scan lines in the odd fields to be displaced from those in the even fields. The two additional raster-scan display modes pertain to interlaced scans.

b) **Interlace Sync Mode.** This mode is used when the same information is to be displayed in both odd and even fields. Enhanced readability results because the spaces between adjacent rows are filled and a higher quality character is displayed. This is achieved with only a slight alteration in the device operation: in alternate fields, the position of the VSYNC signal is delayed by  $1/2$  of a scan line time. This is illustrated in Figure 8 and is the only difference in the SY6845 operation in this mode.

c) **Interlaced Sync and Video Mode.** This mode is used to double the character density on the screen by displaying the even lines in even fields and the odd lines in odd fields. As in the Interlace-Sync mode, the VSYNC position is delayed in alternate display fields. In addition, the address generation is altered.




Figure 7. Comparison of Display Modes.




Figure 8. Interface Sync Mode and Interface Sync & Video Mode Timing

**Package Availability** 40 Pin Molded DIP

**Ordering Information**

Part Number	Package	CPU Clock Rate
SYP6845	Molded DIP	1 MHz
SYP6845RA	Molded DIP	2 MHz
SYP6845RB	Molded DIP	3 MHz