



High Performance Flat Panel / CRT

VGA Controllers

October 1995

Data Sheet Revision 1.2

# 65540 / 545

#### CopyrightNotice

Copyright © 1995, Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the express written permission of Chips and Technologies, Inc.

#### **Restricted**RightsLegend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

#### **TrademaAk**knowledgement

CHIPS Logotype, CHIPSlink, CHIPSPort, ELEAT, LeAPSet, NEAT, NEATsx, PEAK, PRINTGINE, SCAT, SuperMathDX, SuperState, and WINGINE are registered trademarks of Chips and Technologies, Incorporated.

CHIPSet, Super Math, WinPC, and XRAM Video Cache are trademarks of Chips and Technologies, Incorporated.

IBM® AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, Video Graphics Adapter, IBM Color Display, and IBM Monochrome Display are trademarks of International Business Machines Corporation.

Hercules is a trademark of Hercules Computer Technology.

MS-DOS and Windows are trademarks of Microsoft Corporation.

MultiSync is a trademark of Nippon Electric Company (NEC).

Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Inmos is a trademark of Inmos Corporation.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

VESA® is a registered trademark of Video Electronics Standards Association.

VL-Bus is a trademark of Video Electronics Standards Association.

All other trademarks are the property of their respective holders.

#### Disclaimer


This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the data sheet. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.



# 65540 / 545 High Performance Flat Panel / CRT VGA Controller

- Highly integrated design (flat panel / CRT VGA controller, RAMDAC, clock synthesizer)
- Multiple Bus Architecture Integrated Interface
  - Local Bus (32-bit CPU Direct and VL)
  - EISA/ISA (PC/AT) 16-bit Bus
  - PCI Bus (65545)
- Flexible display memory configurations
  - One 256Kx16 DRAM (512KB)
  - Four 256Kx4 DRAMs (512KB)
  - Two 256Kx16 DRAMs (1MB)
- Advanced frame buffer architecture uses available display memory, maximizing integration and minimizing chip count
- Integrated programmable linear address feature accelerates GUI performance
- Hardware windows acceleration (65545)
  - 32-bit graphics engine
    - System-to-screen and screen-to-screen BitBLT
    - 3 operand ROP's
    - Color expansion
    - Optimized for Windows<sup>TM</sup> BitBLT format
  - Hardware line drawing
  - 64x64x2 hardware cursor
- Hardware pop-up icon (65545)
  - 64x64 pixels by 4 colors
  - 128x128 pixels by 2 colors
- High performance resulting from zero wait-state writes (write buffer) and minimum wait-state reads (internal asynchronous FIFO design)
- Mixed 3.3V  $\pm 0.3$ V / 5.0V  $\pm 10\%$  Operation

- Interface to CHIPS' PC Video to display "live" video on flat panel displays
- Supports panel resolutions up to 1280 x 1024 resolution including 800x600 and 1024x768
- Supports non-interlaced CRT monitors with resolutions up to 1024 x 768 / 256 colors
- True-color and Hi-color display capability with flat panels and CRT monitors up to 640x480 resolution
- Direct interface to Color and Monochrome Dual Drive (DD) and Single Drive (SS) panels (supports 8, 9, 12, 15, 16, 18 and 24-bit data interfaces)
- Advanced power management features minimize power consumption during:
  - Normal operation
  - Standby (Sleep) modes
  - Panel-Off Power-Saving Mode
- Flexible on-board Activity Timer facilitates ordered shut-down of the display system
- Power Sequencing control outputs regulate application of Bias voltage, +5V to the panel and +12 V to the inverter for backlight operation
- SMARTMAP<sup>TM</sup> intelligent color to gray scale conversion enhances text legibility
- Text enhancement feature improves white text contrast on flat panel displays
- Fully Compatible with IBM<sup>TM</sup> VGA
- EIAJ-standard 208-pin plastic flat pack






# **Revision History**

Revision	Date	By	Comment
1.1	9/94	DH	Added note: Refer to Electrical Specs for maximum clock frequencies in 'Supported Video Modes' table
			Added note: Not all above resolutions can be supported at 3.3V and/or 5V
			Changed Mode 50 in Supported Video Modes-Extended Resolution Table
			from 16 to 16M
			Reset column in Reset/Setup/Test/Standby/Panel-Off Mode table was incorrect. Now reads: "RESET#/Low/–/–/High/High"
			Changed note for Pin List-Bus Interface: from "Drive=5V low drive and 3V high drive" to "IOL and IOH drive listed above indicates 5V low
			drive and 3.3V high drive (see also XR6C)"
			Changed pin description: pin 25 LDEV# pin type "Out/OC" to "Out"
			Changed Config Reg XR01 bits 2-1 VL-Bus description for pin
			23=CRESET should read pin 23=RDYRTN#
			Changed Ext Reg XR2D and XR2E to (CMPR Enabled) and (CMPR
			Disabled) and added note: "For DD panels without frame acceleration,
			the programmed value should be doubled"
			Updated tables for "No FRC" and "2-Frame FRC"
			Updated Flat Panel Timing "CD: 010" should read "CD: 001"
			Updated Programming: FLM delay programmed in XR2C should be equal
			to: CRT blank time – FLM front porch – FLM width
			XR2D LP Delay (CMPR enabled) & XR2E LP Delay (CMPR disabled)
			Added note: "Can use external 14.31818 MHz oscillator into XTALI (203)
			with XTALO (204) as no connect"
			Updated Elec Specs: changed "Max" under "Normal Operating Conditions" from 90 to 100; "memory clock is assumed to be 68 MHz not 65 MHz;"
			and "VL-Bus timing is compatible with VL-Bus Specification 2.0"
			Added timing for VL-Bus LDEV#, 14.31818 MHz, DRAM R/M/W and PC-Video and modified timing for PCI Bus Frame
			Clarified function of ACTI output.
1.2	7/95	BB/MP	Updated Supported Video Modes table
1.2	1175	DD/ MII	Updated I/O Map section
			Added 64310 to CHIPS VGA Product Family in Register Summary
			Updated Extension Registers table
			Updated XR33, XR6C, XR6F in the Extension Registers section
			Added Rset formula to CRT Panel Interface Circuit
			Updated Interface-Optrex DMF-50351NC-FW (640x480 Color STN-DD)
			LCD Panel Interface example
			Updated 65540/545 DC Characteristics in timing section
			Updated Local Bus Input Setup & Hold, Local Bus Output Valid, Local
			Bus Output Float Delay, VL-Bus LDEV#, CRT Output, Panel Output
			Timing diagrams
			Added (5545D) anosifications

Added 65545B2 specifications





# **Table of Contents**

**Section** 

## **Section**

#### Page

# Page 1

Introduction / Overview	7
Minimum Chip Count / Board Space	8
Display Memory Interface	8
CPU Bus Interface High Performance Features	10
High Performance Features	10
65545 Acceleration	10
65545 Hardware Cursor	10
PC Video / Overlay Support	10
Display Interface	11
Flat Panel Displays	11
Panel Power Sequencing	11
CRT Displays	11
CRT Displays Simultaneous Flat Panel / CRT Display	14
Display Enhancement Features	14
"True-Gray" Gray Scale Algorithm RGB Color to Gray Scale Reduction	14
RGB Color to Gray Scale Reduction	14
SmartMap <sup>1M</sup>	14
Text Enhâncement	15
Text Enhancement Vertical and Horizontal Compensation	15
Advanced Power Management	16
Normal Operating Mode	16
Normal Operating Mode Mixed 3.3V and 5V Operation	16
Panel Off Mode	16
Standby Mode	16
CRT Power Management (DPMS)	16
CPU Activity Indicator / Timer	17
Full Compatibility	17
Write Protection	17
Extension Registers	17
Panel Interface Registers Alternate Panel Timing Registers	17
Alternate Panel Timing Registers	17
Context Switching Reset, Setup, and Test Modes Reset Mode	17
Reset, Setup, and Test Modes	18
Reset Mode	18
Setup Mode	18
Tri-State Mode	18
ICT (In-Circuit-Test) Mode	18
Chip Architecture Sequencer	19
Sequencer	19
CRT Controller Graphics Controller	19
Graphics Controller	19
Attribute Controller	19
VGA / Color Palette DAC	19
Clock Synthesizers	20
Configuration Inputs Virtual Switch Register	21
Virtual Switch Register	21
Light Pen Registers	21
Light Pen Registers BIOS ROM Interface	21
Package	21
Package Application Schematics	22

Pinouts (65540) Pinouts (65545)	23 24
Pin Diagram (65540) Pin Diagram (65545) Pin Lists Pin Descriptions - ISA/VL-Bus Interface Pin Descriptions - PCI Bus Interface	23 24 25 31
(65545 only) Pin Descriptions - Display Memory Pin Descriptions - Flat Panel Interface Pin Descriptions - CRT and Clock Interface Pin Descriptions - Power / Gnd / Standby	34 37 39 40 42
Register and Port Address Summaries	43
I/O Map CGA, MDA, and Hercules Registers EGA Registers VGA Registers VGA Indexed Registers Extension Registers 32-Bit Registers (65545) PCI Configuration Registers (65545)	43 44 44 45 46 49 50
Register Descriptions	51
Global Control (Setup) Registers PCI Configuration Registers General Control & Status Registers CGA / Hercules Registers Sequencer Registers CRT Controller Registers Graphics Controller Registers Attribute Controller and VGA Color Palette Registers	53 55 59 61 63 67 81 89
Extension Registers	95 155



# **Table of Contents**

**Section** 

# Section

# Page

# Page

Functional Description	165
System Interface	165
System Interface Functional Blocks	165
Bus Interface	165
ISA Interface	165
VL-Bus Interface	165
Direct Processor Interface	165
PCI Interface	165
Display Memory Interface	166
Memory Architecture Memory Chip Requirements	166
	166
Clock Synthesizer	167
MCLK Operation	167
VCLK Operation Programming the Clock Synthesizer .	168
Programming the Clock Synthesizer .	168
Programming Constraints	168
Programming Example	169
PCB Layout Considerations	169
VGA Color Palette DAC	170
BitBLT Engine (65545 only)	171
Bit Block Transfer	171
Bit Block Transfer	172
Compressed Screen-to-Screen Transfer.	173
Compressed Screen-to-Screen Transfer . System-to-Screen BitBLTs	175
Hardware Cursor (65545 only)	177
Programming	177
Cursor Data Array Format & Layout	177
Display Mem Base Addr Formation .	178
VGA Controller Programming Copying Cursor Data to Disp Mem	178
Copying Cursor Data to Disp Mem	178
Setting Position, Type, & Base Addr	178
Flat Panel Timing	179
-	
Overview	179
Panel Size	179
Panel Type TFT Panel Data Width	179
Display Quality Sattings	179 180
Display Quality Settings Frame Rate Control (FRC)	180
Dither	180
M Signal Timing	180
Gray / Color Levels	180
Pixels Per Shift Clock	181
Color STN Pixel Packing	182
Output Signal Timing	183
LP Signal Timing	183
LP Signal Timing FLM Output Signal Timing	183
Blank#/DE Output Signal Timing	183
Shift Clock Output Signal Timing	183
Pixel Timing Sequence Diagrams	183

Programming and Parameters	195
General Programming Hints	195
Parameters for Initial Boot	197
Parameters for Emulation Modes Parameters for Monochrome LCD Panels	198
(Panel Mode Only) Parameters for Monochrome LCD Panels	199
(Simultaneous Mode Display) Parameters for Color TFT Panels	200
(Panel Mode Only) Parameters for Color TFT Panels	201
(Simultaneous Mode Display)	202
Parameters for Color STN SS Panels	
(Panel & Simultaneous Mode Display) Parameters for Color STN SS Panels	203
(Extended 4-bit Pack) Parameters for Color STN DD Panels	204
(Denal & Simultaneous Mode Dianley)	205
(Panel & Simultaneous Mode Display) Parameters for Plasma Panels	205 206
Parameters for EL Panels	200
	207
Application Schematics	209
System Bus Interface VL-Bus / 486 CPU Local Bus Interface	210
VL-Bus / 486 CPU Local Bus Interface	211
PCI Local Bus Interface	212
Display Memory / PC Video Interface	213
CRT / Panel Interface	214
Panel Interface Examples	215
Electrical Specifications	241
Absolute Maximum Conditions	241
Normal Operating Conditions	241
DAC Characteristics	241
DC Characteristics	242
DC Drive Characteristics AC Test Conditions	242
AC Test Conditions	243
AC Characteristics	
Reference Clock Timing	243
Clock Generator Timing	244
Reset Timing	245
Bus Timing	246
Bus Timing DRAM Timing	254
CKI Output Timing	230
PC Video Timing	258 259
Panel Output Timing	239
Mechanical Specifications	261
Plastic 208-PFP Package Dimensions	261



# **List of Tables**

<u>Table</u>

#### <u>Table</u>

#### Page

#### Page

Feature Differences	7
Display Capabilities	9
Supported Video Modes - VGA	12
Supported Video Modes - Extended	13
Supported Video Modes - High Refresh	13
Vcc Pin to Interface Pin Correspondence	16
Reset/Setup/Test/Standby/Panel-Off Modes	18
Configuration Pin Summary	21
Pin List	25
Pin Descriptions	31
Standby Mode Panel Output Signal Status	41
Standby Mode Memory Output Signal Status.	41
Standby Mode Bus Output Signal Status.	42
I/O Man	43
I/O Map Register Summary - CGA/MDA/Herc Modes	44
Register Summary - EGA Mode	44
Register Summary - VGA Mode	44
Register Summary - Indexed Registers	45
Register Summary - Extension Registers	46
Register Summary - 32-Bit Registers (65545)	49
Register Summary - PCI Confg Regs (65545)	50
Register List - Setup Registers	53
Register List - PCI Configuration	55
Register List - General Control & Status	59
Register List - CGA / Hercules Registers	61
Register List - Sequencer	63
Register List - CRT Controller	67
Register List - Graphics Controller	81
Register List - Attribute Controller	
and VGA Color Palette	89
Register List - Extension Registers	95
Register List - 32-Bit Registers (65545)	155

DRAM Speed vs. Memory Clock Frequency . 166

Parameters - Initial Boot	197
Parameters - Emulation Modes	198
Parameters - Monochrome LCD-DD	
Panel Mode Only	199
Simultaneous Mode Display	200
Parameters - Color TFT LCD	
Panel Mode Only	201
Simultaneous Mode Display	202
Parameters - Color STN-SS LCD	
Panel & Simultaneous Mode Display	203
Parameters - Color STN-DD LCD	
8-bit Interface Extended 4-bit Pack	204
16-bit Interface (with FA)	205
Parameters - Monochrome Plasma	206
Parameters - Monochrome EL	207
Panel Interface Examples Summary	215
DK Board Connector Summary	216
Absolute Maximum Conditions	241
Normal Operating Conditions	241
DAC Characteristics	241
DC Characteristics	242
DC Drive Characteristics	242
AC Test Conditions	243
AC Timing Characteristics	243
Reference Clock	243
Clock Generator	244
Reset	245
Local Bus Clock	246
Local Bus Input Setup & Hold	247
Local Bus Output Valid	248
Local Bus Float Delay	248
VL-Bus LDEV#	249
PCI Bus Frame	250
PCI Bus Stop	252
ISA Bus	253
DRAM Read / Write	254
DRAM Read / Modify / Write	256
DRAM CBR-Refresh	257
DRAM Self-Refresh	257
CRT Output	258
PC Video	258
Panel Output	259
r	



# **List of Figures**

#### **Figure**

#### Page

#### Page

System Diagram Panel Power Sequencing Color Palette / DAC Block Diagram Clock Synthesizer Register Structure	11 19
Pinouts (65540) Pinouts (65545) Pin List Pin Descriptions	24 25

#### **Functional Description**

Clock Synthesizer Register Structure	167
Clock Synthesizer PLL Block Diagram	167
Clock Filter Circuit	169
Clock Power / Ground Layout Example	169
VGA Color Palette DAC Data Flow	170
Possible BitBLT Orientations With Overlap	171
Screen-to-Screen BitBLT	172
BitBLT Data Transfer	173
Differential Pitch BitBLT Data Transfer	174

#### Flat Panel Timing

Monochrome 16 Gray-Level EL	184
Monochrome LCD DD 8-bit Interface	185
Monochrome LCD DD 16-bit Interface	186
Color LCD TFT 9/12/16-bit Interface	187
Color LCD TFT 18/24-bit Interface	188
Color LCD STN 8-bit Interface	189
Color LCD STN 16-bit Interface	190
Color LCD STN-DD 8-bit Interface	
(with Frame Acceleration)	191
Color LCD STN-DD 8-bit Interface	
(without Frame Acceleration)	192
Color LCD STN-DD 16-bit Interface	
(with Frame Acceleration)	193
Color LCD STN-DD 16-bit Interface	
(without Frame Acceleration)	194
· /	

## **Application Schematics**

ISA Bus Interface	210
VL-Bus / 486 Processor Direct Interface	211
PCI Bus Interface	212
Display Memory Interface	213
CRT / Panel Interface	214

## Figure

Flat Panel Interface Schematics

Plasma-16 - Matsushita S804	217
EL-16 - Sharp LJ64ZU50	218
Mono DD - Epson EG9005F-LS	219
Mono DD - Citizen G6481L-FF	220
Mono DD - Sharp LM64P80	221
Mono DD - Sanyo LCM6494-24NTK	222
Mono DD - Hitachi LMG5364XUFC	223
Mono DD - Sanyo LCM-5491-24NAK	224
Mono DD - Epson ECM-A9071	225
Color TFT - Hitachi TM26D50VC2AA	226
Color TFT - Sharp LQ9D011	227
Color TFT - Toshiba LTM-09C015-1	228
Color TFT - Sharp LQ10D311	229
Color TFT - Sharp LQ10DX01	230
Color STN SS - Sanyo LM-CK53-22NEZ	231
Color STN SS - Sanyo LCM5327-24NAK.	232
Color STN SS - Sharp LM64C031	233
Color STN DD - Kyocera KCL6448	234
Color STN DD - Hitachi LMG9720XUFC.	235
Color STN DD - Sharp LM64C08P	236
Color STN DD - Sanyo LCM5331-22NTK	237
Color STN DD - Hitachi LMG9721XUFC.	238
Color STN DD - Tosh. TLX-8062S-C3X	239
Color STN DD - Opt DMF-50351NC-FW	240
Floatrical Spacifications	

### **Electrical Specifications**

Reference Clock Timing Clock Generator Timing	243 244
Reset Timing	245
Local Bus Clock Timing	246
Local Bus '2x' Clock Synch Timing	246
Local Bus Input Setup & Hold Timing	247
Local Bus Output Valid Timing	248
Local Output Float Delay Timing	248
VL-Bus LDEV# Timing	249
PCI Bus Frame Timing	251
PCI Bus Stop Timing	252
ISA Bus Timing	253
DRAM Page Mode Read Cycle Timing	255
DRAM Page Mode Write Cycle Timing	255
DRAM Read/Modify/Write Cycle Timing.	256
DRAM CAS-Before-RAS (CBR) Timing	257
DRAM 'Self-Refresh' Cycle Timing	257
CRT Output Signal Timing	258
PC Video Timing	258
Panel Output Signal Timing	259
Mechanical Specifications	

Plastic 208-PFP Package Dimensions ...... 261



# **Introduction / Overview**

The 65540 / 545 High Performance Flat Panel / CRT Controllers initiate a family of 208-pin, high performance solutions for full-featured notebook / sub-notebook and other portable applications that require the highest graphics performance available. The 65545 is pin-to-pin compatible with the 65540 and adds a sophisticated graphics hardware engine for Bit Block Transfer (BitBLT), line drawing, hardware cursor, and other functions intensively used in Graphical User Interfaces (GUIs) such as Microsoft Windows<sup>™</sup>. The 65540 and 65545 also use the same video BIOS, offering the system manufacturer a wide range of price / performance points while minimizing overhead for system integration and improving time-to-market. The following table indicates feature differences between the 65540 and 65545:

Features	65540	65545
Support for all flat panels	~	<ul> <li>Image: A set of the set of the</li></ul>
VESA Local Bus / 16-bit ISA Bus	>	✓
32-bit PCI Bus		$\checkmark$
Linear Addressing	>	<ul> <li>✓</li> </ul>
Hardware Accelerator		✓
Hardware Cursor		$\checkmark$
Pin Compatible	$\checkmark$	<ul> <li>✓</li> </ul>
BIOS Compatible	$\checkmark$	✓

The 65540 / 545 family achieves superior performance through direct connection to system processor buses up to 32-bits in width. When combined with CHIPS' advanced linear acceleration software driver technology, these devices exhibit exceptional performance compared with devices of similar architecture. The 65540 / 545 architecture provides a fast throughput to video memory, maximizing the capability of today's powerful microprocessors to manipulate graphics operations. Based on the architecture of the 65540, the 65545 adds a powerful 32-bit graphics engine to offload graphics processing from the microprocessor for maximum performance.

Minimum chip-count, low-power graphics subsystem implementations are enabled through the high integration level of the 65540 / 545 family. These devices integrate the VGA-compatible graphics controller, true color RAMDAC, and dual PLL clock synthesizers. The entire graphics subsystem can be implemented with a single 256Kx16 DRAM. The 32-bit local bus interface of the 65540 / 545 family eliminates external buffers.

For maximum performance, the 65540 / 545 supports an additional 256Kx16 DRAM, which provides a 32-bit video memory bus and additional display memory to support resolutions up to 1024x768 with 256 colors, 800x600 with 256 colors, and 640x480 with 16M colors. In addition, the 65540 / 545 family can support PC Video multimedia features while interfacing to a 32-bit local bus and one MByte of video memory.

The 65540 / 545 family supports a wide variety of monochrome and color Single-Panel, Single-Drive (SS) and Dual-Panel, Dual Drive (DD) passive STN and active matrix TFT / MIM LCD, EL, and plasma panels. The 65540 / 545 family supports panel resolutions of 800x600, 1024x768, and 1280x1024. For monochrome panels, up to 64 gray scales are supported. Up to 226,981 different colors can be displayed on passive STN LCDs and up to 16M colors on 24-bit active matrix LCDs using the 65540 / 545 controllers.

The 65540 / 545 family offers a variety of programmable features to optimize display quality. For text modes which do not fill all 480 lines of a standard VGA panel, the 65540 / 545 provides tall font stretching in the hardware. Fast vertical centering and programmable vertical stretching in graphics modes offer more options for handling modes with less than 480 lines. Three selectable color-to-grayscale reduction techniques and SMARTMAP<sup>TM</sup> are available for improving the viewability of color applications on monochrome panels. CHIPS' polynomial FRC algorithm reduces panel flicker on a wider range of panel types with a single setting for a particular panel type.

The 65540 / 545 employs a variety of advanced power management features to reduce power consumption of the display subsystem and extend battery life. The 65540 / 545's internal logic, memory interface, bus interface, and flat panel interfaces can be independently configured to operate at either 3.3 V or 5.0 V. The 65540 / 545 is optimized for minimum power consumption during normal operation and provides two power-saving modes - Panel Off and Standby. During Panel Off mode, the 65540 / 545 turns off the flat panel while



the VGA subsystem remains active. The palette may also be automatically shut off during Panel Off mode to further reduce power consumption. During Standby mode, the 65540 / 545 suspends all CPU, memory and display activities. In this mode, the 65540 / 545 places the DRAM in self-refresh mode and the 65540 / 545 reference input clock can be turned off. The 65540 / 545 also provides a programmable activity timer which monitors VGA activity. After all display activity ceases, the timer will automatically shut down the panel by either disabling the backlight or putting the 65540 / 545 in Panel Off mode.

The 65540 / 545 is fully compatible with the VGA graphics standard at the register, gate, and BIOS levels. The 65540 / 545 provides full backwards compatibility with the EGA and CGA graphics standards without using NMIs. CHIPS and third-party vendors supply fully VGA-compatible BIOS, end-user utilities and drivers for common application programs (e.g., Microsoft Windows<sup>TM</sup>, OS/2, WordPerfect, Lotus, etc.). CHIPS' drivers for Windows include a Big Cursor (to increase the cursor's legibility on monochrome flat panels) and panning / scrolling capability (to increase performance).

#### MINIMUM CHIP COUNT / BOARD SPACE

The 65540 / 545 provides a minimum chip count / board space, yet highly flexible VGA subsystem. The 65540 / 545 integrates a high-performance VGA flat panel / CRT controller, industry-standard RAMDAĆ, clock synthesizer, monitor sense circuitry and an activity timer in a 208-pin plastic flat pack package. In its minimum configuration, the 65540 / 545 requires only a single 256Kx16 DRAM, such that a complete VGA subsystem for motherboard applications can be implemented with just two ICs. This configuration consumes less than 2 square inches (1290 sq mm) of board space and is capable of supporting simultaneous flat panel / CRT display requirements while directly interfacing to a 32-bit local bus. As an option, a second memory chip may be implemented to increase performance (via a 32-bit data path to display memory) and support graphics modes which require more than 512 KBytes of display memory. No external buffers or glue logic are required for the 65540 / 545's bus interface, memory interface, or panel interface. The 65540 / 545 employs separate address and data buses with sufficient drive capability such that the bus can be driven directly. The 65540 / 545 also provides up to 24 bits of panel data with sufficient drive capability such that virtually all flat panels can be driven directly.

#### DISPLAY MEMORY INTERFACE

The 65540 / 545 supports multiple display memory configurations, providing the OEM with the flexibility to use the same VGA controller in several designs with differing cost, power consumption and performance criteria. The 65540 / 545 supports the following display memory configurations:

- One 256Kx16 DRAM (512 KBytes)
- Two 256Kx16 DRAMs (1 MBytes)
- Four 256Kx4 DRAMs (512 KBytes)

Performance is significantly improved when the 65540 / 545 is configured with a 32-bit data path to display memory, which is accomplished by using two 256Kx16 DRAMs. Two 256Kx16 DRAMs support all standard, Super, and Extended VGA resolutions up to 1024x768 256 colors as well as "high" 16bpp color and "true" 24bpp color modes. The table on the following page summarizes the display capabilities of the 65540 / 545.

Display memory control signals are derived from the integrated clock synthesizer's memory clock. The 65540 / 545 serves as a DRAM controller for the system's display memory. It handles DRAM refresh, fetches data from display memory for display refresh, interfaces the CPU to display memory, and supplies all necessary DRAM control signals.

The 65540 / 545 supports 'two-CAS / one-WE' and 'one-CAS / two-WE' 256Kx16 DRAMs. The 65540 / 545 supports the self-refresh features of 256Kx16 DRAMs and certain 256Kx4 DRAMs during Standby mode, enabling the 65540 / 545 to be powered down completely during suspend/resume operation.



CRT Mode Resolution Color <sup>4</sup>		Mono LCD Gray Scales <sup>4</sup>	DD STN LCD Colors <sup>2</sup> , 3, 4	9-Bit TFT LCD Colors 1, 2, 3, 4	Video Memory	Simultaneous Display
320x200	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193	512KB	Yes
640x480	16 / 256K†	16 / 61	16 / 226,981	16 / 185,193	512KB	Yes
640x480	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193	512KB	Yes
800x600	16 / 256K†	16 / 61	16 / 226,981	16 / 185,193	512KB	Yes with 1MB
800x600	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193	512KB	Yes with 1MB
1024x768	16 / 256K†	16 / 61	16 / 226,981	16 / 185,193	512KB	Yes with 1MB
1024x768	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193	1MB	Yes
1280x1024	16 / 256K†	16 / 61	n/a	n/a	1MB	n/a

# 65540 / 545 Display Capabilities

Notes:

1 Larger color palettes and simultaneous colors can be displayed on 12-bit, 18-bit, and 24-bit TFT panels via the 65540 / 545 video input port

2 Includes dithering

3 Includes frame rate control

4 Colors are described as number of simultaneous on-screen colors and number of unique colors available in the color palette

† 256K colors assumes DAC output mode is set to 6 bits of R, G, & B. If DAC is set to 8-bit output mode, the number of available colors is 16M



#### **CPU BUS INTERFACE**

The 65540 / 545 provides a direct interface to:

- 32-bit VL-Bus
- 32-Bit 386/486 CPU local bus
- EISA/ISA (PC/AT) 16-bit bus
- PCI Bus (65545 only)

Strap options allow the user to configure the chip for the type of interface desired. Control signals for all interface types are integrated on chip. All operations necessary to ensure proper functioning in these various environments are handled in a fashion transparent to the CPU. These include internal decoding of all memory and I/O addresses, bus width translations, and generation of necessary control signals.

### HIGH PERFORMANCE FEATURES

The 65540 / 545 includes a number of performance enhancement techniques including:

- Direct 32-bit local bus CPU support
- 32-bit interface to video memory
- Linearly addressable display memory
- 32-bit graphics hardware engine (65545 only)
- 64x64x2 hardware cursor (65545 only)

The 65540 /545 provides an optimized 32-bit path from 32-bit CPUs direct to the video memory. Running the 32-bit local bus of the 65540 / 545 at CPU speeds up to 33 MHz maximizes data throughput and drawing speed for today's powerful CPU architectures. Addressing pixels linearly maximizes the efficiency of software drivers, enabling the CPU to make the most use of the full 32-bit path through the 65540 / 545 controller. Software drivers optimized for linear addressing are available from CHIPS and improve performance up to 80% over standard software methods.

#### 65545 ACCELERATION

Several functions traditionally performed by software have been implemented in hardware in the 65545 to off load the CPU and further improve performance. Three-Operand BitBLT logic supports all 256 logical combinations of Source, Destination, and Pattern. All BitBLTs are executed up to 32-bits per cycle, maximizing the efficiency of memory accesses. A 32-bit color expansion engine allows the host CPU to transfer monochrome "maps" of color images over the system bus at high speeds to the 65545, which decodes the monochrome images into their color Line drawing is also accelerated with form. hardware assistance.

#### 65545 HARDWARE CURSOR

A programmable-size hardware cursor frees software from continuously generating the cursor image on the display. The 65545 supports four types of cursors:

32 x 32	x 2bpp	(and/xor)
64 x 64	x 2bpp	(and/xor)
64 x 64	x 2bpp	(4-color)
128 x 128	x 1bpp	(2-color)

The first two hardware cursor types indicated as 'and/xor' above follow the MS Windows<sup>TM</sup> AND/XOR cursor data plane structure which provides for two colors plus 'transparent' (background color) and 'inverted' (background color inverted). The last two types in the list above are also referred to as 'Pop-Ups' because they are typically used to implement pop-up menu capabilities. Hardware cursor / pop-up data is stored in display memory, allowing multiple cursor values to be stored and selected rapidly. The two or four colors specified by the values in the hardware cursor data arrays are stored in on-chip registers as high-color (5-6-5) values independent of the on-chip color lookup tables.

The hardware cursor can overlay either graphics or video data on a pixel by pixel basis. It may be positioned anywhere within screen resolutions up to 2048x2048 pixels. 64x64 'and/xor' cursors may also be optionally doubled in size to 128 pixels either horizontally and/or vertically by pixel replication.

Hardware cursor screen position, type, color, and base address of the cursor data array in display memory may be controlled via the 32-bit 'DR' extension registers.

#### PC VIDEO / OVERLAY SUPPORT

The 65540 / 545 allows up to 24 bits of external RGB video data to be input and merged with the internal VGA data stream. The 65540 / 545 supports two forms of video windowing: (i) color key input and (ii) X-Y window keying. The X-Y window key input can be used to position the live video window coordinates. The 65540 / 545 can be used in conjunction with Chips and Technologies, Inc. PC Video products to provide portable multimedia solutions.



#### DISPLAY INTERFACE

The 65540 / 545 is designed to support a wide range of flat panel and CRT displays of all different types and resolutions.

#### Flat Panel Displays

The 65540 / 545 supports all flat panel display technologies including plasma, electroluminescent (EL) and liquid crystal displays (LCD). LCD panel interfaces are provided for single panel-single drive (SS) and dual panel-dual drive (DD) configurations. A single panel sequences data similar to a CRT (i.e., sequentially from one area of video memory). In contrast, a dual panel requires video data to be provided alternating from two separate areas of video memory. In addition, a dual drive panel requires the data from the two areas to be provided to the panel simultaneously. Due to its integrated frame buffer and 24-data-line panel interface, the 65540 / 545 supports all panels directly. Support for LCD-DD panels does not require external hardware such as a frame buffer. Support for highresolution, 'high color' flat panels also does not require additional components. The 65540 / 545 handles display data sequencing transparently to applications software, providing full compatibility on both CRT and flat panel displays.


9-bit '512-Color'	12-bit '4096-Color'	Dither	FRC
512 (8 <sup>3</sup> )	4096 (16 <sup>3</sup> )	No	No
3,375 (15 <sup>3</sup> )	29,791 (31 <sup>3</sup> )	No	Yes
24,389 (29 <sup>3</sup> )	226,981 (61 <sup>3</sup> )	Yes	No
185,193 (57 <sup>3</sup> )	1,771,561 (121 <sup>3</sup> )	Yes	Yes

There is currently no standard interface for flat panel displays. Interface signals and timing requirements vary between panel technologies and suppliers. The 65540 / 545 provides register programmable features to allow interfacing to the widest possible range of flat panel displays. The 65540 / 545 provides a direct interface to panels from vendors such as Sharp, Sanyo, Epson, Seiko Instruments, Oki, Toshiba, Hitachi, Fujitsu, NEC, Matsushita/Panasonic, and Planar.

### PANEL POWER SEQUENCING

Flat panel displays are extremely sensitive to conditions where full biasing voltage VEE is applied to the liquid crystal material without enabling the control and data signals to the panel. This results in severe damage to the panel and may disable the panel permanently. The 65540 / 545 provides a simple and elegant method to sequence power to the flat panel display during various modes of operation to conserve power and provide safe operation to the flat panel. The 65540 / 545 provides three pins called ENAVEE, ENAVDD and ENABKL to regulate the LCD Bias Voltage (VEE), the driver electronics logic voltage (VDD), and the backlight voltage (BKL) to provide intelligent power sequencing to the panel. The timing diagram below illustrates the power sequencing cycle. In the 65540 / 545, the power on/off delay time (TPO) is programmable (with a default of 32 mS).

The 65540 / 545 initiates a '<u>panel off'</u> sequence if the STNDBY# input is asserted (low), or if XR52 bit-4 is set to a '1' putting the chip into STNDBY mode. The 65540 / 545 also initiates a '<u>panel off'</u> sequence if the chip is programmed to enter '<u>panel</u> <u>off'</u> mode (by setting extension register XR52 bit-3=1), or if the 'Display Type' is programmed to 'CRT' (extension register XR51 bit-2 transitions from '1' to '0'). The 65540 / 545 initiates a '<u>panel</u> <u>on'</u> sequence if the STNDBY# input is high <u>and</u> the chip is programmed to '<u>panel on'</u> (XR52 bit-3 transitions from a '1' to '0') <u>and</u> 'flat panel display' (XR51 bit-2 is set to '1').



### **CRT Displays**

The 65540 / 545 supports high resolution fixed frequency and variable frequency analog monitors in interlaced and non-interlaced modes of operation. Digital monitor support is also built in.

The 65540 / 545 supports resolutions up to 1024x768 256 colors, 800x600 256 colors or 640x480 16,777,216 colors in 1 MByte display memory configurations, 1024x768 16 colors, 800x600 256 colors in 512 KBytes display memory configurations. The tables starting on the following page list all 65540 / 545 CRT monitor video modes.



							Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	DotClock	Frequency	Frequency	Video	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
0, 1	Text	16	40 x 25	8x8	360x400	28.322	31.5	70	256 KB	A,B,C
0*, 1*			40 x 25	8x14	320x350	25.175				
0+, 1+			40 x 25	8x8	320x200	25.175				
2, 3	Text	16	80 x 25	9x16	720x400	28.322	31.5	70	256 KB	A,B,C
2*, 3*			80 x 25	8x14	640x350	25.175				
2+, 3+			80 x 25	8x8	640x200	25.175				
4	Graphics	4	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
5	Graphics	4	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
6	Graphics	2	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
7	Text	Mono	80 x 25	9x16	720x400	28.322	31.5	70	256 KB	A,B,C
7+			80 x 25	9x14	720x350					
D	Planar	16	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
E	Planar	16	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
F	Planar	Mono	80 x 25	8x14	640x350	25.175	31.5	70	256 KB	A,B,C
10	Planar	16	80 x 25	8x14	640x350	25.175	31.5	70	256 KB	A,B,C
11	Planar	2	80 x 30	8x16	640x480	25.175	31.5	60	256 KB	A,B,C
12	Planar	16	80 x 30	8x16	640x480	25.175	31.5	60	256 KB	A,B,C
13	Packed Pixel	256	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C

Supported Video Modes - VGA Standard

Note: • All of the above VGA standard modes are supported directly in the 65548 BIOS (both 32K and 40K BIOS versions).

• All of the above VGA standard modes are supported at both 3.3V and 5V.

 All VGA modes using 25.175 MHz and 28.322 MHz can also be supported using 32 MHz and 36 MHz respectively. In this case, the horizontal frequency becomes 40.000 KHz and the vertical frequency becomes 89 Hz. (see XR33 bit-7 "ISO Mode Control" for selection of VGA dot clock frequencies)

Note: Not **all** above resolutions can be supported at both 3.3V and 5V.

† Refer to Electrical Specifications section for maximum clock frequencies for 5V and 3.3V operation.

CRT Codes:

- B Multi-Frequency CRT monitor (37.5 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)
- C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s, MultiSync 5D, or equivalent)

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)



Supported Video Modes - Extended Resolution

							1			
				_			Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	DotClock	Frequency			
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
20	4 bit Linear	16	80 x 30	8x16	640x480	25.175	31.5	60	512 KB	A,B,C
22	4 bit Linear	16	100 x 37	8x16	800x600	40.000	37.5	60	512 KB	B,C
24	4 bit Linear	16	128 x 48	8x16	1024x768	65.000	48.5	60	512 KB	С
24 I	4 bit Linear	16	128 x 48	8x16	1024x768	44.900	35.5	43	512 KB	B,C
28I	4 bit Linear	16	128 x 48	8x16	1280x1024	65.000	42.5	39	1 MB	С
30	8 bit Linear	256	80 x 30	8x16	640x480	25.175	31.5	60	512 KB	A,B,C
32	8 bit Linear	256	100 x 37	8x16	800x600	40.000	37.5	60	512 KB	B,C
34	8 bit Linear	256	128 x 48	8x16	1024x768	65.000	48.5	60	1 MB	С
34 I	8 bit Linear	256	128 x 48	8x16	1024x768	44.900	35.5	43	1 MB	B,C
40	15bit Linear	32K	80 x 30	8x16	640x480	50.350	31.5	60	1 MB	A,B,C
41	16bit Linear	64K	80 x 30	8x16	640x480	50.350	31.5	60	1 MB	A,B,C
50	24bit Linear	16M	80 x 30	8x16	640x480	65.000	27.1	51.6	1 MB	B,C
60	Text	16	132 x 25	8x16	1056x400	40.000	30.5	68	256 KB	A,B,C
61	Text	16	132 x 50	8x16	1056x400	40.000	30.5	68	256 KB	A,B,C
6A, 70	Planar	16	100 x 37	8x16	800x600	40.000	38.0	60	256 KB	B,C
72,75	Planar	16	128 x 48	8x16	1024x768	65.000	48.5	60	512 KB	С
72, 75I	Planar	16	128 x 48	8x16	1024x768	44.900	35.5	43	512 KB	B,C
78	Packed Pixel	16	80 x 25	8x16	640x400	25.175	31.5	70	256 KB	A,B,C
79	Packed Pixel	256	80 x 30	8x16	640x480	25.175	31.5	60	512 KB	A,B,C
7C	Packed Pixel	256	100 x 37	8x16	800x600	40.000	37.5	60	512 KB	B,C
7E	Packed Pixel	256	128 x 48	8x16	1024x768	65.000	48.5	60	1 MB	С
7E I	Packed Pixel	256	128 x 48	8x16	1024x768	44.900	35.5	43	1 MB	B,C
76 I	4 bit Planar	16	128 x 48	8x16	1280x1024	65.000	42.5	39	1 MB	С

Note: Support for the modes in the above table is included directly in the BIOS (both 32K and 40K versions). The "I" in the mode # column indicates "Interlaced".

# Supported Video Modes - High Refresh

							Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	DotClock	Frequency	Frequency	Video	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
12*	Planar	16	80 x 30	8x16	640x480	31.500	37.5	75	256 KB	B,C
30	8 bit Linear	256	80 x 30	8x16	640x480	31.500	37.5	75	256 KB	С
79	Packed Pixel	256	80 x 30	8x16	640x480	31.500	37.5	75	512 KB	С
6A, 70	Planar	16	100 x 37	8x16	800x600	49.500	46.9	75	512 KB	С
32	8 bit Linear	256	100 x 37	8x16	800x600	49.500	46.9	75	1 MB	С
7C	Packed Pixel	256	100 x 37	8x16	800x600	49.500	46.9	75	1 MB	С

Note: Not **all** above resolutions can be supported at both 3.3V and 5V.

† Refer to Electrical Specifications section for maximum clock frequencies for 5V and 3.3V operation.

CRT Codes:

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

B Multi-Frequency CRT monitor (37.5 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s, MultiSync 5D, or equivalent)



#### Simultaneous Flat Panel / CRT Display

The 65540 / 545 provides simultaneous display operation with Multi-Sync variable frequency or PS/2 fixed frequency CRT monitors and single panel-single drive LCDs (LCD-SS), dual panel-dual drive LCDs (LCD-DD), and plasma and EL panels (which employ single panel-single drive interfaces). Single drive panels sequence data in the same manner as CRTs, so the 65540 / 545 provides simultaneous CRT display with LCD-SS, Plasma, and EL panels by driving the panels with CRT timing. LCD-DD panels require video data alternating between two separate locations in memory. In addition, a dual drive panel requires data from both locations simultaneously. A framestore area, also called the frame buffer, is required to achieve this operation. The 65540 / 545 innovative architecture implements the frame buffer in an unused area of display memory, reducing chip count and subsystem cost. As an option, an extra 16-bit wide DRAM can be used as an external frame buffer, improving performance while in simultaneous flat panel/CRT modes. The 65540 / 545 provides simultaneous display with monochrome and color LCD-DD panels with a single 256Kx16 DRAM.

#### DISPLAY ENHANCEMENT FEATURES

Display quality is one of the most important features for the success of any flat panel-based system. The 65540 / 545 provides many features to enhance the flat panel display quality.

#### "TRUE-GRAY" Gray Scale Algorithm

A proprietary polynomial-based Frame Rate Control (FRC) and dithering algorithm in the 65540 / 545's hardware generates a maximum of 61 gray levels on monochrome panels. The FRC technique simulates a maximum of 16 gray levels on monochrome panels by turning the pixels on and off over several frames in time. The dithering technique increases the number of gray scales from 16 to 61 by altering the pattern of gray scales in adjacent pixels. The persistence (response time) of the pixels varies among panel manufacturers and models. By re-programming the polynomial (an 8bit value in Extension Register XR6E) while viewing the display, the FRC algorithm can be adjusted to match the persistence of the particular panel without increasing the panel's vertical refresh rate. With this technique, the 65540 / 545 produces up to 61 flicker-free gray scales on the latest fast response "mouse quick" film-compensated mo-nochrome STN LCDs. The alternate method of reducing flicker -- increasing the panel's vertical

refresh rate -- has several drawbacks. As the vertical refresh rate increases, panel power consumption increases, ghosting (cross-talk) increases, and contrast decreases. CHIPS' polynomial FRC gray scale algorithm reduces flicker without increasing the vertical refresh rate.

#### **RGB** Color To Gray Scale Reduction

The 24 bits of color palette data from the VGA standard color lookup table (CLUT) are reduced to 6 bits for 64 gray scales via one of three selectable RGB color to gray scale reduction techniques:

- 1) NTSC Weighting: 5/16 Red 9/16 Green 2/16 Blue
- 2) Equal Weighting: 5/16 Red 6/16 Green 5/16 Blue
- 3) Green Only: 6 bits of Green only

NTSC is the most common weighting, which is used in television broadcasting. Equal weighting increases the weighting for Blue, which is useful for Applications such as Microsoft Windows 3.1 which often uses Blue for background colors. Green-Only is useful for replicating on a flat panel the display of software optimized for IBM's monochrome monitors which use the six green bits of palette data.

#### SmartМар<sup>тм</sup>

SmartMap<sup>TM</sup> is a proprietary feature that can be invoked to intelligently map colors to gray levels in text mode. SmartMap<sup>TM</sup> improves the legibility of flat panel displays by solving a common problem:

Most application programs are optimized for color CRT monitors using multiple colors. For example, a word processor might use a blue background with white characters for normal text, underlined text could be displayed in green, italicized text in yellow, and so on. This variety of colors, which is quite distinct on a color CRT monitor, can be illegible on a monochrome flat panel display if the colors are mapped to adjacent gray scale values. In the example, underlined and italicized text would be illegible if yellow is mapped to gray scale 4, green to gray scale 6 with the blue background mapped to gray scale 5.

SmartMap<sup>™</sup> compares and adjusts foreground and background grayscale values to produce adequate display contrast on flat panel displays. The minimum contrast value and the foreground / background grayscale adjustment values are programmed in the 65540 / 545's Extension Registers. This feature can be disabled if desired.



#### **Text Enhancement**

Text Enhancement is another feature of the 65540 / 545 that improves image quality on flat panel displays. When enabled, the Text Enhancement feature displays Dim White as Bright White, thereby optimizing the contrast level on flat panels. Text Enhancement can be enabled and disabled by changing a bit in one of the Extension Registers.

#### Vertical & Horizontal Compensation

Vertical & Horizontal Compensation are programmable features that adjust the display to completely fill the flat panel display. Vertical Compensation increases the useable display area when running lower resolution software on a higher resolution panel. Unlike CRT monitors, flat panels have a fixed number of scan lines (e.g., 200, 400, 480 or 768 lines). Lower resolution software displayed on a higher resolution panel only partially fills the useable display area. For instance, 350-line EGA software displayed on a 480-line panel would leave 130 blank lines at the bottom of the display and 400-line VGA text or Mode 13 images would leave 80 blank lines at the bottom. The 65540 / 545 offers the following Vertical Compensation techniques to increase the useable screen area:

<u>Vertical Centering</u> displays text or graphics images in the center of the flat panel, with a border of unused area at the top and bottom of the display. <u>Automatic Vertical Centering</u> automatically adjusts the Display Start address such that the unused area at the top of the display equals the unused area at the bottom. <u>Non-Automatic Vertical Centering</u> enables the Display Start address to be set (by programming the Extension Registers) such that text or graphics images can be positioned anywhere on the display.

Line replication (referred to as "stretching") duplicates every Nth display line (where N is programmable), thus stretching text characters and graphic images an adjustable amount. The display can be stretched to completely fill the flat panel area. Double scanning, a form of line replication where every line is replicated, is useful for running 200-line software on a 400-line panel or 480-line software on a 1024-line panel.

<u>Blank line insertion</u>, inserts N lines (where N is programmable) between each line of text characters. Thus text can be evenly spaced to fill the entire panel display area without altering the height and shape of the text characters. Blank line insertion can be used in text mode only. The 65540 / 545 implements the Tall Font<sup>TM</sup> scheme so that there are very few blank lines on the flat panel in text modes. For example, using an 8x19 Tall Font<sup>TM</sup> would fill 475 lines on a 480-line panel in VGA mode 3. Lines 1, 9, 12 of the 16 line font may be replicated to generate the 8x19 font. Alternately, line 0 may be replicated twice and line 15 replicated once. The Tall Font<sup>TM</sup> scheme is implemented in hardware thereby avoiding any compatibility issues.

Each of these Vertical Compensation techniques can be controlled by programming the Extension Registers. Each Vertical Compensation feature can be individually disabled, enabled, and adjusted. A combination of Vertical Compensation features can be used by adjusting the features' priority order. For example, text mode vertical compensation consists of four priority order options:

- Double Scanning+Line Insertion, Double Scanning, Line Insertion
- Double Scanning+Line Insertion, Line Insertion, Double Scanning
- Double Scanning+Tall Fonts, Double Scanning, Tall Fonts
- Double Scanning+Tall Fonts, Tall Fonts, Double Scanning

Text and graphics modes offer two Line Replication priority order options:

- Double Scanning+ Line Replication, Double Scanning, Line Replication
- Double Scanning+ Line Replication, Line Replication, Double Scanning

Horizontal Compensation techniques include Horizontal Compression, Horizontal Centering, and Horizontal Doubling. Horizontal Compression will compress 9-dot text to 8-dots such that 720-dot text in Hercules modes will fit on a 640-dot panel. Automatic Horizontal Centering automatically centers the display on a larger resolution panel such that the unused area at the left of the display equals the unused area at the right. Non-Automatic Horizontal Centering enables the left border to be set (by programming the Horizontal Centering Extension Register) such that the image can be positioned anywhere on the display. Automatic Horizontal Doubling will automatically double the display in the horizontal direction when the horizontal display width is equal to or less than half of the horizontal panel size.



#### ADVANCED POWER MANAGEMENT

#### Normal Operating Mode

The 65540 / 545 is a full-custom, sub-micron CMOS integrated circuit optimized for low power consumption during normal operation. The 65540 / 545 provides CAS-before-RAS refresh cycles for the DRAM display memory. The 65540 / 545 provides "mixed" 3.3V and 5.0V operation by providing dedicated Vcc pins for the 65540 / 545's internal logic, bus interface, memory interface, and display interface. If the 65540 / 545 internal logic operates at 3.3V, the memory, bus, and panel interfaces can independently operate at either 3.3V or 5.0V. The clock Vcc must be the same as the Vcc of the internal logic. The 65540 / 545 provides direct interface to 386/486 local bus which conserves power when 3.3V microprocessors are A flexible clock synthesizer is used to used. generate independent memory and video clocks. The 65540 / 545's performance-enhancement features minimize the memory clock frequency (and thus power consumption) required to achieve a given performance level. The 65540 / 545's proprietary gray scaling algorithm produces a flicker-free display with a minimum video clock and panel vertical refresh rate. (Note: the power consumption of the controller increases linearly with video clock frequency).

#### Panel Off Mode

In 'Panel Off' mode, the 65540 / 545 turns off both the flat panel and CRT interface logic. The VGA subsystem remains active, such that the CPU can read/write display memory and I/O registers. The 65540 / 545's video clock can be reduced significantly, saving power. Panel Off mode is activated by programming Extended Register XR52 bit-3=1.

#### Standby Mode

In 'Standby' mode, the 65540 / 545 suspends all CPU, memory and display activities. The 65540 / 545 places the DRAM in its self-refresh mode of operation, and the 65540 / 545's clock can be shut off. The VGA subsystem dissipates a minimum amount of power during Standby. Since the 65540 / 545 is a fully static device, the contents of the controller's registers and on-chip palette are maintained during Standby. Therefore, Standby mode provides fast Suspend / Resume modes. The Standby mode may be activated by forcing the STNDBY# pin low or programming XR52 bit-4 to The state of all 65540 / 545 pins during '1'. Standby mode is summarized in the tables on the following page.

#### **CRT Power Management (DPMS)**

The 65540 / 545 supports the VESA DPMS (Display Power Management Signaling) protocol. This includes the ability to independently stop HSYNC and/or VSYNC and hold them at a static level to signal the CRT to enter various power-saving states. Additionally, the RAMDAC may be powered down and the clock frequencies lowered for further power savings.

#### Mixed 3.3V and 5.0V Operation

The 65540 supports operation at either  $5.0V \pm 10\%$  or  $3.3V \pm 0.3V$ . The 65540 also provides "mixed" 5V and 3.3V operation by providing dedicated Vcc pins for the 65540's internal logic, bus interface, memory interface, and display interface. Each dedicated Vcc can be either 5V or 3.3V, such that the 65540 internal logic operates at 3.3V and the various interfaces at either 3.3V or 5V. The clock VCC must be the same as the Vcc of the internal logic. The following table shows the relationship between the VCC inputs to the 65540 and the interface pins controlled by each Vcc input.

Vcc Pins	Interface	Pins Affected
80, 181	Internal Logic	
9, 42	Bus	1-54, 178-201, 207
158	Memory A	145-177
142	Memory B	123-144
108	Memory C	90-122
66	Display	61-89
205, 206	Clock*	203, 204
59	DAC	55,57,58,60

\* Must be same as the Vcc of the internal logic.

The 65545B1/B2 and 65545B1-5/B2-5 are the same part (die) that has been tested for operation at different voltage requirements.

The 65545B1/B2 provides a dedicated Vcc (Voltage) pins for the internal logic, clock synthesizer, bus interface, memory interface and the display interface. Each dedicated Vcc can be either 5V or 3.3V independently except for the internal core and clock synthesizer which must be at the same voltage level.

The 65545B1-5/B2-5 limits the internal core and clock synthesizer Vcc to 5V only operation and meets all 5V data sheet requirements.



### **CPU ACTIVITY INDICATOR / TIMER**

The 65540 / 545 provides an output pin called ACTI (pin 53) to facilitate an orderly power-down sequence. The ACTI output is an active high signal which is driven high every time a valid VGA memory read/write operation or VGA I/O read/write operation is executed by the CPU. This signal may be used by power management circuitry to put the 65540 / 545 in Panel Off or Standby power down modes. The 65540 / 545 may also evoke its own low power operation by using the activity timer which monitors the ACTI signal. The activity timer will either disable the backlight or evoke Panel Off mode after a specified time interval. This time interval is programmed in 30 second intervals via Extension Register XR5C.

#### FULL COMPATIBILITY

The 65540 / 545 is fully compatible with the IBM<sup>TM</sup> VGA standard at the hardware, register, and BIOS level. The 65540 / 545 also provides enhanced backward compatibility to EGA<sup>TM</sup> and CGA<sup>TM</sup> standards without using NMIs. These controllers include a variety of features to provide compatibility on flat panel displays in addition to CRT monitors. Internal compensation techniques ensure that industry-standard software designed for different displays can be executed on the single flat panel used in an implementation. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software.

### Write Protection

The 65540 / 545 has the ability to write protect most of the standard VGA registers. This feature is used to provide backwards compatibility with software written for older generation display types. The write protection is grouped into register sets and controlled by the Write Protect Register (XR15).

#### **Extension Registers**

The 65540 / 545 employs an "Extension" Register set to control its enhanced features. These Extension Registers provide control of the flat panel interface, flat panel timing, vertical compensation, SMARTMAP<sup>TM</sup>, and Backwards Compatibility. These registers are always accessible as an index/data register set at port addresses 3D6-3D7h. None of the unused bits in the regular VGA registers are used for extensions.

#### **Panel Interface Registers**

Flat Panel Interface characteristics are controlled by a subset of the Extension Registers. These Registers select the panel type, data formatting, panel configuration, panel size, clock selection and video polarity. Since the 65540 / 545 is designed to support a wide range of panel types and sizes, the control of these features is fully programmable. The video polarity of text and graphics modes is independently selectable to allow black text on a white background and still provide normal graphics images.

#### **Alternate Panel Timing Registers**

Flat panel displays usually require sync signal timing that is different from a CRT. To provide full compatibility with the IBM VGA standard, alternate timing registers are used to allow independent timing of the sync signals for flat panel displays. Unlike the values programmed into the standard CRT timing registers, the value programmed into the alternate timing registers is dependent on the panel type used and is independent of the display mode.

#### **Context Switching**

For support of multi-tasking, windowing, and context switching, the entire state of the 65540 / 545 (internal registers) is readable and writable. This feature is fully compatible with IBM's VGA. Additional registers are provided to allow read back of internal latches not readable in the IBM VGA.



#### **RESET, SETUP, AND TEST MODES**

#### **Reset Mode**

When this mode is activated by pulling the RESET# pin low, the 65540 / 545 is forced to VGA-compatible mode and the CRT is selected as the active display. In addition, the 65540 / 545 is disabled; it must be enabled after deactivating the RESET# pin by writing to the Global Enable Register (102h in Setup Mode for ISA bus configurations <u>or</u> to port 3C3h or Local Bus configurations). Access to all Extension Registers is always enabled after reset (at 3D6/3D7h). The RESET# pin must be active for at least 64 clock cycles.

#### Setup Mode

In this mode, only the Global Enable register is accessible. In IBM-compatible PC implementations, setup mode is entered by writing a 1 to bit-4 of port 46E8h. This port is incorporated in the 65540 / 545. While in Setup mode, the video output is active if it was active prior to entering Setup mode and inactive if it was inactive prior to entering Setup mode. After power up, video BIOS can optionally disable the video 46E8 or 3C3 registers (via XR70) for compatibility in case other non-IBM-compatible peripheral devices use those ports.

#### **Tri-State Mode**

In this mode, all output pins of the 65540 / 545 chip may be disabled for testing of circuitry external to the chip. The 65540 / 545 will enter Tri-State mode if it sees a rising edge on XTALI during RESET with one of the display memory data pins pulled low (MAD0 pin 162). The 65540 / 545 will exit Tri-State mode with the enabling memory data pin (MAD0) high or RESET# low.

#### ICT (In-Circuit Test) Mode

In this mode, all digital pins of the 65540 / 545 chip may be tested individually to determine if they are properly connected (the analog RGB and RESET# pins cannot be tested in ICT mode). The 65540 / 545 will enter ICT mode if it sees a rising edge on XTALI during RESET with one of the display memory data pins pulled low (a different pin from the one used to enable Tri-state mode: MAD1). In ICT mode, all digital signal pins become inputs which are part of a long path starting at ENAVDD (pin 62) and proceeding to lower pin numbers around the chip to pin 1 (except analog pins 55, 57, 58, and 60) then to pin 208 and ending at VSYNC (pin 64). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time (XTALI last) and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XTALI with either of the enabling memory data pins high or RESET# low will exit ICT mode. As a side effect, ICT mode effectively Tri-States all pins except VSYNC.

Mode of Operation	RESET# <u>Pin††</u>	STNDBY# <u>Pin</u>	Display Memory <u>Access</u>	Video <u>Output</u>
Reset	Low	XXX		
Setup			No	Yes
Test			No	Yes
Standby <sup>†</sup>	High	Low	No	No
Panel-Off††	High	High	Yes	No

Reset / Setup / Test / Standby / Panel-Off Mode Summary



#### **CHIP ARCHITECTURE**

The 65540 / 545 integrates six major internal modules:

#### Sequencer

The Sequencer generates all CPU and display memory timing. It controls CPU access of display memory by inserting cycles dedicated to CPU access. It also contains mask registers which can prevent writes to individual display memory planes.

#### **CRT Controller**

The CRT Controller generates all the sync and timing signals for the display and also generates the multiplexed row and column addresses used for both display refresh and CPU access of display memory.

#### **Graphics Controller**

The Graphics Controller interfaces the 8, 16, or 32bit CPU data bus to the 32-bit internal data bus used by the four planes (Maps) of display memory. It also latches and supplies display memory data to the Attribute Controller for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller can also perform any one of several types of logical operations on data while reading it from or writing it to display memory or the CPU data bus.

#### **Attribute Controller**

The Attribute Controller generates the 4-bit-wide video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and 16 color


graphic modes the 4-bit pixel data acts as an index into a set of 16 internal color look-up registers which generate a 6-bit color value. Two additional bits of color data are added to provide an 8-bit address to the VGA color palette. In 256-color modes, two 4-bit values may be passed through the color look-up registers and assembled into one 8-bit video data value. In high-resolution 256-color modes, an 8-bit video data value may be provided directly, bypassing the attribute controller color lookup registers. Text and cursor blink, underline and horizontal scrolling are also the responsibility of the Attribute Controller.

#### VGA / Color Palette DAC

The 65540 / 545 integrates a VGA compatible triple 6-bit Color Lookup Table (sometimes referred to as a "CLUT" or just "LUT") and high speed 6/8-bit DACs. Additionally true color bypass modes are supported displaying color depths of up to 24bpp (8-red, 8-green, 8-blue). The palette DAC can switch between true color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true color bitmap which may overlay on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is handled by holding RDY in the ISA configuration and by delaying RDY# for VL-Bus and local bus interfaces.

Extended RAMDAC display modes are selected in the Palette Control Register (XR06). Two 16bpp formats are supported: 5-red, 5-green, 5-blue Targa format and 5-red, 6-green, 5-blue XGA format. The internal Palette / DAC may also be disabled via the Palette Control Register (XR06).






#### **Clock Synthesizers**

Integrated clock synthesizers support all pixel clock (VCLK) and memory clock (MCLK) frequencies which may be required by the 65540 / 545. Each of the two clock synthesizers may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. The

frequencies are set via a programmable 18-bit divisor value which contains fields for Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control. A block diagram showing the clock synthesizer registers is included below. Refer to the Functional Description section of this document for additional information.





#### **CONFIGURATION INPUTS**

The 65540 / 545 can read up to nine configuration bits. These signals are sampled on memory address bus AA0-AA8 on the trailing edge of Reset. The 65540 / 545 implements pull-up resistors on-chip on all configuration input pins. If the user wishes to force a certain option, then a 4.7K ohm resistor may be used to pull-down the desired configuration pin.

65540 / 545	5						
Pin #	Signal	Active	Functionality				
145	LB#	Low	Bus Configuration				
146	ISA#	Low	Bus Configuration				
147	2X#	Low	2xCPU Clock Select				
148		Low	Reserved				
149		Low	Reserved (Do Not Use)				
150	OS#	Low	External Oscillator Select				
151	AD#	Low	ENABKL/ACTI=A26,A27				
152	TS#	Low	Test Mode Enable				
153	LV#	Low	Low Voltage Select				
2X#	ISA#	LB#					
(AA2)	(AA1)	(AA0)	) Bus Functionality				
	()						
	Pin 146	Pin 14					
	· · ·		5				
Pin 147	Pin 146	Pin 14	5 Reserved				
Pin 147           Low	<b>Pin 146</b> Low	Pin 14 Low	5 Reserved Reserved				
Pin 147 Low Low	Pin 146 Low Low	Pin 14 Low High	5 Reserved Reserved Reserved				
Pin 147LowLowLow	Pin 146 Low Low High	Pin 14 Low High Low	5 Reserved Reserved Reserved 32-bit CPU Bus (2x clk)				
Pin 147LowLowLowLow	Pin 146 Low Low High High	Pin 14 Low High Low High	5 Reserved Reserved Reserved 32-bit CPU Bus (2x clk) Reserved				
Pin 147LowLowLowHigh	Pin 146 Low Low High High Low	Pin 14 Low High Low High Low	5       Reserved         A       Reserved         A       Reserved         A       32-bit CPU Bus (2x clk)         Reserved       16-bit ISA Bus				

AA2 determines the CPU clock rate for purposes of local bus implementation (0=2x CPU clock, 1=1x CPU clock). AA3 has no hardware function, but the status of the pin is latched in extension register 1 bit 3 on reset so it may be used to input systemspecific information. AA4 is reserved and should be sampled high on reset. AA5, if forced to 0, indicates that a reference frequency of 14.31818 MHz must be input on XTALI (pin 203). AA6 selects between ACTI/ENABKL and A26-27 on pins 53-54 (default is ENABKL and ACTI). AA7, when forced low, enables clock test mode (VCLK and MCLK are output on A24-25 (pins 29-30). AA8, when forced low, selects 3.3V level of operation for the internal logic and the clock core.

#### VIRTUAL SWITCH REGISTER

The 65540 / 545 implements a 'virtual switch register'. In 'EGA' mode, the sense bit of the Feature control register (3C2 bit 4) may be set up to

read a selected bit from the 'virtual switch register' (an extension register set up by BIOS at initialization time) instead of reading the state of the internal comparator output.

#### LIGHT PEN REGISTERS

In the CGA and Hercules modes, the contents of the Display Address counter are saved at the end of the frame before being reset. The saved value can be read in the CRT Controller Register space at indices 10h and 11h. This allows simulation of a light pen hit in CGA and Hercules modes.

#### **BIOS ROM INTERFACE**

In typical ISA bus and VL-Bus applications, the 65540 / 545 is placed on the motherboard and the video BIOS is integrated with the system BIOS (in PCI Bus, the video BIOS is <u>always</u> included in the system BIOS). A separate signal (ROMCS#) is generated on the A24 pin for ISA bus or may be created external to the 65540 / 545 for implementing a separate external ROM BIOS.

Typically, an 8-bit BIOS is implemented with one external ROM chip. A 16-bit dedicated video BIOS ROM could be implemented with the 65540 / 545 if required using two BIOS ROM chips, an external PAL, and a 74LS244 buffer. However, a higher-performance and lower-cost video system will result from implementation of the video BIOS as either an 8-bit dedicated video BIOS ROM or as part of the system BIOS and having the video BIOS be copied into system RAM by the system BIOS on startup.

Chips and Technologies, Inc. supplies a video BIOS that is optimized for the 65540 / 545 hardware. The BIOS supports the extended functions of the 65540 / 545, such as switching between the flat panel and the CRT, SMARTMAP<sup>TM</sup>, Vertical Compensation, and palette load/save. The BIOS Modification Program (BMP) enables OEMs to tailor their feature set by programming the extended functions. CHIPS offers the BIOS as a standard production version, a customized version, or as source code.

### PACKAGE

The 65540 / 545 is available in a EIAJ-standard 208-pin plastic flat pack with a 28 x 28 mm body size and 0.5 mm (19.7 mil) lead pitch.




### APPLICATION SCHEMATIC EXAMPLES

This document includes application schematic examples of the following:

- 1. Bus Interface 16-bit EISA/ISA Bus Bus Interface - 32-bit 486 Local Bus (1x Clock) Bus Interface - 32-bit VL-Bus (1x Clock) Bus Interface - 32-bit PCI Bus
- 2. Display Memory Interface
- 3. CRT / Panel Interface
- 4. PC Video Interface






†† In Test mode, pin 29 becomes VCLKOUT and pin 30 becomes MCLKOUT

ttt In 65540 ES Silicon reset is active high (RESET); in all following revisions reset is active low (RESET#).





† In 2x clock mode, pin 23 becomes CRESET instead of RDYRTN#

†† In Test mode, pin 29 becomes VCLKOUT and pin 30 becomes MCLKOUT



Pin Name		Dir	Drive	Pin Nan	ne		Pin #	Dir	Drive	Pin Name	Pin #	Dir	Drive
A2	179	In	—	D0		"AD0"	51	I/O	8mA	MBD4	131	I/O	2mA
A3	180	In	—	D1		"AD1"	50		8mA	MBD5	132		2mA
A4	182	In	_	D2		"AD2"	49	I/O	8mA	MBD6	133	I/O	2mA
A5	183	In	_	D3		"AD3"	48	I/O	8mA	MBD7	134	I/O	2mA
A6	185	In	—	D4		"AD4"	47	I/O	8mA	MBD8	135	I/O	2mA
A7	186	In	—	D5		"AD5" "AD6"	46	I/O	8mA	MBD9	136	I/O	
A8 A9	187 188	In In	_	D6 D7		"AD6" "AD7"	45 44	I/O I/O	8mA 8mA	MBD10 MBD11	137 138	I/O I/O	2mA 2mA
A10	189	In	_	D7 D8		"AD7	44	I/O	8mA	MBD11 MBD12	140	I/O I/O	2mA 2mA
All	190	In	_	D0 D9		"AD9"	40	I/O	8mA	MBD12 MBD13	140	I/O	2mA
A12	191	In	_	D10		"AD10"	38	I/O	8mA	MBD14	143	I/O	2mA
A13	192	In		D11		"AD11"	37	Ι/Ο	8mA	MBD15	144	Ι/Ο	2mA
A14	193	In	_	D12		"AD12"	36	I/O	8mA	MCD0 (VB2)	106	I/O	2mA
A15	194	In	_	D13		"AD13"	35	I/O	8mA	MCD1 (VB3)	107	I/O	2mA
A16	195	In	_	D14		"AD14"	34	I/O	8mA	MCD2 (VB4)	109	I/O	2mA
A17 (LA17)	196	In	_	D15		"AD15"	33	I/O	8mA	MCD3 (VB5)	110	I/O	2mA
A18 (LA18)	197	In	—	D16	(ZWS#)	"AD16"	20	I/O	8mA	MCD4 (VB6)	111	I/O	2mA
A19 (LA19)	198	In	_		· /	"AD17"	19	I/O	8mA	MCD5 (VB7)	112	I/O	2mA
A20 (LA20)	199	In	—		(IOCS16#)		18	I/O	8mA	MCD6 (VG2)	113	I/O	2mA
A21 (LA21)	200	In	—	D19		"AD19"	17	I/O	8mA	MCD7 (VG3)	114	I/O	2mA
A22 (LA22) "CLK"	201	In	—	D20		"AD20"	16	I/O	8mA	MCD8 (VG4)	115		2mA
A23 (LA23)	28	In L/O	~	D21		"AD21"	15	I/O	8mA	MCD9 (VG5) MCD10 (VG6)	116	I/O	2mA
A24 (ROMCS#) "PERR#" A25 (IRQ) "SERR#"	29 30	I/O I/O	8mA 8mA	D22 D23		"AD22" "AD23"	14 13	I/O I/O	8mA 8mA	MCD10 (VG6) MCD11 (VG7)	117 118	I/O I/O	2mA 2mA
AA0 (CFG0) (LB#)	145	I/O I/O	4mA	D25 D24		AD25 "AD24"	8	I/O I/O	8mA	MCD11 (VG7) MCD12 (VR2)	118	1/O I/O	2mA 2mA
AA0 $(CFG1)$ $(LB#)$ AA1 $(CFG1)$ $(ISA#)$	145	I/O	4mA	D24 D25		"AD24"	7	I/O	8mA	MCD12 (VR2) MCD13 (VR3)	120	I/O	2mA
AA2 (CFG2) (2X#)	140	I/O	4mA	D25 D26		"AD25"	6	I/O	8mA	MCD13 (VR3) MCD14 (VR4)	120	I/O	2mA
AA3 (CFG3)	148	I/O	4mA	D20 D27		"AD20	5	I/O	8mA	MCD15 (VR5)	121	I/O	2mA
AA4 (CFG4)	149	Ι/Ο	4mA	D28		"AD28"	4	Ι/Ο	8mA	MGNDA (Memory A)	161	_	
AA5 (CFG5) (OS#)	150	I/O	4mA	D29		"AD29"	3	I/O	8mA	MGNDB (Memory B)	139		_
AA6 (CFG6) (AD#)	151	I/O	4mA	D30		"AD30"	2	I/O	8mA	MGNDC (Memory C)	105		
AA7 (CFG7) (TS#)	152	I/O	4mA	D31		"AD31"	1	I/O	8mA	M/IO# (AEN) "PAR"	31	I/O†	$4 \mathrm{mA}$
AA8 (CFG8) (LV#)	153	I/O	4mA	DGND	(Display)		63		—	MVCCA (Memory A)	158		
AA9 (32KHZ) (VR0)	154	I/O	4mA	DGND	(Display)		89	—	—	MVCCB (Memory B)	142	—	—
ACTI (A26) (VB0)	53	I/O	8mA	DVCC	(Display)		66			MVCCC (Memory C)	108	_	_
ADS# (ALE) "FRAME#"	22	In	—	ENABK	. ,	(VB1)	54		8mA	OEAB#	155		4mA
AGND	56		—	ENAVD		r \	62		8mA	OEC# (VR1)	100	I/O	4mA
AVCC	59		—		E(ENABK	L)	61		8mA	PO	71		8mA
BE0# (A0) "C/BE0#" BE1# (BHE#) "C/BE1#"	43 32	In In	_	FLM GREEN			67 58	Out	8mA	P1 P2	72 73		8mA 8mA
BE2# (A1) "C/BE2#"	21	In	_	HSYNC			65		12mA	P3	74		8mA
BE3# (RFSH#) "C/BE3#"	10	In	_	IGND	(Internal	Logic)	03 77	<u> </u>	<u> </u>	P4	75		8mA
BLUE	57	Out	_	IGND	(Internal		184			P5	76		8mA
BGND (Bus)	12	_	_	IVCC	(Internal		80		_	P6	78		8mA
BGND (Bus)	26	_	_	IVCC	(Internal		181			P7	79	Out	8mA
BGND (Bus)	39	_	_	LCLK	(IORD#)		27	In	_	P8	81	Out	8mA
BGND (Bus)	52	—	—	LDEV#		"DEVSEL	#" 25		12mA		82	Out	8mA
BVCC (Bus)	9	—	—		(RDY)	"TRDY#"	24	Out	12mA		83	Out	8mA
BVCC (Bus)	42	_	_	LP	(BLANK		68		8mA	P11	84		8mA
CA0 (P16)	90		4mA	M	(BLANK	/	69		8mA	P12	85		8mA
CA1 (P17)	91		4mA	MAD0	(TSENA#	·	162		2mA	P13	86		8mA
CA2 (P18)	92		4mA	MAD1	(ICTENA	<del>#</del> )	163		2mA	P14	87		8mA
CA3 (P19)	93		4mA	MAD2			164		2mA	P15	88		8mA
CA4 (P20)	94 05		4mA	MAD3			165		2mA 2mA	RASA#	156		4mA
CA5 (P21) CA6 (P22)	95 96		4mA 4mA	MAD4			166 167		2mA 2mA	RASB# RASC# (KEY)	123 101		4mA 4mA
CA6 (P22) CA7 (P23)	96 97		4mA 4mA	MAD5 MAD6			167		2mA 2mA	RRTN# <memw#>"IRDY#"</memw#>	23	I/O In	4mA
CA7 (P25) CA8 (VG1)	97 98		4mA 4mA	MAD0 MAD7			168		2mA 2mA	RED	23 60	Out	_
CA8 (VG1) CA9 (VG0)	98 99		4mA 4mA	MAD7 MAD8			109		2mA 2mA	RESET# (540 Rev 0=RESE		In	_
CASAH#(CASA#)	159		4mA	MAD8			170		2mA 2mA	RSET (540 KeV 0-KESE)	55	In	_
CASAL# (WEAL#)	160		4mA	MAD10			172		2mA	SHFCLK	70		8mA
CASBH# (CASB#)	125		4mA	MAD11			173		2mA	STNDBY#	178	In	
CASBL# (WEBL#)	126		4mA	MAD12			174		2mA	VSYNC	64		12mA
CASCH# (CASC#) (VR7)	103		4mA	MAD13			175		2mA	WEA# (WEAH#)	157		4mA
CASCL# (WECL#)(VR6)	104		4mA	MAD14			176		2mA	WEB# (WEBH#)	124		4mA
CGND0 (Clock)	202	_	—	MAD15			177	I/O	2mA	WEC# (WECH# (PCLK)	102	Out	$4\mathrm{mA}$
CGND1 (Clock)	208	_	—	MBD0			127		2mA	W/R# (MEMR#) "IDSEL"		In	_
CVCC0 (Clock)	205		—	MBD1			128		2mA	XTALI	203	In	_
CVCC1 (Clock)	206		. —	MBD2			129		2mA	XTALO	204		
Note: $Drive = 5V low drive$	and 3	V hig	gh driv	MBD3			130	I/O	2mA	† I/O in 65545 only for PC	I, In f	or 65	540



#### **PIN LIST - BUS INTERFACE**

	Туре	<b>VCC</b> Plane	Іон	IOL	Load	65545 PCI Bus	VL-Bus	CPUDirectLB	ISA Bus
207	În	Bus	_	_	_	RESET#	RESET#	RESET#	RESET#
25	I/O	Bus	-12	12	150	DEVSEL#	LDEV#	LDEV#	IOWR#
24	Out	Bus	-12	12	150	TRDY#	LRDY#	LRDY#	RDY
23	In	Bus	_	_	_	IRDY#	RDYRTN#	CRESET	MEMW#
11	I/O	Bus	-4	4	150	IDSEL	W/R#	W/R#	MEMR#
31	I/O	Bus	-4	4	150	PAR	M/IO#	M/IO#	AEN
22	In	Bus	_	_	_	FRAME#	ADS#	ADS#	ALE
27	In	Bus	_	_	_	STOP#	LCLK	CLK2X	IORD#
32	In	Bus	_	_	_	C/BE1#	BE1#	BE1#	BHE#
10	In	Bus	_	_	_	C/BE3#	BE3#	BE3#	RFSH#
43	In	Bus	_	_	_	C/BE0#	BE0#	BE0#	A0
21	In	Bus	_	_	_	C/BE2#	BE2#	BE2#	A1
179	In	Bus	_	_	_	_	A2	A2	A2
180	In	Bus	—	_	_	_	A3	A3	A3
182	In	Bus	—	_	_	_	A4	A4	A4
183	In	Bus	_	_	_	_	A5	A5	A5
185	In	Bus	_	_	_	_	A6	A6	A6
186	In	Bus	—	—	_	_	A7	A7	A7
187	In	Bus	_	—	—	_	A8	A8	A8
188	In	Bus	—	_	_	_	A9	A9	A9
189	In	Bus	_	—	—	_	A10	A10	A10
190	In	Bus	_	—	—	_	A11	A11	A11
191	In	Bus	_	—	—	_	A12	A12	A12
192	In	Bus	_	—	—	_	A13	A13	A13
193	In	Bus	_	—	—	_	A14	A14	A14
194	In	Bus	_	_	_	—	A15	A15	A15
195	In	Bus	_	_	_	_	A16	A16	A16
196	In	Bus	_	_	_	_	A17	A17	LA17
197	In	Bus	_	_	_	_	A18	A18	LA18
198	In	Bus	_	_	_	_	A19	A19	LA19
199	In	Bus	_	_	_	_	A20	A20	LA20
200	In	Bus	_	_	_	_	A21	A21	LA21
201	In	Bus	_	_	_	CLK	A22	A22	LA22
28	In	Bus	_	_	_	_	A23	A23	LA23
29	I/O	Bus	-8	8	150	PERR#††	A24††	A24††	ROMCS#††
30	I/O	Bus	-8	8	150	SERR#††	A25††	A25††	IRQ††
53	I/O	Bus	-8	8	150	ACTI	A26 †	A26 †	ACTI
54	I/O	Bus	-8	8	150	ENABKL	A27 †	A27 †	ENABKL

<sup>†</sup> These two pins usually function as ACTI and ENABKL, but can be reconfigured as additional address msbs (for 386/486/VL-Bus only) via configuration bit-6 (see other tables and pin descriptions for more details)

†† In internal clock synthesizer test mode, MCLK is output on A25 and VCLK is output on A24.

LB#	ISA#	2X#	BuConfiguration
1	1	1	VL-Bus (1x clock) Pin-23 = RDYRTN#
1	1	0	CPU-Direct $(2x \text{ clock})$ Pin-23 = CRESET
1	0	1	ISA Bus
1	0	0	-reserved-
0	1	1	PCI Bus (65545 only)
0	1	0	-reserved-
0	0	1	-reserved-
0	0	0	-reserved-

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF



### **PIN LIST - BUS INTERFACE**

Pin#	Туре	<u>Vcc</u> Plane	<u>Іон</u>	Iol	Load	65545 PCI Bus	<u>VL-Bus</u>	<b><u>CPUDirectLB</u></b>	ISA Bus
51	I/O	Bus	-8	8	150	AD0	D0	D0	D0
50	I/O	Bus	-8	8	150	AD1	D1	D1	D1
49	I/O	Bus	-8	8	150	AD2	D2	D2	D2
48	I/O	Bus	-8	8	150	AD3	D3	D3	D3
47	I/O	Bus	-8	8	150	AD4	D4	D4	D4
46	I/O	Bus	-8	8	150	AD5	D5	D5	D5
45	I/O	Bus	-8	8	150	AD6	D6	D6	D6
44	I/O	Bus	-8	8	150	AD7	D7	D7	D7
41	I/O	Bus	-8	8	150	AD8	D8	D8	D8
40	I/O	Bus	-8	8	150	AD9	D9	D9	D9
38	I/O	Bus	-8	8	150	AD10	D10	D10	D10
37	I/O	Bus	-8	8	150	AD11	D11	D11	D11
36	I/O	Bus	-8	8	150	AD12	D12	D12	D12
35	I/O	Bus	-8	8	150	AD13	D13	D13	D13
34	I/O	Bus	-8	8	150	AD14	D14	D14	D14
33	I/O	Bus	-8	8	150	AD15	D15	D15	D15
20	I/O	Bus	-8	8	150	AD16	D16	D16	ZWS#
19	I/O	Bus	-8	8	150	AD10 AD17	D10 D17	D10 D17	MCS16#
19	I/O	Bus	-8	8	150	AD17 AD18	D17 D18	D17 D18	IOCS16#
17	I/O I/O	Bus	-8	<u> </u>	150	AD18 AD19	D18 D19	D18 D19	10C510#
				-					
16	I/O	Bus	-8	8	150	AD20	D20	D20	
15	I/O	Bus	-8	8	150	AD21	D21	D21	
14	I/O	Bus	-8	8	150	AD22	D22	D22	
13	I/O	Bus	-8	8	150	AD23	D23	D23	
8	I/O	Bus	-8	8	150	AD24	D24	D24	
7	I/O	Bus	-8	8	150	AD25	D25	D25	
6	I/O	Bus	-8	8	150	AD26	D26	D26	
5	I/O	Bus	-8	8	150	AD27	D27	D27	—
4	I/O	Bus	-8	8	150	AD28	D28	D28	
3	I/O	Bus	-8	8	150	AD29	D29	D29	
2	I/O	Bus	-8	8	150	AD30	D30	D30	
1	I/O	Bus	-8	8	150	AD31	D31	D31	

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)



# PINLIST-DISPLAY MEMORY INTERFACE

<u> Pin #</u>		<u>loh</u>	lol	Load	Function	<u>Alt</u>	<u>Alt</u>	<u> Pin#</u>	Type	<u>Ioh</u>	Iol	Load	Function	Alt	Alt
145	I/O	-4	4	50	AA0	CFG0	_	162	I/O	-2	2	30	MAD0		
146	I/O	_4	4	50	AA1	CFG1	_	163	I/O	-2	2	30	MAD1		
147	I/O	-4	4	50	AA2	CFG2	_	164	I/O	-2	2	30	MAD2		
148	I/O	-4	4	50	AA3	CFG3	_	165	I/O	-2	2	30	MAD3		
149	I/O	_4	4	50	AA4	CFG4	_	166	I/O	-2	2	30	MAD4		
150	I/O	_4	4	50	AA5	CFG5	-	167	I/O	-2	2	30	MAD5		
151	I/O	4	4	50	AA6	CFG6	_	168	I/O	-2	2	30	MAD6		
152	I/O	4	4	50	AA7	CFG7	_	169	I/O	-2	2	30	MAD7		
153	I/O	_4	4	50	AA8	CFG8		170	I/O	-2	2	30	MAD8		
154	I/O	_4	4	50	AA9	32KHZ	VR0	171	I/O	-2	2	30	MAD9		
00	Out	1	4	50	CA0	P16		172	I/O	-2	2	30	MAD10		
90 91	Out Out	4 4	4	50 50	CA0 CA1	P16 P17	_	173 174	I/O I/O	-2 -2	2 2	30 30	MAD11 MAD12		
91	Out	_4	4	50	CA1 CA2	P17 P18	_	174 175	I/O I/O	$\frac{-2}{-2}$	$\frac{2}{2}$	30	MAD12 MAD13		
92	Out	<u>-4</u>	4	50	CA2 CA3	P19	_	175	I/O I/O	$\frac{-2}{-2}$	$\frac{2}{2}$	30	MAD13 MAD14		
93	Out	<u>-4</u>	4	50	CA3 CA4	P20	_	170	I/O I/O	-2 $-2$	$\frac{2}{2}$	30	MAD14 MAD15		
95	Out	_4	4	50	CA4 CA5	P21		1//	1/0	-2		50	MADIS		
96	Out	-4	4	50	CA6	P22	_	127	I/O	-2	2	30	MBD0		
97	Out	_4	4	50	CA7	P23	_	127	I/O	-2	2	30	MBD0 MBD1		
98	Ι/O	-4	4	50	CA8	-	VG1	120	I/O I/O	-2	2	30	MBD1 MBD2		
99	I/O	_4	4	50	CA9	_	VG0	130	I/O I/O	-2 $-2$	$\frac{2}{2}$	30	MBD2 MBD3		
	1/ 0	•	•	50	CITY		100	130	I/O I/O	$\frac{-2}{-2}$	$\frac{2}{2}$	30	MBD3 MBD4		
156	Out	-4	4	50	RASA#	_	_	131	I/O I/O	$\frac{-2}{-2}$	$\frac{2}{2}$	30	MBD4 MBD5		
123	Out	-4	4	50	RASB#			132	I/O I/O	$\frac{-2}{-2}$	$\frac{2}{2}$	30	MBD5 MBD6		
101	I/O	-4	4	50	RASC#	_	KEY	135	I/O I/O	$\frac{-2}{-2}$		30	MBD0 MBD7		
101	1/0	-4	4	50	KASC#	_	KL I				2				
160	Out	_4	4	50	CASAL#	WEAT #		135	I/O	-2	2	30	MBD8		
159	Out	<u>-4</u> _4	4	50	CASAL# CASAH#		_	136	I/O	-2	2	30	MBD9		
							_	137	I/O	-2	2	30	MBD10		
126	Out	4	4	50	CASBL#		_	138	I/O	-2	2	30	MBD11		
125	Out	_4	4	50	CASBH#			140	I/O	-2	2	30	MBD12		
104	I/O	_4	4	50	CASCL#		VR6	141	I/O	-2	2	30	MBD13		
103	I/O	_4	4	50	CASCH#	CASC#	VR7	143	I/O	-2	2	30	MBD14		
					***	****		144	I/O	-2	2	30	MBD15		
157	Out	_4	4	50	WEA#	WEAH#	-								
124	Out	_4	4	50	WEB#	WEBH#	-	106	I/O	-2	2	30	MCD0	VB2	
102	Out	_4	4	50	WEC#	WECH#	PCLK	107	I/O	-2	2	30	MCD1	VB3	
								109	I/O	-2	2	30	MCD2	VB4	
155	Out	_4	4	50	OEAB#	_	_	110	I/O	-2	2	30	MCD3	VB5	
100	I/O	_4	4	50	OEC#	_	VR1	111	I/O	-2	2	30	MCD4	VB6	
								112	I/O	-2	2	30	MCD5	VB7	
								113	I/O	-2	2	30	MCD6	VG2	
								114	I/O	-2	2	30	MCD7	VG3	
								115	I/O	-2	2	30	MCD8	VG4	
								116	I/O	-2	2	30	MCD9	VG5	ļ
								117	I/O	-2	2	30	MCD10	VG6	
								118	I/O	-2	2	30	MCD11 MCD12	VG7	
								119 120	I/O I/O	-2	2	30 30	MCD12 MCD13	VR2 VR3	
								120	I/O I/O	$\frac{-2}{-2}$	2 2	30	MCD13 MCD14	$\frac{VR3}{VR4}$	
								$\frac{121}{122}$	I/O I/O	$\frac{-2}{-2}$	$\frac{2}{2}$	30	MCD14 MCD15	VR4 VR5	
								122	I/U	-2	2	- 50	MCDIS	VICJ	

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF



## PIN PIST - CRT INTERFACE

<u><b>Pin</b>#</u>	Type	<u>Іон</u>	IOL	Load	Function	Alt
65	Out	-12	12	150	HSYNC	_
64	Out	-12	12	150	VSYNC	_
64 55	_	_	_	_	RSET	_
60	Out	_	_	_	RED	_
58	Out	—	_	_	GREEN	_
57	Out	—	_	_	BLUE	_
59	Vcc	—	_	_	AVCC	_
56	Gnd	_	_	_	AGND	_

#### **PIN PIST - PANEL INTERFACE**

<u><b>Pin</b>#</u>	<u>Type</u>	<u>Ioh</u>	Iol	Load	<b>Function</b>	Alt	Alt
67	Out	-8	8	80	FLM	_	
68	Out	-8	8	80	LP	BLANK#	
69	Out	-8	8	80	М	BLANK#	DE
70	Out	-8	8	80	SHFCLK	_	
71	Out	-8	8	80	P0	—	
72	Out	-8	8	80	P1	—	
73	Out	-8	8	80	P2	—	
74	Out	-8	8	80	P3	—	
75	Out	-8	8	80	P4	—	
76	Out	-8	8	80	P5	—	
78	Out	-8	8	80	P6	—	
79	Out	-8	8	80	P7	—	
81	Out	-8	8	80	P8	—	
82	Out	-8	8	80	P9	_	
83	Out	-8	8	80	P10	_	
84	Out	-8	8	80	P11	_	
85	Out	-8	8	80	P12	_	
86	Out	-8	8	80	P13	_	
87	Out	-8	8	80	P14	_	
88	Out	-8	8	80	P15	_	

### PINLIST-POWER MANAGEMENT

Pin#	<u>Type</u>	<u>Ioh</u>	Iol	Load	Function	Alt	Alt
62	Out	-8	8	80	ENAVDD	_	_
61	Out	-8	8	80	ENAVEE	ENABKL	. —
54	I/O	-8	8	80	ENABKL	A27	VB1
53	I/O	-8	8	80	ACTI	A26	VB0
178	In	_	_	_	STNDBY#	—	_

#### PIN LIST-CLOCK

<u><b>Pin</b>#</u>	Type	<u>Іон</u>	Iol	Load	<b>Function</b>	Alt
203	In	_	_	_	XTALI	_
204	Out	-2	2	50	XTALO	_
205	Vcc	_	_	_	CVCC0	_
206	Vcc	_	_	_	CVCC1	_
202	Gnd	_	_	_	CGND0	_
208	Gnd	_	_	_	CGND1	_

Note: CVCC must equal IVCC

PIN LIST - POWER & GROUND

<u>Pin#</u>	Type	<u>Іон</u>	Iol	Load	Function
80	Vcc	_	_	_	IVCC
181	Vcc	_	_	_	IVCC
	<u> </u>				
77	Gnd	_	-	_	IGND
184	Gnd	_	_	_	IGND
9	Vcc	_	_	_	BVCC
42	Vcc	_	_	_	BVCC
12	Gnd	—	—	_	BGND
26	Gnd	—	—	_	BGND
39	Gnd	—	—	_	BGND
52	Gnd	_	_	_	BGND
158	Vcc		_		MVCCA
142	Vcc	_	_	_	MVCCB
108	Vcc	_	_	_	MVCCC
161	Gnd	_	_	_	MGNDA
139	Gnd	_	-	_	MGNDB
105	Gnd	_	_	_	MGNDC
66	Vcc				DVCC
- 50	,				Dice
63	Gnd	_	_	_	DGND
89	Gnd	—	—	_	DGND

Note: IVCC must equal CVCC

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF



**Luirs** 



# **Pin Descriptions**

#### **PIN DESCRIPTIONS**

#### ISA/CPU Direct/VL-Bus Interface

Pin#	Pin Name		Туре	Active	Description
207	RESET#		In	Low	Reset. For VL-Bus interfaces, connect to RESET#. For direct CPU local bus interfaces, connect to the system reset generated by the motherboard system logic for all peripherals (not the RESET# pin of the processor). For ISA bus interfaces, RESET must be inverted before connection to this pin.
22	ADS#	(ALE)	In In	Low High	Address Strobe. In VL-Bus and CPU local bus inter- faces indicates valid address and control signal infor- mation is present. It is used for all decodes and to indicate the start of a bus cycle.
31	M/IO#	(AEN)	In In	Both High	Memory / IO. In VL-Bus and CPU local bus interfaces indicates memory or I/O cycle: $1 = \text{memory}, 0 = \text{I/O}.$
11	W/R#	(MEMR#)	In In	Both Low	Write / Read. This control signal indicates a write (high) or read (low) operation. It is sampled on the rising edge of the (internal) 1x CPU clock when ADS# is active.
23		for 1x clock co for 2x clock co (MEMW#)		Low High Low	Ready Return. Handshaking signal in VL-Bus interface indicating synchronization of RDY# by the local bus master / controller to the processor. Upon receipt of this LCLK-synchronous signal the 65540 / 545 will stop driving the bus (if a read cycle was active) and terminate the current cycle.
24	LRDY#	(RDY)	Out/OC Out/OC	Low High	Local Ready. Driven low during VL-Bus and CPU local bus cycles to indicate the current cycle should be completed. This signal is driven high at the end of the cycle, then tri-stated. In ISA bus interfaces, this signal is active high and may be connected directly to the ISA bus RDY pin.
25	LDEV#	(IOWR#)	Out In	Low Low	Local Device. In VL-Bus and CPU local bus interfaces, this pin indicates that the 65540 / 545 owns the current cycle based on the memory or I/O address which has been broadcast. For VL-Bus, it is a direct output reflecting a straight address decode.
27	LCLK	(IORD#)	In In	Both Low	Local Clock. In VL-Bus this pin is connected to the CPU 1x clock. In CPU local bus interfaces it is connected to the CPU $1x \text{ or } 2x \text{ clock}$ . If the input is a 2x clock, the processor reset signal must be connected to CRESET (pin 23) for synchronization of the clock phase.

Note: Pin names in parentheses (...) indicate alternate functions (in this case, ISA bus control)



# **PIN DESCRIPTIONS**

#### ISA/CPU Direct/VL-Bus Interface (continued)

Pin#	Pin Name	Туре	Active	Description
43	BE0# (A0) (BLE#)	In	Low	Byte Enable 0. Indicates data transfer on D7:D0 for the current cycle. A0 address input in ISA interfaces. In 16-bit local bus interfaces indicates the low order byte at the current (16-bit) word address is being accessed.
32	BE1# (BHE#)	In	Low	Byte Enable 1. Indicates data transfer on D15:D8 for the current cycle. In ISA, indicates high order byte at the current (16-bit) word address is being accessed.
21	BE2# (A1)	In	Low	Byte Enable 2. Indicates data transfer on D23:D16 for the current cycle. A1 address in ISA & 16-bit local bus.
10	BE3# (RFSH#)	In	Low	Byte Enable 3. BE3# indicates that data is to be trans- ferred over the data bus on D31:24 during the current access. Refresh input in ISA interfaces. Disconnected in 16-bit local bus interfaces.
$179 \\ 180 \\ 182 \\ 183 \\ 185 \\ 186 \\ 187 \\ 188 \\ 189 \\ 190 \\ 191 \\ 192 \\ 193 \\ 194 \\ 195 \\ 196 \\ 197 \\ 198 \\ 199 \\ 200 \\ 201 \\ 28 \\ 29 \\ 30 \\ 53 \\ 54 \\ $	A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 (LA17) A18 (LA18) A19 (LA19) A20 (LA20) A21 (LA21) A22 (LA22) A23 (LA23) A24 (ROMCS#) (VOUT) A25 (IRQ) (VB0)(GP0) A27 (ENBKL) (VB1)(GP1)	In In In In In In In In In In In In In I	High High High High High High High High	<ul> <li>System Address Bus. In ISA, VL-Bus, and direct CPU interfaces, the address pins are connected directly to the bus. In 386 SX local bus interfaces BE2# is address input A1, BEO# is BLE#, and BE1# is BHE#. In ISA bus interfaces BE2# is address A1, BEO# is address A0, BE1# is BHE#, A17-23 are LA17-23, and A24 is ROMCS# (indicates valid ROM access to memory address range 0C0000-0C7FFFh).</li> <li>Address inputs through A23 are always available; A24-27 may be optionally used for other functions:</li> <li>In internal clock synthesizer test mode (TS#=0 at Reset), A24 becomes VCLK out and A25 becomes MCLK out.</li> <li>A25 may alternately be used as a programmable polarity IRQ output. Set when interrupt on VSYNC is enabled. Cleared by reprogramming register 11h in the CRT Controller. See also XR14 bit-7.</li> <li>For 24-bit RGB Video input, A26-27 may be used as the two lsbs of the Blue Video. Otherwise, A26 and A27 may be used as General Purpose I/O pins or as Activity Indicator and Enable Backlight respectively (see panel interface pin descriptions and XR5C and XR72 for more details).</li> </ul>

Note: Pin names in parentheses (...) indicate alternate functions



## **PIN DESCRIPTIONS**

# **Pin Descriptions**

# ISA/CPU Direct/VL-Bus Interface (continued)

Pin#	Pin Name	Туре	Active	Description
51 50 49 48 47 46 45 44	D00 D01 D02 D03 D04 D05 D06 D07	I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	System Data Bus. In 32-bit CPU Local Bus designs these data lines connect directly to the processor data lines. On the VL- Bus they connect to the corresponding buffered or unbuffered data signal. In ISA bus interfaces, D16-18 become outputs for the
41 40 38 37 36 35 34 33	D08 D09 D10 D11 D12 D13 D14 D15	I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	Zero Wait State, Memory Chip Select 16, and I/O Chip Select 16 respectively. In ISA bus interfaces D19-31 are unused and should be left disconnected.
20 19 18 17 16 15 14 13	D16 (ZWS#) D17 (MCS16#) D18 (IOCS16#) D19 D20 D21 D22 D23	I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	
8 7 6 5 4 3 2 1	D24 D25 D26 D27 D28 D29 D30 D31	I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High	

Note: Pin names in parentheses (...) indicate alternate functions



#### **PIN DESCRIPTIONS**

#### PCI Bus Interface (65545 Only)

Pin#	Pin Name	Туре	Active	Description
207	RESET#	In	Low	Reset. This input is used to bring signals and registers in the chip to a consistent state. All outputs from the chip are tri-stated or driven to an inactive state.
201	CLK	In	High	Bus Clock. This input provides the timing reference for all bus transactions. All bus inputs except RESET# and INTA# are sampled on the rising edge of CLK. CLK may be any frequency from DC to 33MHz.
31	PAR	I/O	High	Parity. This signal is used to maintain even parity across AD0-31 and C/BE0-3#. PAR is stable and valid one clock after the address phase. For data phases PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase (i.e., PAR has the same timing as AD0-31 but delayed by one clock). The bus master drives PAR for address and write data phases; the target drives PAR for read data phases.
22	FRAME#	In	Low	Cycle Frame. Driven by the current master to indicate the beginning and duration of an access. Assertion indicates a bus transaction is beginning (while asserted, data transfers continue); de-assertion indicates the transaction is in the final data phase.
23	IRDY#	In	Low	Initiator Ready. Indicates the bus master's ability to complete the current data phase of the transaction. During a write, IRDY# indicates valid data is present on AD0-31; during a read it indicates the master is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled asserted (wait cycles are inserted until this occurs).
24	TRDY#	S/TS	Low	Target Ready. Indicates the target's ability to complete the current data phase of the transaction. During a read, TRDY# indicates that valid data is present on AD0-31; during a write it indicates the target is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled asserted (wait cycles are inserted until this occurs).
27	STOP#	S/TS	Low	Stop. Indicates the current target is requesting the master to stop the current transaction.
25	DEVSEL#	S/TS	Low	Device Select. Indicates the current target has decoded its address as the target of the current access.

**Note:** S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before being released, and are not driven for at least one cycle after being released by the previous device. A pull-up provided by the bus controller is used to maintain an inactive level between transactions.



PCI Bus Int	erface
(65545	Only)

Pin#	Pin Nam	ie	Туре	Active	Description
29	PERR#	(VCLKOUT)	S/TS	Low	Parity Error. This signal is for the reporting of data parity errors (except for Special Cycles where SERR# is used). The PERR# pin is Sustained Tri-state and is driven active by the agent receiving the data for two clocks following the data when a data parity error is detected. PERR# will be driven high for one clock before being tri-stated as with all sustained tri-state signals. PERR# will not be reported until the 65545 has claimed the access by asserting DEVSEL# and completing the data phase.
30	SERR#	(MCLKOUT)	OD	Low	System Error. Used to report system errors where the result will be catastrophic (address parity error, data parity errors for Special Cycle commands, etc.). This output is actively driven for a single PCI clock cycle synchronous to CLK and meets the same setup and hold time requirements as all other bused signals. SERR# is not driven high by the 65545 after being asserted; it is pulled high only by a weak pull-up provided by the system, so SERR# on the PCI bus may take two or three clock periods to fully return to an inactive state.
182-183	Reserved Reserved Reserved Reserved		n/a n/a n/a n/a	n/a n/a n/a n/a	These pins are reserved for future use and should not be connected. All the pins in this group are tri-stated at all times in PCI interface mode.

**Note:** S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before being released, and are not driven for at least one cycle after being released by the previous device. A central pull-up provided by the bus controller is used to maintain an inactive level between transactions.



PCI Bus Int	erface
(65545	Only)

Pin#	Pin Name	Туре	Active	Description				
51     50     49     48     47     46     45     44     41     40     38 $38$	AD00 AD01 AD02 AD03 AD04 AD05 AD06 AD07 AD08 AD09 AD10	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	PCI Address / Data Bus Address and data are multiplexed on the same pins bus transaction consists of an address phase follow by one or more data phases (both read and write bu are allowed by the bus definition). The address phase is the clock cycle in which FRAM is asserted (AD0-31 contain a 32-bit physical addre For I/O, the address is a byte address, for memory configuration, the address is a DWORD addr				
38 37 36 35 34 33 20	AD10 AD11 AD12 AD13 AD14 AD15 AD16	I/O I/O I/O I/O I/O I/O	High High High High High High	During data phases AD0-7 contain the LSB and 24-31 contain the MSB. Write data is stable and valid when IRDY# is asserted and read data is stable and valid when TRDY# is asserted. Data is transferred during those clocks when both IRDY# and TRDY# are asserted.				
20 19 18 17 16 15 14 13	AD10 AD17 AD18 AD19 AD20 AD21 AD22 AD23	I/O I/O I/O I/O I/O I/O I/O	High High High High High High High	$\begin{tabular}{ c c c c c c } \hline \hline C/BE3-0 & \hline CommandType & 65545 \\ \hline 0000 & InterruptAcknowledge & \\ \hline 0001 & SpecialCycle & & \\ \hline 0010 & I/ORead & & \checkmark & \\ \hline 0011 & I/OWrite & & \checkmark & \\ \hline 0100 & -reserved- & & \\ \hline 0100 & -reserved- & & \\ \hline 0101 & -reserved- & & \\ \hline 0110 & MemoryRead & & \checkmark & \\ \hline 0111 & MemoryWrite & & \checkmark & \\ \hline \end{tabular}$				
8 7 6 5 4 3 2 1	AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31	I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High	1000-reserved-1001-reserved-1010ConfigurationRead1011ConfigurationWrite100Memory Read Multiple1100Memory Read Line1110Memory Read & Invalidate				
43 32 21 10	C/BE0# C/BE1# C/BE2# C/BE3#	In In In In	Low Low Low Low	Bus Command / Byte Enables. During the address phase of a bus transaction, these pins define the bus command (see list above). During the data phase, these pins are byte enables that determine which byte lanes carry meaningful data: byte 0 corresponds to AD0-7, byte 1 to 8-15, byte 2 to 16-23, and byte 3 to 24-31.				
11	IDSEL	In	High	Initialization Device Select. Used as a chip select during configuration read and write transactions.				



# **Display Memory Interface**

Pin#	Pin Nan	ne		Туре	Active	Description
145	AA0	(LB#)	(CFG0)	I/O	High	Address bus for DRAMs A and B.
146	AA1	(ISA#)	(CFG1)	I/O	High	
147	AA2	(2X#)	(CFG2)	I/O	High	Please see the configuration table in the Extended
148	AA3	(Reserved		I/O	High	Register description section for complete details on the
149	AA4	(Reserved		I/O	High	configuration options (XR01 and XR6C).
150	AA5	(OS#)	(CFG5)	I/O	High	
151	AA6	(AD#)	(CFG6)	I/O	High	
152	AA7	(TS#)	(CFG7)	I/O	High	
153	AA8	(LV#)	(CFG8)	I/O	High	
154	AA9	(32KHz)	(VR0)	I/O	High	AA9, alternately, becomes clock input for refresh of non-self-refresh DRAMs and panel power sequencing or video input red lsb.
90	CA0		(P16)	Out	High	Address bus for DRAM C.
91	CA1		(P17)	Out	High	
92	CA2		(P18)	Out	High	
93	CA3		(P19)	Out	High	
94	CA4		(P20)	Out	High	
95	CA5		(P21)	Out	High	
96	CA6		(P22)	Out	High	
97	CA7		(P23)	Out	High	
98	CA8		(VG1)	I/O	High	
99	CA9		(VG0)	I/O	High	
156	RASA#			Out	Low	Row address strobe for DRAM A
123	RASB#			Out	Low	Row address strobe for DRAM B
101	RASC#			Out	Low	Row address strobe for DRAM C
			(KEY)	In	High	or color key input from external video source
160	CASAL#	(WEAL#)		Out	Low	Column address strobe for the DRAM A lower byte
159	CASAH#	(CASA#)		Out	Low	Column address strobe for the DRAM A upper byte
126	CASBL#	(WEBL#)		Out	Low	Column address strobe for the DRAM B lower byte
125	CASBH#	(CASB#)		Out	Low	Column address strobe for the DRAM B upper byte
104	CASCL#	(WECL#)	(VR6)	I/O	Both	CAS for the DRAM C lower byte or video in red bit-6
103	CASCH#	<sup>±</sup> (CASC#)	(VR7)	I/O	Both	CAS for the DRAM C upper byte or video in red bit-7
157	WEA#	(WEAH#)		Out	Low	Write enable for DRAM A
124	WEB#	(WEBH#)		Out	Low	Write enable for DRAM B
102	WEC#	(WECH#)	(PCLK)	Out	Both	Write enable for DRAM C or video in port PCLK out
155	OEAB#			Out	Low	Output enable for DRAMs A and B
100	OEC#		(VR1)	I/O	Both	Output enable for DRAM C or video in red bit-1

**Note:** Pin names in parentheses (...) indicate alternate functions



#### **Pin Descriptions**

#### **PIN DESCRIPTIONS**

#### **Display Memory Interface (continued)**

Pin#	Pin Nam	e	Туре	Active	Description
$\begin{array}{c} 162\\ 163\\ 164\\ 165\\ 166\\ 167\\ 168\\ 169\\ 170\\ 171\\ 172\\ 173\\ 174\\ 175\\ 176\\ 177\end{array}$	MAD0 MAD1 MAD2 MAD3 MAD4 MAD5 MAD6 MAD5 MAD6 MAD7 MAD8 MAD9 MAD10 MAD10 MAD11 MAD12 MAD13 MAD14 MAD15	(TSENA#) (ICTENA#)	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	Memory data bus for DRAM A (lower 512KB of display memory)
$\begin{array}{c} 127\\ 128\\ 129\\ 130\\ 131\\ 132\\ 133\\ 134\\ 135\\ 136\\ 137\\ 138\\ 140\\ 141\\ 143\\ 144\\ \end{array}$	MBD0 MBD1 MBD2 MBD3 MBD4 MBD5 MBD6 MBD7 MBD8 MBD7 MBD8 MBD9 MBD10 MBD11 MBD12 MBD13 MBD14 MBD15		I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	Memory data bus for DRAM B (upper 512KB)
$\begin{array}{c} 106\\ 107\\ 109\\ 110\\ 111\\ 112\\ 113\\ 114\\ 115\\ 116\\ 117\\ 118\\ 119\\ 120\\ 121\\ 122\\ \end{array}$	MCD0 MCD1 MCD2 MCD3 MCD4 MCD5 MCD6 MCD7 MCD6 MCD7 MCD18 MCD10 MCD10 MCD11 MCD12 MCD13 MCD14 MCD15	(VB2) (VB3) (VB4) (VB5) (VB6) (VB7) (VG2) (VG3) (VG4) (VG5) (VG6) (VG7) (VG7) (VR2) (VR3) (VR4) (VR5)	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	Memory data bus for DRAM C (Frame Buffer) When a frame buffer DRAM is not required, this bus may optionally be used to input up to 24 bits of RGB data from an external PC-Video subsystem. For the remaining pins of the 24-bit video input port see the pin descriptions of DRAM C address, DRAM C control, AA9, ACTI, and ENABKL. Note that this configu- ration also provides for additional panel outputs so that a full 24-bit video input port may be implemented along with a 24-bit true-color TFT panel (TFT panels never need DRAM C).

Note: Pin names in parentheses (...) indicate alternate functions.

**Note:** If <u>ICTENA# is low</u> with <u>RESET# low</u>, a <u>rising edge on XTALI</u> will put the chip into '<u>In Circuit Test</u>' mode. In ICT mode, all digital signal pins become inputs which are part of a long path starting at ENAVDD (pin 62) and proceeding to lower pin numbers around the chip to pin 1 then to pin 208 and ending at VSYNC (pin 64). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XTALI with ICTENA# high or RESET# high will <u>exit ICT mode</u>. As a side effect, ICT mode effectively 3-states all pins except VSYNC. If <u>TSENA# is low</u> with <u>RESET # low</u>, a <u>rising edge on XTALI</u> will <u>3-state all pins</u>. An XTALI rising edge without the enabling conditions exits 3-state.



# **Pin Descriptions**

#### **PIN DESCRIPTIONS**

# Flat Panel Display Interface

Pin#	Pin N	ame		r	Гуре	e Acti	ive ]	Desc	ription				
71 72 73 74 75 76 78 79 81 82 83 84 85 86 87 88	P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15		(SHFCLK	U)	Out Out Out Out Out Out Out Out Out Out	Higg Higg Higg Higg Higg Higg Higg Higg	ի լ ի լ ի լ ի լ ի լ ի լ ի լ ի լ ի լ ի լ	bit p for P	anel inte 16-23).	6-bit flat pa erfaces may Refer to the anel types.	' also be si	ipported (	see CA0-7
70		LK (C	L2) (SHFC	CLKL)	Out	Hig	, 			Pixel clock	•		
67	FLM				Out	Hig	gh l	First	Line Ma	arker. Flat l	Panel equiv	alent of V	SYNC.
68		CL1)	(DE) (BLA	ANK#)	Out	Hig	,h l	Latel	h Pulse.	Flat Panel	equivalent	of HSYN	С.
69	М		(DE)(BLA	ANK#)	Out	Hig	1	ACD	OCLK).	panel AC d May also b ble (DE) for	e configure	ed as BLA	NK# or as
62 61	ENAV ENAV		(ENAI	BKL)	Out Out					ncing contr and panel L			electronics
53 54	ACTI ENAB	SKL (G	P0)(VB0)( P1)(VB1)(	(A27)	I/O I/O	Hig Hig	ih l l	be c Regi MCI	configur sters XI D0-15 an	cator and E ed for oth R5C and X d A26/A27	her function KR72 and for more in	ons (see pin descr formation	Extension riptions of a).
6554x Pin#	6554x PinName	Mono SS <u>8-bit</u>	Mono DD <u>8-bit</u>	Mono DD <u>16-bit</u>		Color TFT 12/16-bit	Cole TF 18/24	T 1	Color FFT HR 18/24-bit	Color STN STN SS 8-bit(X4bP)	Color STN SS 16-bit(4bP)	Color STN DD 8-bit(4bP)	Color STN DD 16-bit(4bP)
71	P0	<u>o bit</u> _	UD3	UD7	<u> 71</u>	B0	B0	)	B00	R1	R1	UR1	UR0
72 73	P1 P2	_	UD2 UD1	UD6 UD5		B1 B2	B1 B2		B01 B02	B1 G2	G1 B1	UG1 UB1	UG0 UB0
74	P3	-	UD0	UD4		B3	B3	3	B03	R3	R2	UR2	UR1
75 76	P4 P5	_	LD3 LD2	UD3 UD2		B4 G0	B4 B5		B10 B11	B3 G4	G2 B2	LR1 LG1	LR0 LG0
78	P6	_	LD1	UD1		G1	B6	5	B12	R5	R3	LB1	LB0
79	P7	-	LD0	UD0		G2	B7		B13	B5	G3	LR2	LR1
81 82	P8 P9	P0 P1	_	LD7 LD6		G3 G4	G0 G1		G00 G01	SHFCLKU	В3 R4	_	UG1 UB1
83	P10	P2	_	LD5		G5	G2	2	G02	_	G4	_	UR2
84	P11	P3	-	LD4		R0	G3		G03	—	B4	-	UG2
85 86	P12 P13	P4 P5	_	LD3 LD2		R1 R2	G4 G5		G10 G11	_	R5 G5	_	LG1 LB1
87	P14	P6	-	LD1		R3	G6	5	G12	_	В5	-	LR2
88 90	P15 P16	P7	-	LD0		R4	G7 R0		G13 R00	—	R6	-	LG2
90	P17	_	_	_		_	R1		R01	_	_	_	_
92	P18	-	-	-		—	R2		R02	-	—	-	-
93 94	P19 P20	_	_	_		_	R3 R4		R03 R10	_	_	_	_
95	P21	_	-	_		_	R5	5	R11	-	-	-	-
96 97	P22 P23	-		-		- -	R6 R7	7	R12 R13	-	- -	- -	- -
	SHFCLK S s / Clock:	SHFCLI 8	SHFCLK	SHFCL 16	K S	HFCLK 1	SHFC 1	LK S	SHFCLK 2	SHFCLKL 2-2/3	SHFCLK 5-1/3	SHFCLK 2-2/3	SHFCLK 5-1/3



#### **CRT and Clock Interface**

Pin#	Pin Name		Туре	Active	Description
65	HSYNC		Out	Both	CRT Horizontal Sync (polarity is programmable)
64	VSYNC		Out	Both	CRT Vertical Sync (polarity is programmable)
60 58 57	RED GREEN BLUE		Out Out Out	High High High	CRT analog video outputs from the internal color palette DAC.
55	RSET		In	n/a	Set point resistor for the internal color palette DAC. A 270 1% resistor is required between RSET and AGND.
59 56	AVCC AGND		VCC GND		Analog power and ground pins for noise isolation for the internal color palette DAC. AVCC should be isolated from digital VCC as described in the Functional Description of the internal color palette DAC. AGND should be common with digital ground but must be tightly decoupled to AVCC. See the Functional Description of the internal color palette DAC for further information.
203	XTALI	(MCLK)	I/O	High	Crystal In. When the <u>internal clock synthesizer</u> is used, this pin serves as either the series resonant crystal input or as the input for an external reference oscillator (usually 14.31818 MHz). Note that in test mode for the internal clock synthesizer, MCLK is output on A25 (pin 30) and VCLK is output on A24 (pin 29).
204	XTALO		Out	High	Crystal Out. When the <u>internal</u> oscillator is used, this pin serves as the series resonant crystal output. When an <u>external</u> oscillator is used, this pin must be left disconnected.
205 202	CVCC0 CGND0		VCC GND		Analog power and ground pins for noise isolation for the internal clock synthesizer. Must be the same as
206 208	CVCC1 CGND1		VCC GND		VCC for internal logic. VCC/GND pair 0 and VCC/GND pair 1 pins must be carefully decoupled individually. Refer also to the section on clock ground layout in the Functional Description. Note that the CVCC voltage must be the same as the voltage for the internal logic (IVCC).

Note: Pin names in parentheses (...) indicate alternate functions



6554x Pin #	Signal Name	Signal Status	Signal Polarity
67	FLM	ForcedLow	XR54 bit 7
68	LP	ForcedLow	XR54 bit 6
70	SHFCLK	ForcedLow	N/A
69	М	ForcedLow	N/A
71	PO	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
72	P1	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
73	P2	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
74	P3	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
75	P4	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
76	P5	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
78	P6	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
79	P7	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
81	P8	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
82	P9	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
83	P10	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
84	P11	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
85	P12	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
86	P13	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
87	P14	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
88	P15	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
90	P16/CA0	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
91	P17/CA1	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
92	P18/CA2	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
93	P19/CA3	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
94	P20/CA4	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
95	P21/CA5	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
96	P22/CA6	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
97	P23/CA7	ForcedLow	XR61 bit 7 (text); XR63 bit 7 (graphics)
62	ENAVDD	ForcedLow	N/A
61	ENAVEE	ForcedLow	N/A
54	ENABKL/A27	ForcedLow	N/A
65	HSYNC	ForcedLow	N/A
64	VSYNC	ForcedLow	N/A
53	ACTI/A26	ForcedLow	N/A
60,58,57	R,G,B	ForcedLow	N/A

#### **CRT/Panel Output Signal Status During Standby Mode**

### Display Memory Output Signal Status During Standby Mode

6554x Pin #	Signal Name	Signal Status	
156	RASA#	Driven Low	
123	RASB#	Driven Low	
101	RASC#	Driven Low (see note 1)	
157	WEA#	Driven High	
124	WEB#	Driven High	
102	WEC#	Driven High (see note 1)	
160	CASAL#	Driven Low	
159	CASAH#	Driven Low	
126	CASBL#	Driven Low	
125	CASBH#	Driven Low	
104	CASCL#	Driven Low (see note 1)	
103	CASCH#	Driven Low (see note 1)	
155	OEAB#	Driven High	
100	OEC#	Driven High (see note 1)	
154-145	AA9-0	Pulled low with weak resistor	
99-90	CA9-0	Driven Low	
177-162	MAD15-0	Pulled low with weak resistor	
144-143,141-140,138-127	MBD15-0	Pulled low with weak resistor	
122-109,107-66	MCD15-0	Pulled low with weak resistor (see note 1)	

Notes: 1 These pins are inputs when using the video input port. These pins are driven as outputs when using a frame buffer DRAM.



# Power/Ground and Standby Control

Pin#	Pin Name	Туре	Active	Description
178	STNDBY#	In	Low	Standby Control Pin. Pulling this pin to ground places the 65540 / 545 in Standby Mode.
80 77	IVCC IGND	Vcc Gnd	_	Power / Ground (Internal Logic). $5V\pm10\%$ or $3.3V\pm0.3V$ . Note that this voltage must be the same as CVCC (voltage for internal clock synthesizer).
181 184	IVCC IGND	Vcc Gnd	_	C VCC (voltage for internal clock synthesizer).
9 12 26	BVCC BGND BGND	Vcc Gnd Gnd		Power / Ground (Bus Interface). $5V\pm10\%$ or $3.3V\pm0.3V$ .
42 39 52	BVCC BGND BGND	Vcc Gnd Gnd	  	
66 63 89	DVCC DGND DGND	Vcc Gnd Gnd	_ _ _	Power / Ground (Display Interface). $5V\pm10\%$ or $3.3V\pm0.3V$ .
158 161	MVCCA MGNDA	Vcc Gnd		Power / Ground (Memory Interface A). $5V{\pm}10\%$ or $3.3V$ ${\pm}0.3V.$
142 139	MVCCB MGNDB	Vcc Gnd	_	Power / Ground (Memory Interface B). $5V{\pm}10\%$ or $3.3V$ ${\pm}0.3V.$
108 105	MVCCC MGNDC	Vcc Gnd	_	Power / Ground (Memory Interface C). $5V{\pm}10\%$ or 3.3V ${\pm}0.3V.$

### Bus/ClockOutputSignalStatusDuringStandbyMode

		Signal Status			
6554x Pin #	SignalName	VL-Bus	ISA Bus		
204	XTALO	Driven (see note 1)	Driven (see note 1)		
29	ROMCS# / A24	N/A	Driven High		
30	IRQ / A25	N/A	Tri-Stated		
53	ACTI / A26	(see previous page)	N/A		
54	ENABKL / A27	(see previous page)	N/A		
24	LRDY# / RDY	Tri-Stated	Tri-Stated		
25	LDEV#	Driven High	N/A		
51-44, 41-40,38-33	D0-15	Tri-Stated	Tri-Stated		
20	D16 / ZWS#	Tri-Stated	Tri-Stated		
19	D17 / MCS16#	Tri-Stated	Tri-Stated		
18	D18 / IOCS16#	Tri-Stated	Tri-Stated		
17-13, 8-1	D19-31	Tri-Stated	Tri-Stated		

Notes: 1 The XTALO pin will always be driven except when XR33 bit-2 is set to '1'.



# I/O Map

	Read	Write		
102	Global Enable (ISA Bus Only)	Global Enable (ISA Bus Only)		
3B0	Reserved for MDA/Hercules	Reserved for MDA/Hercules Mono		
3B1	Reserved for MDA/Hercules			
3B2	Reserved for MDA/Hercules	Reserved for MDA/Hercules Mode		
3B3	Reserved for MDA/Hercules	Reserved for MDA/Hercules		
3B4	CRTC Index	CRTC Index		
3B5	CRTCData	CRTCData		
3B6	Reserved for MDA/Hercules	Reserved for MDA/Hercules		
3B7	Reserved for MDA/Hercules	Reserved for MDA/Hercules		
3B8	Hercules Mode Register (MODE)	Hercules Mode Register (MODE)		
3B9		Set Light Pen FF (ignored)		
3BA	Status Register (STAT)	Feature Control Register (FCR)		
3BB		Clear Light Pen FF (ignored)		
3BC				
3BD	Reserved for s	ystem parallel port		
3BE				
3BF	Hercules Configuration Register (HCFG)	Hercules Configuration Register (HCFG)		
3C0	Attribute Controller Index / Data	Attribute Controller Index / Data		
3C1	Attribute Controller Index / Data	Attribute Controller Index/Data		
3C2	Feature Read Register (FEAT)	Miscellaneous Output Register (MSR)		
3C3	Video Subsystem Enable (VSE)(LB Only)	Video Subsystem Enable (VSE)(LB Only)		
<u>3C4</u>	Sequencer Index	Sequencer Index		
3C5	SequencerData	SequencerData		
<u>3C6</u>	Color Palette Mask	Color Palette Mask		
<u>3C7</u>	Color Palette State	Color Palette Read Mode Index		
<u>3C8</u>	Color Palette Write Mode Index	Color Palette Write Mode Index		
<u>3C9</u>	Color Palette Data	Color Palette Data		
<u>3CA</u>	Feature Control Register (FCR)			
3CB				
3CC	Miscellaneous Output Register (MSR)			
<u>3CD</u>				
3CD 3CE	Graphics Controller Index	Graphics Controller Index		
<u>3CE</u> 3CF	Graphics Controller Data	Graphics Controller Data		
ЭСГ	Graphics Controller Data	Graphics Controller Data		
n3D0†	32-Bit DR Register Extensions (65545 only)	32-Bit DR Register Extensions (65545 only		
n3D1†	32-Bit DR Register Extensions (65545 only)			
n3D2†	32-Bit DR Register Extensions (65545 only)	32-Bit DR Register Extensions (65545 only		
n3D3†	32-Bit DR Register Extensions (65545 only)	32-Bit DR Register Extensions (65545 on)		
03D4	CRTC Index	CDTC Index		
03D5	CRTCData	CDTC Dete		
03D6	CHIPS <sup>TM</sup> Extensions Index	CHIPS <sup>TM</sup> Extensions Index Mode		
03D0 03D7	CHIPS <sup>TM</sup> Extensions Data	CHIPS <sup>TM</sup> Extensions Data		
03D7 03D8	CGA Mode Register (MODE)	CGA Mode Register (MODE)		
03D8 03D9	CGA Color Register (COLOR)	CGA Color Register (COLOR)		
	Status Register (STAT)	Feature Control Register (FCR)		
03DA	$\beta$ $\alpha$ $\alpha$ $\beta$	T Calure Control Negister (TCN)		
03DA		Clear Light Don FF (ignored)		
03DA 03DB 03DC		Clear Light Pen FF (ignored) Set Light Pen FF (ignored)		

<sup>46</sup>E8

† 32-Bit register addresses are of the form 'bnnn nn1b bbbb bb00' where 'bbbbbbbbb' is specified by I/O base register XR07 and 'nnnnn' specifies 1 of 32 DRxx 32-bit registers

Setup Control (ISA Bus Only)



# **REGISTER SUMMARY-CGA, MDA, AND HERCULES MODEs**

Register	<u>Register Name</u>	<u>Bits</u>	Access	I/OPort-MDA/Herc	<u>I/O Port - CGA</u>	<u>Comment</u>
ST00 (STAT)	Display Status	7	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC(ignored)	ref only: no light pen
MODE COLOR HCFG	CGA/MDA/Hercules Mode Control CGA Color Select Hercules Configuration	7 6 2	R/W R/W W R	3B8 n/a 3BF 3D6-3D7 index 14	3D8 3D9 n/a n/a	R/W at XR7E also XR14
RX, R0-11	'6845' Registers	0-8	R/W	3B4-3B5	3D4-3D5	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	

# **REGISTER SUMMARY-EGA MODE**

<b>Register</b>	<u>Register Name</u>	<b>Bits</b>	Access	<u>I/O Port - Mono</u>	I/O Port - Color	Comment
MSR	Miscellaneous Output	7	W	3C2	3C2	
FCR	Feature Control	3	W	3BA	3DA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	7	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC(ignored)	ref only: no light pen
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	

# **REGISTER SUMMARY-VGA MODE**

<b>Register</b>	Register Name	Bits	Access	I/O Port - Mono	I/O Port - Color	Comment
VSE	Video Subsystem Enable	1	W	3C3 if LB	3C3 if LB	Disabled by XR70 bit-7
SETUP	Setup Control	2	W	46E8 if ISA	46E8 if ISA	Disabled by XR70 bit-7
ENABLE	Global Enable	1	R/W	102 if ISA	102 if ISA	Setup Only in ISA Bus
PR0-17	PCI Configuration	8, 16, 32	R/W	System Dependent	System Dependent	PCI Bus Only
MSR	Miscellaneous Output	7	W	3C2	3C2	
			R	3CC	3CC	
FCR	Feature Control	3	W	3BA	3DA	
			R	3CA	3CA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	6	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	Ref only: No light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC (ignored)	Ref only: No light pen
DACMASK	Color Palette Pixel Mask	8	R/W	3C6	3C6	
DACSTATE	Color Palette State	2	R	3C7	3C7	
DACRX	Color Palette Read-Mode Index	8	W	3C7	3C7	
DACWX	Color Palette Write-Mode Index	8	R/W	3C8	3C8	
DACDATA	Color Palette Data 0-FF	3x6	R/W	3C9	3C9	
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	
DR00-DR0C	32-Bit Extension Registers	32	R/W	n3D0-n3D3	n3D0-n3D3	Programmable I/O address

**Revision 1.2** 



# **REGISTER SUMMARY-INDEXED REGISTERS (VGA)**

Register	<u>Register Name</u>	<u>Bits</u>	<u>RegisterType</u>	Access(VGA)	Access(EGA)	I/OPort
SRX	SequencenIndex	3	VGA/EGA	R/W	R/W	3C4
SR0	Reset	2	VGA/EGA	R/W	R/W	3C5
SR1	Clocking Mode	6	VGA/EGA	R/W	R/W	3C5
SR2	Plane Mask	4	VGA/EGA	R/W	R/W	3C5
SR3	Character Map Select	6	VGA/EGA	R/W	R/W	3C5
SR4	Memory Mode	3	VGA/EGA	R/W	R/W	3C5
SR7	Reset Horizontal Character Counter	0	VGA	W	n/a	3C5
CRX	CRTC Index	6	VGA/EGA	R/W	R/W	3B4 Mono, 3D4 Color
CR0	Horizontal Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR1	Horizontal Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR2	Horizontal Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR3	Horizontal Blanking End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR4	Horizontal Retrace Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR4 CR5	Horizontal Retrace End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR6	Vertical Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR7	Overflow	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR8	Preset Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR9	Character Cell Height	5+2 5+3	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CRA	Cursor Start	5+3 5+1	VGA/EGA	R/W	R/W	
CRB	Cursor End	5+1 5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CRC		8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CRD	Start Address High Start Address Low	8	VGA/EGA VGA/EGA	R/W	R/W R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
		8		R/W	R/W R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CRE CRF	Cursor Location High	8	VGA/EGA VGA/EGA	R/W	R/W R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
	Cursor Location Low					3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
LPENH	Light Pen High	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
LPENL CP10	Light Pen Low	8	VGA/EGA	R	R W	3B5 Mono, 3D5 Color
CR10	Vertical Retrace Start	8 $4+4$	VGA/EGA	R/W R/W	W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR11 CR12	Vertical Retrace End		VGA/EGA	R/W	vv R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR12 CR13	Vertical Display End Offset	8 8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
		8 5+2	VGA/EGA		R/W R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR14 CR15	Underline Row Scan		VGA/EGA	R/W R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR16	Vertical Blanking Start	8 8	VGA/EGA VGA/EGA	R/W	R/W R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR10 CR17	Vertical Blanking End CRT Mode Control	8 7	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR18		8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR22	Line Compare Graphics Controller Data Latches	8	VGA/EGA VGA	R	n/a	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR22 CR24	Attribute Controller Index/Data Latch	1	VGA	R	n/a	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
GRX	Graphics Controller Index	4	VGA/EGA	R/W	R/W	3CE
GR0	Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR1	Enable Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR2	Color Compare	4	VGA/EGA	R/W	R/W	3CF
GR3	Data Rotate	5	VGA/EGA	R/W	R/W	3CF
GR4	Read Map Select	2	VGA/EGA	R/W	R/W	3CF
GR5	Mode	6	VGA/EGA	R/W	R/W	3CF
GR6	Miscellaneous	4	VGA/EGA	R/W	R/W	3CF
GR7	Color Don't Care	4	VGA/EGA	R/W	R/W	3CF
GR8	Bit Mask	8	VGA/EGA	R/W	R/W	3CF
ARX	Attribute Controller Index	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR0-F	Internal Palette Regs 0-15	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR10	Mode Control	7	VGA/EGA	R/W	R/W	3C0 (3C1)
AR11	Overscan Color	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR12	Color Plane Enable	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR13	Horizontal Pixel Panning	4	VGA/EGA	R/W	R/W	3C0 (3C1)
AR14	Color Select	4	VGA	R/W	n/a	3C0 (3C1)



### EXTENSION REGISTER SUMMARY: 00-2F

EXT	ENSION REGISTER SUMMA	RY	: 00-2F			СН	IPS' VGA	Produ	ct Fam	ilv
Reg	Register Name	Bits	Access	Port	Reset		64300/310			-
	Extension Index Register	7	R/W	3D6	- x <del>x x x x x x x</del> x x x	<ul> <li>✓</li> </ul>		<ul> <li>✓</li> </ul>	✓	✓
	Chip Version (65540: v=0; 65545: v=1)	8	R/O	3D7	1101vrrr	1	1	1	1	1
	Configuration	8	R/O	3D7	d d d d d d d	1	1	1	1	1
	CPU Interface Control 1	8	R/W	3D7	00000000	1	1	1	1	1
	<b>CPUInterfaceControl2</b> ( <i>ROM Intfc</i> )	2	R/W	3D7	0 x		1			
	Memory Control 1	4	R/W	3D7	0 0 0 0	1	1	1	1	1
	Memory Control 2 (Clock Control)	8	R/W	3D7	00000000		1			1
	Palette Control (DRAM Intfc)	8	R/W	3D7	000000000		1	1	1	1
	I/O Base (65545 Only)	8	R/W	3D7	11110100		1			
	<b>LinearAddressingBase</b> (Linear Base L)	8	R/W	3D7	* * * * * * * * *		1			1
	-reserved- ( <i>LinearBaseH</i> )			3D7			1			
XR0A	-reserved- (XRAM Mode)			3D7			1			
XR0B	CPU Paging	5	R/W	3D7	00•000	1	1	1	1	1
	Start Address Top	2	R/W	3D7	x x	1	1	1	1	1
	Auxiliary Offset	2	R/W	3D7	0 0	1	1	1	1	1
	Text Mode Control	6	R/W	3D7	000000	1	1	1	1	1
XR0F	Software Flags 0	8	R/W	3D7	* * * * * * * * *		1	1	1	1
	Single/Low Map	8	R/W	3D7		1	1	1	1	/
	High Map	8	R/W	3D7 3D7	X X X X X X X X X X X X X X X X X X X	<i>v</i>	✓ ✓	<i>v</i>	<i>v</i>	
	-reserved-			3D7 3D7	x	v	v	v	•	v
	-reserved-			3D7 3D7		•	•	•	•	•
	Emulation Mode	8	R/W	3D7 3D7	0 0 0 0 1 1 0 0					
	Write Protect	8 8	R/W	3D7 3D7	0 0 0 0 h h 0 0 0 0 0 0 0 0 0 0 0	✓ ✓	1	1	1	<i>v</i>
	Vertical Overflow	° 5	R/W	3D7 3D7			✓ ✓	•		✓ ✓
	Horizontal Overflow	3 7	R/W	3D7 3D7	• 0 • 0 • 0 0 0	•	✓ ✓	•	•	<i>v</i>
	Alternate H Disp End	8	R/W	3D7 3D7	• 0 0 0 0 0 0 0 0		✓ ✓			✓ ✓
	AlternateHSyncStart (Half-line)	8	R/W	3D7 3D7	X X X X X X X X X	<i>v</i>	✓ ✓	✓ ✓	v v	✓ ✓
	Alternate H Sync End	8	R/W	3D7 3D7	X X X X X X X X X X X X X X X X X X X	<i>v</i>	✓ ✓	<i>v</i>	<i>v</i>	✓ ✓
	Alternate H Total	8	R/W	3D7 3D7	****	<i>v</i>	✓ ✓	✓ ✓	✓ ✓	✓ ✓
	Alternate Blank Start / H Panel Size	8	R/W	3D7 3D7	****	<i>`</i>	✓ ✓	✓ ✓	v V	✓ ✓
	Alternate H Blank End	8	R/W	3D7 3D7	0 x x x x x x x x	<i>✓</i>	✓ ✓	✓ ✓	<b>v</b>	<i>v</i>
	Alternate Offset	8	R/W	3D7	****	<i>`</i>	✓ ✓	✓ ✓	<b>v</b>	<i>`</i>
	Virtual EGA Switch Register	5	R/W	3D7 3D7	0 x x x x	<i>`</i>	✓ ✓	v V	<b>v</b>	<i>`</i>
					0	•	•	•	•	•
	-reserved-			3D7		•	•	•		•
	-reserved-			3D7		•	•	•	1	•
	-reserved-			3D7		•	•		1	•
	-reserved-		 D/IV	3D7		•	•		1	
	FP AltMaxScanline	5	R/W	3D7	• • • x x x x x x	•	•	1	1	1
	FP AltTxtHVirtPanel Size	8	R/W	3D7	x	•	•	•	1	<b>v</b>
	AltHSyncStart	8	R/W	3D7	x	•	•		•	~
	-reserved-		 D/IV	3D7						
	Video Interface	5	R/W	3D7	00000-	1	1	1	1	~
	Half Line Compare	8	R/W	3D7	x	•	•	•	•	•
	-reserved-	 0	 D/W/	3D7	0.0.0.0.0.0.0					
	Software Flags 1	8	R/W	3D7	000000000	1	1			1
	FLM Delay	8	R/W	3D7	X X X X X X X X X	•	•			~
	LP Delay	8 8	R/W R/W	3D7	X X X X X X X X X	•	•	1		× /
	LP Delay			3D7	X X X X X X X X X	•	•			v /
AK2F	LP Width	8	R/W	3D7	x	•	•	~	1	1

x = Not changed by RESET (indeterminate on power-up) **Reset Codes:** 

d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits

- = Not implemented (always reads 0) • = Reserved (read/write, reset to 0)

0/1 = Reset to 0/1 by trailing edge of reset

r = Chip revision # (starting from 0000)

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



CHIDS! VCA Droduct Family

# EXTENSION REGISTER SUMMARY: 30-5F

EAH	ENSION REGISTER SUMMAR	<b>X I :</b>	30-3F			CH	IPS' VGA	Produ	ct Fam	ily
Reg	Register Name	Bits	Access	<u>Port</u>	Reset	<u>82C450</u>	64300/310	<u>65510</u>	<u>65530</u>	<u>65535</u>
XR30	Clock Divide Control	4	R/W	3D7	• • • • x x x x x		✓			✓
XR31	Clock M-Divisor	7	R/W	3D7	• x x x x x x x x x		✓		•	✓
XR32	Clock N-Divisor	7	R/W	3D7	• x x x x x x x x x		✓			✓
XR33	Clock Control	7	R/W	3D7	$0000 \bullet 000$		✓			✓
XR34	-reserved-			3D7						
XR35	-reserved-			3D7						
XR36	-reserved-			3D7						
XR37	-reserved-			3D7						
XR38	-reserved-			3D7						
XR39	-reserved-			3D7						
XR3A	Color Key 0	8	R/W	3D7	x x x x x x x x x x		✓			1
XR3B	Color Key 1	8	R/W	3D7	x x x x x x x x x x		✓			1
XR3C	Color Key 2	8	R/W	3D7	x x x x x x x x x x		✓			1
XR3D	Color Key Mask 0	8	R/W	3D7	x x x x x x x x x x		✓			1
XR3E	Color Key Mask 1	8	R/W	3D7	x		✓			✓
XR3F	Color Key Mask 2	8	R/W	3D7	x x x x x x x x x x		✓			1
XR40	BitBLT Configuration (65545 Only)	2	R/W	3D7	X X		1			
XR40 XR41	-reserved-			3D7	AA	•	•	•	•	•
XR41 XR42	-reserved-			3D7		•	•	•	•	•
XR42 XR43	-reserved-			3D7		•	•	•	•	•
XR44		8	R/W	3D7	x	•				
XR44 XR45		8	R/W	3D7	X X X X X X X X X	·	v	•	•	•
XR45 XR46				3D7	~~~~~	·	•	•	•	•
XR40 XR47	-reserved-			3D7 3D7		•	•	•	•	•
XR47 XR48	-reserved-			3D7		·	•	•	•	•
XR40 XR49				3D7 3D7		•	•	•	•	•
	-reserved-			3D7 3D7		•	•	•	•	•
	-reserved-			3D7		·	•	•	•	·
	-reserved-			3D7 3D7		•	•	•	·	•
	-reserved-			3D7 3D7		•	•	•	•	•
	-reserved-			3D7 3D7		•	•	•	·	•
	Panel Format 2	5	R/W	3D7 3D7	v v <b>* * * v</b> v v	•	•	•	·	
					x x • • • x x x	•	•	•	·	
	Panel Format 1	8	R/W	3D7	X X X X X X X X X	•	•	1	1	1
XR51	Display Type	7	R/W	3D7	000•0000	•	•	~	1	~
	Power Down Control	8	R/W	3D7	00000001	•	~	~	~	1
XR53	Panel Format 3	7	R/W	3D7	$\bullet 0 0 0 0 0 x 0$	•	•	~	1	~
XR54	PaneIInterface	8	R/W	3D7	x x x x x x x x x x	•	•	1	~	1
	H Compensation	6	R/W	3D7	x x x x • • x x	•	•	~	~	1
	H Centering	8	R/W	3D7	x x x x x x x x x x	•	•	1	1	1
	V Compensation	8	R/W	3D7	x x x x x x x x x x	•	•	1	1	1
	V Centering	8	R/W	3D7	x x x x x x x x x x	•	•	1	1	1
	V Line Insertion	7	R/W	3D7	x x x • x x x x	•	•	1	1	1
	V Line Replication	4	R/W	3D7	• • • • X X X X	•	•	1	1	1
	Power Sequencing Delay	8	R/W	3D7	1000001	•	•	~	1	1
	Activity Indicator Control	7	R/W	3D7	0 x • x x x x x x	•	•	•	•	1
	FP Diagnostic	8	R/W	3D7	000000000	•	•	•	•	1
	ACDCLK (M) Control	8	R/W	3D7	x x x x x x x x x x	•	•	~	1	1
XR5F	Power Down Mode Refresh	8	R/W	3D7	x x x x x x x x x x	•	•		~	1

**Reset Codes:** x = Not changed by RESET (indeterminate on power-up)

d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits - = Not implemented (always reads 0)
• = Reserved (read/write, reset to 0)

0/1 = Reset to 0/1 by trailing edge of reset

r = Chip revision # (starting from 0000)

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



#### **EXTENSION REGISTER SUMMARY: 60-7F**

#### **CHIPS' VGA Product Family** Reg **Register** Name **Bits Access** Port Reset 82C450 64300/310 65510 65530 65535 XR60 Blink Rate Control 8 R/W 3D7 1000011 1 1 XR61 SmartMap<sup>™</sup>Control 1 1 8 R/W 3D7 \* \* \* \* \* \* \* \* \* XR62 SmartMap<sup>™</sup> Shift Parameter 1 1 8 R/W 3D7 XR63 SmartMap<sup>TM</sup>ColorMappingControl ⁄ 1 8 R/W 3D7 x 1 x x x x x x XR64 FP Alternate Vertical Total 8 R/W 3D7 XR65 FP Alternate Overflow 6 R/W 3D7 x x x • • x x x 8 R/W 1 XR66 FP Alternate Vertical Sync Start 3D7 x x x x x x x x x / XR67 FP Alternate Vertical Sync End 4 R/W 3D7 / • • • • x x x x 8 XR68 FP Vertical Panel Size R/W 3D7 x x x x x x x x x XR69 -reserved-3D7 -----XR6A -reserved---3D7 \_\_\_ XR6B -reserved---3D7 XR6C Programmable Output Drive ••0000d• 5 R/W 3D7 1 XR6D -reserved-3D7 ----XR6E Polynomial FRC Control 8 R/W 3D7 ⁄ 1 10111101 XR6F Frame Buffer Control 8 R/W 3D7 00000000 1 1 XR70 Setup/Disable Control 1 R/W 3D7 0 - - - - - - - -1 ⁄ Ϊ Ϊ XR71 -reserved-(GPIO Control) -----3D7 1 XR72 ExternalDeviceI/O (GPIOData) 7 R/W $0000000 \bullet$ 3D7 XR73 Miscellaneous Control 6 R/W 3D7 00 - -0000XR74 -reserved-(Configuration 2) ---3D7 --XR75 -reserved-(Software Flags 3) ----3D7 XR76 -reserved-----3D7 XR77 -reserved---3D7 . XR78 -reserved-----3D7 XR79 -reserved-3D7 ----XR7A -reserved-3D7 ----XR7B -reserved-----3D7 XR7C -reserved-\_\_\_ --3D7 XR7D Diagnostic 1 R/W 3D7 0 - - - - - • 1 1 1 1 XR7E CGA/Hercules Color Select 6 R/W 3D7 - - x x x x x x x 1 XR7F Diagnostic 8 R/W 3D7 00xxxx00 1

**Reset Codes:** x = Not changed by reset (indeterminate on power-up)

- d = Set from the corresponding data bus pin on trailing edge of reset
- = Not implemented (always reads 0) • = Reserved (read/write, reset to 0)
- h = Read-only Hercules Configuration Register Readback bits

0/1 = Reset to 0/1 by trailing edge of reset

r = Chip revision # (starting from 0000)

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



# **32-BIT EXTENSION REGISTER SUMMARY**

Reg	<u>Group</u>	Register Name	<b>Bits</b>	Access	<u>Port</u>	Reset
DR00	BitBLT	BitBLTOffset	16/32	R/W	83D0-3	xxxx xxxxxxxxxxxx xxxxxxxx
DR01	BitBLT	BitBLT Pattern ROP	16/32	R/W	87D0-3	
DR02	BitBLT	BitBLT BG Color	16/32	R/W	8BD0-3	XXXXXXXX XXXXXXXX XXXXXXX XXXXXXXX
DR03	BitBLT	BitBLT FG Color	16/32	R/W	8FD0-3	XXXXXXX XXXXXXXX XXXXXXX XXXXXXX
DR04	BitBLT	BitBLT Control	16/32	R/W	93D0-3	0 x x x x x x x x x x x x x x
DR05	BitBLT	BitBLT Source	16/32	R/W	97D0-3	
DR06	BitBLT	<b>BitBLT</b> Destination	16/32	R/W	9BD0-3	x x x x x x x x x x x x x
DR07	BitBLT	BitBLTCommand	16/32	R/W	9FD0-3	xxxx xxxxxxxx
DR08	Cursor	Cursor Control	16/32	R/W	A3D0-3	••••0000 000•••00
DR09	Cursor	Cursor Color 0-1	16/32	R/W	A7D0-3	XXXXXXX XXXXXXXX XXXXXXX XXXXXXX
DR0A	Cursor	Cursor Color 2-3	16/32	R/W	ABD0-3	XXXXXXXX XXXXXXXX XXXXXXX XXXXXXXX
DR0B	Cursor	Cursor Position	16/32	R/W	AFD0-3	x x x x x x x x x x x x x x x x
DR0C	Cursor	Cursor Base Address	16/32	R/W	B3D0-3	X X X X X X X X X X X

- **Reset Codes:** x = Not changed by reset (indeterminate on power-up)
- d = Set from configuration pin on trailing edge of reset h = Read-only Hercules Configuration Register Readback bits
  - r = Chip revision # (starting from 0000)

**Revision 1.2** 

49

- = Not implemented (always reads 0)

• = Not implemented (analysi reads of) 0/1 = Reset to 0/1 by trailing edge of reset



# PCI CONFIGURATION REGISTER SUMMARY

Reg	Register Name	Bits	Access	Offset	Reset
VENID	VendorID	16	R	00h	00010000 00101100
DEVID	Device ID	16	R	02h	0000000 11011000
DEVCTL	Device Control	16	R/W	04h	10 1000000
DEVSTAT	Device Status	16	R/C	06h	000000 0
REV	Revision	8	R	08h	r r r
PRG	ProgrammingInterface	8	R	09h	0000000
SUB	Sub Class Code	8	R	0Ah	0000000
BASE	Base Class Code	8	R	0Bh	00000011
MBASE	Memory Base Address	32	R/W	10h	x x x x x x x x x x x x
IOBASE	I/OBaseAddress	32	R/W	14h	xxxxxxx xxxxxxx xxxxx x x x x x x x 1

**Note:** R = Read, W = Write, C = Clear (1s written to specific bits will clear those bits)



# Registers

#### GLOBAL CONTROL (SETUP) REGISTERS

The Setup Control Register and Video Subsystem Enable registers are used to enable or disable the VGA. The Setup Control register is also used to place the VGA in normal or setup mode (the Global Enable Register is accessible <u>only during Setup</u> <u>mode</u>). The Setup Control register is used only in ISA bus interfaces; the Video Subsystem Enable register is used only in Local Bus configurations. The various internal 'disable' bits 'OR' together to provide multiple ways of disabling the chip; all 'disable' bits must be off to enable access to the chip. When the chip is 'disabled' in this fashion, only bus access is disabled; other functions remain operational (memory refresh, display refresh, etc.).

<u>Note</u>: In setup mode in the <u>IBM</u> VGA, the Global Setup Register (defined as port address 102) actually occupies the *entire I/O space*. Only the lower 3 bits are used to decode and select this register. To avoid bus conflicts with other peripherals, reads should only be performed at the 10xh port addresses while in setup mode. To eliminate potential compatibility problems in widely varying PC systems, CHIPS' VGA controllers decode the Global Setup register at I/O port 102h <u>only</u>.

### PCI CONFIGURATION REGISTERS (65545)

For PCI bus configuration in the 65545, ten 16-bit registers are implemented to allow identification of the chip, examination of various internal states, configuration of memory and I/O base addresses, and control of settings for various modes of operation. These registers are located at various offsets into the PCI configuration space which may be I/O or memory mapped depending on the system design.

### GENERAL CONTROL REGISTERS

Two Input Status Registers read the SENSE function (Virtual Switch Register or internal RGB comparator output), pending CRT interrupt, display enable / horizontal sync output, and vertical retrace / video output. The Feature Control Register selects the vertical sync function while the Miscellaneous Output Register controls I/O address selection, clock selection, CPU access to display memory, display memory page selection, and horizontal and vertical sync polarity.

#### **CGA/HERCULES REGISTERS**

CGA Mode and Color Select registers are provided on-chip for emulation of CGA modes. Hercules Mode and Configuration registers are provided onchip for emulation of Hercules mode.

### **SEQUENCER REGISTERS**

The Sequencer Index Register contains a 3-bit index to the Sequencer Data Registers. The Reset Register forces an asynchronous or synchronous reset of the sequencer. The Sequencer Clocking Mode Register master clocking functions, controls video enable/disable and selects either an 8 or 9 dot character clock. A Plane/Map Mask Register enables the color plane and write protect. The Character Font Select Register handles video intensity and character generation and controls the display memory plane through the character generator select. The Sequencer Memory Mode Register handles all memory, giving access by the CPU to 4 / 16 / 32 KBytes, Odd / Even addresses (planes) and writing of data to display memory.

### CRT CONTROLLER REGISTERS

The CRT Controller Index Register contains a 6-bit index to the CRT Controller Registers. Twenty one registers control various display functions: horizontal and vertical blanking and sync timing, panning and scrolling, cursor size and location, light pen, and text-mode underline.

### **GRAPHICS CONTROLLER REGISTERS**

The Graphics Controller Index Register contains a 4bit index to the Graphics Controller Registers. The Set/Reset Register controls the format of the CPU data to display memory. It also works with the Enable Set/Reset Register. Reducing 32 bits of display data to 8 bits of CPU data is accomplished by the Color Compare Register. Data Rotate Registers specify the CPU data bits to be rotated and subjected to logical operations. The Read Map Select Register reduces memory data for the CPU in the four plane (16 color) graphics mode. The Graphics Mode Register controls the write, read, and shift register modes. The Miscellaneous Register handles graphics/text, chaining of odd/even planes, and display memory mapping. Additional registers include Color Don't Care and Bit Mask.



#### ATTRIBUTE CONTROLLER AND COLOR PALETTE REGISTERS

The Attribute Controller Index Register contains a 5bit index to the Attribute Controller Registers which consist of a 16-entry color lookup table with 6 bits per entry plus five additional control registers. A sixth index register bit is used to enable video. The Attribute Controller Registers handle color lookup table mapping, text/graphics mode control, overscan color selection, and color plane enabling. One register allows the display to be shifted left up to 8 pixels. Another register provides default values to extend the 6-bit lookup table values to 8 bits for modes providing less than 8 bits per pixel.

The color palette registers control the interface to the on-chip color palette. This on-chip palette fully implements the functions of the VGA-standard palette (Inmos IMSG176, Brooktree BT471/476, or equivalent functionality). The color palette primarily consists of a 256-entry color lookup table (also sometimes referred to as a CLUT), a mask register, index registers used to access the CLUT data, and triple 6 / 8-bit DACs used to drive analog RGB outputs to a CRT monitor. Each entry in the CLUT is 18 bits in length (6 bits each for red, green, and blue) so each CLUT data entry must be accessed sequentially as 3 separate bytes and each DAC output operates with 6 bits of resolution. In 24-bpp "True-Color" modes, the CLUT is bypassed and each DAC operates with 8-bit resolution.

### **EXTENSION REGISTERS**

The 65540 / 545 defines a set of extension registers (called "XR's") which are addressed with the 7-bit Extension Register Index. The I/O port address is fixed at 3D6-3D7h and read/write access is always enabled to improve software performance.

The extension registers handle a variety of interfacing, compatibility, and display functions as discussed below. They are grouped into the following logical groups for discussion purposes:

- 1. <u>Miscellaneous</u> Registers include the chip version/revision, configuration, and various interface control and diagnostic functions.
- 2. <u>Mapping</u> Registers include paging controls and base registers for relocation of I/O and memory blocks.
- 3. <u>Software Flags</u> Registers provide locations for BIOS and driver software to store various temporary variable values on-chip

- 4. <u>Clock</u> Registers control the operation of the onchip clock synthesizer
- 5. <u>Multimedia</u>Registers control the operation of the video input port color key and mask
- 6. <u>BitBLT</u>Registers control the operation of the Bit-Block-Transfer (BitBLT) engine (65545 only) for graphicsacceleration.
- 7. <u>Backwards Compatibility</u> Registers control Hercules, MDA, and CGA emulation modes. Write Protect functions are provided to increase flexibility in providing backwards compatibility.
- 8. <u>AlternateHorizontal and Vertical</u> Registers handle all horizontal and vertical timing, including sync, blank and offset. These are used for backwards compatibility.
- 9. <u>Flat Panel</u> Registers handle all internal logic specific to driving of flat panel displays.

### **32-BIT REGISTERS**

The 65545 also implements a group of sixteen 32-bit doubleword extension registers (called "DR's"). These registers are used for control of the high performance BitBLT and Hardware Cursor subsystems and may be mapped anywhere in the I/O and/or memory address space.

For ISA and VL-Bus configurations, the 32-bit registers take up 32 doubleword locations in the 16bit I/O address space (only the first 13 registers are defined; the remaining locations are reserved). An 8-bit extension register is provided to program the base address. The address is of the form "bnnn nn1b bbbb bbxx" (where b specifies the value programmed into the base register and 'n' selects one of the 32 register locations). The base register is typically programmed with '74h' to map the 32-bit registers to I/O addresses x3D0-x3D3h (unused ports in the standard VGA I/O address range).

For PCI bus configurations, the 32-bit registers are mapped to both the memory and I/O address spaces. The PCI configuration registers contain an I/O base register which defines a 1KB space (256 doublewords) which allows the 32-bit register space to start on any 1KB boundary in the I/O address space. In addition, the PCI memory base register specifies an 8MB memory address space; display memory is mapped into the lower 2 megabytes and the 32-bit registers are mapped into the upper 6 megabytes.


**Note:** The state of most of the standard VGA registers is undefined at reset. The state at Reset of all registers specific to the 65540 / 545 (extension registers and 32-bit registers) is summarized in the register summary tables.



# **Global Control (Setup) Registers**

Register Mnemonic	Register Name	Index	Access	I/O I/O Address	Page
SETUP	Setup Control	_	W	46E8h (ISA Bus Only)	53
VSE	Video Subsystem Enable	_	W	3C3h (Local Bus Only)	53
ENAB	Global Enable	_	RW	102h (ISA Bus / Setup Mode Only)	54

#### **SETUP CONTROL REGISTER (SETUP)** Write only at I/O Address 46E8h



This register is effective in ISA bus configuration only and is not used in local bus or PCI bus configurations. In ISA bus configuration, this register is ignored if XR70 bit-7 is set to 1 (the default is 0).

In local bus configurations, the VGA may be enabled and disabled using register 3C3. In PCI bus configurations (65545), the VGA may be enabled and disabled via the PCI configuration registers. Setup mode is available only in ISA bus configuration via this register.


This register is cleared by RESET.

### 2-0 Reserved (0)

### 3 VGA Enable

- 0 VGA is disabled
- 1 VGA is enabled
- 4 Setup Mode
  - 0 VGA is in Normal Mode
  - 1 VGA is in Setup Mode
- 7-5 Reserved (0)

#### **VIDEOSUBSYSTEMENABLEREGISTER(VSE)** Write Only at I/O Address 3C3h



This register is accessible in Local Bus configurations only. It is ignored in ISA bus configurations (registers 102h and 46E8h are used in ISA bus configurations to control VGA enable and disable). Access to this register may be disabled by setting XR70 bit-7 to 1 (the default is 0).


This register is cleared by RESET to disable the VGA. In this state, only register 3C3 is accessible (the other registers in the VGA I/O address range will be inaccessible and read or write accesses to VGA I/O addresses other than 3C3 will be ignored) until bit-0 of this register is set to 1.

In PCI bus configurations, VGA enable and disable are controlled via the PCI configuration registers and this register is ignored.

- 0 VGA Sleep
  - 0 VGA is disabled
  - 1 VGA is enabled
- **7-1** Reserved (0)



#### **GLOBAL ENABLE REGISTER (ENAB)** Read/Write at I/O Address 102h



This register is accessible <u>only in setup mode</u> (46E8 bit-4 = 1). If the VGA is not in setup mode (46E8 bit-4 = 0), attempts to access this register are ignored.

Bit-0 of this register is cleared by RESET in ISA bus configurations to disable the VGA (all VGA memory and I/O addresses except 102h and 46E8h are ignored). Bit-0 of this register is AND'ed with bit-3 of register 46E8: the VGA is enabled only if both bits are set. If the VGA is disabled, only register 46E8 is accessible.

### 0 VGA Sleep

- 0 VGA is disabled
- 1 VGA is enabled
- 7-1 Reserved (0)




Register Mnemonic	Register Name	Offset	Access	Reset State	Page
VENID	VendorID	00h	R	0001 0000 0010 1100	55
DEVID	DeviceID	02h	R	0000 0000 1101 1000	55
DEVCTL	DeviceControl	04h	R/W	0000 0010 1000 0000	56
DEVSTAT	DeviceStatus	06h	R/C	0000 0000 0000 0000	56
REV	Revision	08h	R	0000 0000	57
PRG	ProgrammingInterface	09h	R	0000 0000	57
SUB	Sub Class Code	0Ah	R	0000 0000	57
BASE	Base Class Code	0Bh	R	0000 0011	57
MBASE	Memory Base Address	10h	R/W	xxxx xxxx xxx0 0000 0000 0000 0000 000	58
IOBASE	I/O Base Address	14h	R/W	xxxx xxxx xxxx xxxx xxx0 0000 0001	58

# **PCI Configuration Registers**

Note: 'Access' codes are R=Read, W=Write, and C=Clear (writing a 1 to a bit clears that bit)

### **VENDOR ID REGISTER (VENID)**

Read/Only at PCI Configuration Offset 00h Byte or Word Accessible Accessible in PCI Bus Configuration Only




### 15-0 Vendor ID

Read-Only. Always returns 102Ch (4140d)

### **DEVICE ID REGISTER (DEVID)**

Read/Only at PCI Configuration Offset 02h Byte or Word Accessible Accessible in PCI Bus Configuration Only




### 15–0 Device ID

Read-Only. Always returns 00D8h



### **DEVICE CONTROL REGISTER (DEVCTL)**

Read/Write at PCI Configuration Offset 04h Byte or Word Accessible Accessible in PCI Bus Configuration Only



### 0 I/O Access Enable

When set, the chip will respond to I/O cycles for addresses within the range specified by the IOBASE register.

#### 1 Memory Access Enable

When set, the chip will respond to memory cycles for addresses within the range specified by the MBASE register.

- 2 Bus Master (Always Reads 0)
- 3 Special Cycles (Always Reads 0)

#### 4 Mem Write & Invalidate (Always Reads 0)

#### 5 Palette Snoop Enable

When set, the chip will not respond to VGA Palette Accesses. Reads will be ignored but writes will still update the internal palette.

### 6 PERR# Enable

Set to enable PERR# response for detected data parity errors.

7 Wait Cycle Control (Always Reads 1)

### 8 SERR# Enable


Set to enable SERR# response for detected address / command parity errors. The chip will also generate a Target Abort.

9 Fast Back-to-Back Enable for Masters (Always Reads 0)

#### 15-10 Undefined/Reserved (0)

### DEVICE STATUS REGISTER (DEVSTAT)

Read/Only at PCI Configuration Offset 06h Byte or Word Accessible Accessible in PCI Bus Configuration Only



- 6–0 Undefined/Reserved (0)
- 7 Fast Back-to-Back Capable (1)

# 8 Data Parity Error Detect (0)

Implemented by bus masters only.

### 10-9 DEVSEL# Timing

Always responds '10' (Slow)

### 11 Target Abort Signaled

Set whenever a Target Abort is generated on the bus. This can happen under the following conditions:

Command/Address cycle parity error
 Invalid byte enables received
 VGA core unable to complete a cycle

### 12 Received Target Abort (0)

Implemented by bus masters only.

### 13 Master Abort (0)

Implemented by bus masters only.

#### 14 System Error Signaled

Set whenever SERR# is asserted.


### **15** Parity Error Detected

Set when data parity error is detected even if PERR# response disabled (DEVCTL bit-6)



### **REVISION REGISTER (REV)**

Read/Only at PCI Configuration Offset 08h ByteAccessible Accessible in PCI Bus Configuration Only



#### 2-0 Chip Revision Code


These bits match XR00 bits 2-0. Revision codes start at 0 and are incremented for each silicon revision.

#### 7-3 Reserved (0)

These bits are defined by the PCI 2.0 specification as additional revision code bits. They always read zero.

#### PROGRAMMINGINTERFACEREGISTERPRG)

Read/Only at PCI Configuration Offset 09h ByteAccessible Accessable in PCI Bus Configuration Only




### 7-0 Programming Interface Code

This register always returns a value of 00h (no special register-level device-independent interface definition is defined).

#### SUB CLASS CODE REGISTER (SUB)

Read/Only at PCI Configuration Offset 0Ah ByteAccessible Accessable in PCI Bus Configuration Only




### 7-0 Sub-Class Code

This register always returns a value of 00h to indicate "VGA Compatible Controller".

### BASE CLASS CODE REGISTER (BASE)

Read/Only at PCI Configuration Offset 0Bh ByteAccessible Accessable in PCI Bus Configuration Only




7-0 Base Class Code

This register always returns a value of 03h to indicate base class "Display Controller".



### MEMORY BASE REGISTER (MBASE)

Read/Write at PCI Configuration Offset 10h Byte, Word, or DoubleWord Accessible Accessable in PCI Bus Configuration Only



### 0 Memory/IO Space (0)

Always returns 0 to indicate memory space

### **2-1** Memory Type (00)

Always return 0 to indicate 32-bit address

### **3** Prefetchable Memory (0)

Always return 0 to prevent prefetching

#### 22-4 Address Mask (0)

Always returns 0 to indicate an 8MB range

### **31-23** Memory Base Address


R/W in bits 23 and above to indicate an 8MB address range. The lower 2MB is for video memory and the rest is for memory mapped IO. The actual value programmed in this field determines the start of the range in the 32-bit memory address space. For example:

	Value	
	Programmed	Memory Address Range
0:	00000000b	IllegalSetting
8MB:	00000001b	00800000h - 00FFFFFFh
16MB:	00000010b	01000000h - 017FFFFh
24MB:	00000011b	01800000h - 01FFFFFh
32MB:	000000100b	02000000h - 027FFFFFh
40MB:	000000101b	02800000h - 02FFFFFFh
	VD00 :1	1 6 6

Note: XR08 provides the same function for ISA/VL. It is ignored in PCI bus mode.

### I/O BASE REGISTER (IOBASE)

Read/Write at PCI Configuration Offset 14h Byte, Word, or DoubleWord Accessible Accessable in PCI Bus Configuration Only



### 0 Memory/IO Space (1)

Always returns 1 to indicate I/O space

#### 1 Undefined/Reserved (0)

### 9-2 Address Mask (0)

All bits in in this field return 0 to indicate a 1KB I/O address range

### 31-10 I/O Base Address

R/W in bits 10 and above to indicate a 1KB address range for the 32-bit registers (DRxx registers). The actual value programmed in this field determines the start of the range in the 32-bit I/O address space. For example:


Value	
Programmed	I/O Address Range
000000h	IllegalSetting
000001h	00000400h - 000007FFh
000002h	00000800h - 00000BFFh
000003h	00000C00h - 00000FFFh
000004h	00001000h - 000013FFh

- Note: XR07 provides the same function for ISA/VL. It is ignored in PCI bus mode.
- Note: In PCI bus configuration, the DR registers may also be <u>memory</u> mapped to the upper megabyte of the 2MB memory space (see MBASE).



Register Mnemonic	RegisterName	Index	Access	I/O Address	Protect Group	Page
ST00	Input Status 0	_	R	3C2h	_	59
ST01	Input Status 1	_	R	3BAh/3DAh	_	59
FCR	Feature Control	_	W	3BAh/3DAh	5	60
			R	3CAh		
MSR	MiscellaneousOutput	_	W	3C2h	5	60
	1		R	3CCh		

#### **INPUT STATUS REGISTER 0 (ST00)** Read only at I/O Address at 3C2h



### **3-0** Reserved (0)

#### 4 RGB Comparator/Sense


This bit returns the state of the output of the RGB output comparator <u>or</u> the output of the Virtual Switch Register (XR1F bit 0, 1, 2, or 3) if enabled by XR1F bit-7.

#### 6-5 Reserved (0)

### 7 CRT Interrupt Pending

- 0 Indicates no CRT interrupt is pending
- 1 Indicates a CRT interrupt is waiting to be serviced

#### INPUT STATUS REGISTER 1 (ST01) Read only at I/O Address 3BAh/3DAh



### 0 Display Enable/HSYNC Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-4).

- 0 Indicates DE or HSYNC inactive
- 1 Indicates DE or HSYNC active

### **2-1** Reserved (0)

#### 3 Vertical Retrace/Video

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-5).

- 0 Indicates VSYNC or video inactive
- 1 Indicates VSYNC or video active

### 5-4 Video Feedback 1, 0

These are diagnostic video bits which are selected via the Color Plane Enable Register.

#### 6 Reserved (0)


#### 7 VSync Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-6). It reflects the active status of the VSYNC output: 0=inactive, 1=active.



# FEATURE CONTROL REGISTER (FCR)

Write at I/O Address 3BAh/3DAh Read at I/O Address 3CAh Group 5 Protection



#### 1-0 Feature Control

These bits are used internal to the chip in conjunction with the Configuration Register (XR01). When enabled by XR01 bits 2-3 and Misc Output Register bits 3-2 = 10, these bits determine the pixel clock frequency typically as follows:

FCR1:0 = 00 = 40.000 MHz FCR1:0 = 01 = 50.350 MHz FCR1:0 = 10 = User defined FCR1:0 = 11 = 44.900 MHz

This preserves compatibility with drivers developed for earlier generation Chips and Technologies VGA controllers.

### 2 Reserved (0)

#### 3 VSync Control

This bit is cleared by RESET.

- 0 VSync output on the VSYNC pin
- 1 Logical 'OR' of VSync and Display Enable output on the VSYNC pin


This capability is not typically very useful, but is provided for IBM compatibility.

### 7-4 Reserved (0)

CRT Display Sync Polarities				
V	H	Display	HFreq	VFreq
P	Р	>480 Line	Variable	Variable
P	Р	200 Line	15.7 KHz	60 Hz
Ν	Р	350 Line	21.8 KHz	60 Hz
P	Ν	400 Line	31.5 KHz	70 Hz
Ν	Ν	480 Line	31.5 KHz	60 Hz

#### MISCELLANEOUSOUTPUTREGISTER(MSR)

Write at I/O Address 3C2h Read at I/O Address 3CCh Group 5 Protection



This register is cleared by RESET.

0 I/O Address Select

This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01).

- 0 Select 3Bxh I/O address
- 1 Select 3Dxh I/O address

### 1 RAM Enable

0 Prevent CPU access to display memory1 Allow CPU access to display memory

**3-2** Clock Select. These bits usually select the dot clock source for the CRT interface:

MSR3:2 = 00 = Select CLK0 MSR3:2 = 01 = Select CLK1 MSR3:2 = 10 = Select CLK2MSR3:2 = 11 = Select CLK3

See extension register XR01 bits 2-3 (Configuration) and FCR bits 0-1 for variations of the above clock selection mapping. See also XR1F (Virtual Switch Register) for additional functionality potentially controlled by these bits.

- 4 Reserved (0)
- 5 Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KByte page in display memory for CPU access: 0=select upper page; 1=select lower page.
- 6 CRT HSync Polarity. 0=pos, 1=neg

### 7 CRT VSync Polarity. 0=pos, 1=neg

(Blank pin polarity can be controlled via the Video Interface Register, XR28). XR55 bits 6-7 are used to control H/V sync polarity instead of these bits if XR51 bit-2 = 1 (display type = flat panel).




# **CGA/Hercules Registers**

Register Mnemonic	RegisterName	Index	Access	I/O Address	Protect Group	Page
MODE	CGA/HerculesMode	_	R/W	3D8h	—	61
COLOR	CGA Color Select	_	R/W	3D9h	—	62
HCFG	Hercules Configuration	_	R/W	3BFh	—	62

# CGA/HERCULES MODE CONTROL REGISTER (MODE)

Read/Write at I/O Address 3B8h/3D8h



This register is effective only in CGA and Hercules modes. It is accessible if CGA or Hercules emulation mode is selected or the extension registers are enabled. If the extension registers are enabled, the address is determined by the address select in the Miscellaneous Outputs register. Otherwise the address is determined by the emulation mode. It is cleared by RESET.

### 0 CGA 80/40 Column Text Mode

- 0 Select 40 column CGA text mode
- 1 Select 80 column CGA text mode

### 1 CGA/Hercules Graphics/Text Mode

- 0 Select text mode
- 1 Select graphics mode

#### 2 CGA Mono/Color Mode

- 0 Select CGA color mode
- 1 Select CGA monochrome mode

#### **3** CGA/Hercules Video Enable

- 0 Blank the screen
- 1 Enable video output

### 4 CGA High Resolution Mode

- 0 Select 320x200 graphics mode
- 1 Select 640x200 graphics mode

### 5 CGA/Hercules Text Blink Enable

- 0 Disable character blink attribute (blink attribute bit-7 used to control back-ground intensity)
- 1 Enable character blink attribute


### 6 Reserved (0)

### 7 Hercules Page Select

- 0 Select the lower part of memory (starting address B0000h) in Hercules Graphics Mode
- 1 Select the upper part of the memory (starting address B8000h) in Hercules Graphics Mode



#### CGA COLOR SELECT REGISTER (COLOR) Read/Write at I/O Address 3D9h



This register is effective only in CGA modes. It is accessible if CGA emulation mode is selected or the extension registers are enabled. This register may also be read or written as an Extension Register (XR7E). It is cleared by Reset.

#### 3-0 Color

320x200 4-color: Background Color (color when the pixel value is 0)

The foreground colors (colors when the pixel value is 1-3) are determined by bit-5 of this register.

640x200 2-color:

Foreground Color (color when the pixel value is 1)

The background color (color when the pixel value is 0) is black.

#### 4 IntensityEnable

TextMode:	Enables intensified background colors
320x200 4-color:	Enables intensified colors 0-3
640x200 2-color:	Don't care

#### 5 Color Set Select


This bit selects one of two available CGA color palettes to be used in 320x200 graphics mode (it is ignored in all other modes) according to the following table:

Pixel	Color Set	Color Set
Value	0	1
$ \begin{array}{c} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} $	Color per bits 0-3 Green Red Brown	Color per bits 0-3 Cyan Magenta White

7-6 Reserved(0)

# HERCULES CONFIGURATION REGISTER (HCFG)

Write only at I/O Address 3BFh



This register is effective only in Hercules mode. It is accessible in Hercules emulation mode or if the extension registers are enabled. It may be read back through XR14 bits 2 & 3. It is cleared by Reset.

#### 0 Enable Graphics Mode

- 0 Lock the chip in Hercules text mode. In this mode, the CPU has access only to memory address range B0000h-B7FFFh (in text mode the same area of display memory wraps around 8 times within this range such that B0000 accesses the same display memory location as B1000, B2000, etc.).
- 1 Permit entry to Hercules Graphics mode

### 1 Enable Memory Page 1

- 0 Prevent setting of the Page Select bit (bit 7 of the Hercules Mode Control Register). This function also restricts memory usage to addresses B0000h-B7FFFh.
- 1 The Page Select bit can be set and the upper part of display memory (addresses B8000h - BFFFFh) is available.


### 7-2 Reserved (0)



# **Sequencer Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SRX	Sequencer Index	_	R/W	3C4h	1	63
SR00 SR01	Reset ClockingMode	00h 01h	R/W R/W	3C5h 3C5h	1	63 64
SR02	Plane/MapMask	02h	R/W	3C5h	1	64
SR03 SR04	Character Font Memory Mode	03h 04h	R/W R/W	3C5h 3C5h	1 1	65 66
SR07	Horizontal Character Counter Reset	07h	W	3C5h	—	66

#### **SEQUENCER INDEX REGISTER (SRX)** Read/Write at I/O Address 3C4h



This register is cleared by reset.


#### 2-0 Sequencer Index

These bits contain a 3-bit Sequencer Index value used to access sequencer data registers at indices 0 through 7.

#### 7-3 Reserved (0)

### SEQUENCER RESET REGISTER (SR00)

Read/Write at I/O Address 3C5h Index 00h Group 1 Protection



#### 0 Asynchronous Reset

- 0 Force asynchronous reset
- 1 Normal operation

Display memory data will be corrupted if this bit is set to zero.

#### 1 Synchronous Reset

- 0 Force synchronous reset
- 1 Normal operation

Display memory data is not corrupted if this bit is set to zero for a short period of time (a few tenths of a microsecond). See also XR0E.


**7-2** Reserved (0)



#### **SEQUENCER CLOCKING MODE REGISTER (SR01)**

Read/Write at I/O Address 3C5h Index 01h Group 1 Protection

#### D7 D6 D5 D4 D3 D2 D1 D0



#### 0 8/9 Dot Clocks

This bit determines whether a character clock is 8 or 9 dot clocks long.

- 0 Select9dots/characterclock
- 1 Select 8 dots/character clock

#### 1 Reserved (0)

#### 2 Shift Load

- 0 Load video data shift registers every characterclock
- 1 Load video data shift registers <u>every</u> <u>other</u>character clock

Bit-4 of this register must be 0 for this bit to be effective.

#### **3** Input Clock Divide

- 0 Sequencer master clock output on the PCLK pin (used for 640 (720) pixel modes)
- 1 Master clock divided by 2 output on the PCLK pin (used for 320 (360) pixel modes)

#### 4 Shift 4

- 0 Load video shift registers every 1 or 2 character clocks (depending on bit-2 of this register)
- 1 Load shift registers every 4th character clock.


#### 5 Screen Off

- 0 NormalOperation
- 1 Disable video output and assign all display memory bandwidth for CPU accesses
- 7-6 Reserved (0)

#### **Revision 1.2**

#### SEQUENCER PLANE/MAP MASK REGISTER (SR02)

Read/Write at I/O Address 3C5h Index 02h Group 1 Protection



#### **3-0** Color Plane Enable

- 0 Write protect corresponding color plane
- 1 Allow write to corresponding color plane.


In Odd/Even and Quad modes, these bits still control access to the corresponding color plane.

#### 7-4 **Reserved** (0)



#### CHARACTER FONT SELECT REGISTER (SR03)

Read/Write at I/O Address 3C5h Index 03h Group 1 Protection



In text modes, bit-3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit-3 controls the foreground intensity.

SR04 bit-1 must be 1 for the character font select function to be active. Otherwise, only character fonts 0 and 4 are available.

- 1-0 High order bits of Character Generator Select B
- 3-2 High order bits of Character Generator Select A
- 4 Low order bit of Character Generator Select B
- 5 Low order bit of Character Generator SelectA
- **7-6** Reserved (0)

The following table shows the display memory plane selected by the Character Generator Select A and B bits.

<u>Code</u> <u>Character Generator Table Location</u>

- 0 First 8K of Plane 2
- 1 Second 8K of Plane 2
- 2 Third 8K of Plane 2
- 3 Fourth 8K of Plane 2
- 4 Fifth 8K of Plane 2
- 5 Sixth 8K of Plane 2
- 6 Seventh 8K of Plane 27 Eighth 8K of Plane 2

where 'code' is:


Character Generator Select A (bits 3, 2, 5) when bit-3 of the attribute byte is one.

Character Generator Select B (bits 1, 0, 4) when bit-3 of the attribute byte is zero.



#### SEQUENCER MEMORY MODE REGISTER (SR04)

Read/Write at I/O Address 3C5h Index 04h Group 1 Protection



0 Reserved (0)

### 1 Extended Memory

- 0 Restrict CPU access to 4 / 16 / 32 KBytes
- 1 Allow complete access to memory

This bit should normally be 1.

#### 2 Odd/Even Mode

- 0 CPU accesses to Odd/Even addresses are directed to corresponding odd/even planes
- 1 All planes are accessed simultaneously (IRGB color)

Bit-3 of this register must be 0 for this bit to be effective. This bit affects only CPU write accesses to display memory.

#### 3 Quad Four Mode


- 0 CPU addresses are mapped to display memory as defined by bit-2 of this register
- 1 CPU addresses are mapped to display memory modulo 4. The two low order CPU address bits select the display memory plane.

This bit affects both CPU reads and writes to display memory.

#### 7-4 Reserved (0)

# SEQUENCER HORIZONTAL CHARACTER

**COUNTER RESET (SR07)** Read/Write at I/O Address 3C5h Index 07h



Writing to SR07 with any data will cause the horizontal character counter to be held reset (character counter output = 0) until a write to any other sequencer register with any data value. The write to any index in the range 0-6 clears the latch that is holding the reset condition on the character counter.

The vertical line counter is clocked by a signal derived from horizontal display enable (which does not occur if the horizontal counter is held reset). Therefore, if the write to SR07 occurs during vertical retrace, the horizontal and vertical counters will both be set to zero. A write to any other sequencer register may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.



Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
CRX	CRTC Index	_	R/W	3B4h/3D4h	_	68
CR00	HorizontalTotal	00h	R/W	3B5h/3D5h	0	68
CR01	Horizontal Display Enable End	01h	R/W	3B5h/3D5h	0	68
CR02	Horizontal Blank Start	02h	R/W	3B5h/3D5h	0	69
CR03	Horizontal Blank End	03h	R/W	3B5h/3D5h	0	69
CR04	Horizontal Sync Start	04h	R/W	3B5h/3D5h	0	70
CR05	Horizontal Sync End	05h	R/W	3B5h/3D5h	0	70
CR06	VerticalTotal	06h	R/W	3B5h/3D5h	0	71
CR07	Overflow	07h	R/W	3B5h/3D5h	0/3	71
CR08	Preset Row Scan	08h	R/W	3B5h/3D5h	3	72
CR09	Maximum Scan Line	09h	R/W	3B5h/3D5h	2/4	72
CR0A	Cursor Start Scan Line	0Ah	R/W	3B5h/3D5h	2	73
CR0B	Cursor End Scan Line	0Bh	R/W	3B5h/3D5h	2	73
CR0C	Start Address High	0Ch	R/W	3B5h/3D5h	_	74
CR0D	Start Address Low	0Dh	R/W	3B5h/3D5h	_	74
CR0E	Cursor Location High	0Eh	R/W	3B5h/3D5h	_	74
CR0F	Cursor Location Low	0Fh	R/W	3B5h/3D5h	_	74
CR10	Vertical Sync Start (See Note 2)	10h	W or R/W	3B5h/3D5h	4	75
CR11	Vertical Sync End (See Note 2)	11h	W or R/W	3B5h/3D5h	3/4	75
CR10	Lightpen High (See Note 2)	10h	R	3B5h/3D5h	_	75
CR11	Lightpen Low (See Note 2)	11h	R	3B5h/3D5h	_	75
CR12	Vertical Display Enable End	12h	R/W	3B5h/3D5h	4	76
CR13	Offset	13h	R/W	3B5h/3D5h	3	76
CR14	Underline Row	14h	R/W	3B5h/3D5h	3	76
CR15	Vertical Blank Start	15h	R/W	3B5h/3D5h	4	77
CR16	Vertical Blank End	16h	R/W	3B5h/3D5h	4	77
CR17	CRT Mode Control	17h	R/W	3B5h/3D5h	3/4	78
CR18	LineCompare	18h	R/W	3B5h/3D5h	3	79
CR22	MemoryDataLatches	22h	R	3B5h/3D5h	_	80
CR24	AttributeControllerToggle	24h	R	3B5h/3D5h	_	80


# **CRT Controller Registers**

Note 1: When MDA or Hercules emulation is enabled, the CRTC I/O address should be set to 3B0h-3B7h by setting the I/O address select bit in the Miscellaneous Output register (3C2h/3CCh bit-0) to zero. When CGA emulation is enabled, the CRTC I/O address should be set to 3D0h-3D7h by setting Misc Output Register bit-0 to 1.

Note 2: In the EGA, all CRTC registers except the cursor (CR0C-CR0F) and light pen (CR10 and CR11) registers are write-only (i.e., no read back). In both the EGA and VGA, the light pen registers are at index locations conflicting with the vertical sync registers. This would normally prevent reads and writes from occurring at the same index. Since the light pen registers are not normally useful, the VGA provides software control (CR03 bit-7) of whether the vertical sync or light pen registers are readable at indices 10-11.




#### **CRTC INDEX REGISTER (CRX)** Read/Write at I/O Address 3B4h/3D4h



- 5-0 CRTC Data Register Index
- 7-6 Reserved (0)

# HORIZONTAL TOTAL REGISTER (CR00)

Read/Write at I/O Address 3B5h/3D5h Index 00h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

### 7-0 Horizontal Total

Total number of character clocks per line = contents of this register + 5. This register determines the horizontal sweep rate.

#### HORIZONTAL DISPLAY ENABLEEND REGISTER (CR01)

Read/Write at I/O Address 3B5h/3D5h Index 01h Group 0 Protection



This register is used for all VGA and EGA modes on CRTs. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.


#### 7-0 Horizontal Display

Number of Characters displayed per scan line -1.



#### HORIZONTAL BLANK START REGISTER (CR02)

Read/Write at I/O Address 3B5h/3D5h Index 02h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 7-0 Horizontal Blank Start

These bits specify the beginning of horizontal blank in terms of character clocks from the beginning of the display scan. The period between Horizontal Display Enable End and Horizontal Blank Start is the right side border on screen.

#### HORIZONTAL BLANK END REGISTER (CR03)

Read/Write at I/O Address 3B5h/3D5h Index 03h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

### 4-0 Horizontal Blank End

These are the lower 5 bits of the character clock count used to define the end of horizontal blank. The interval between the end of horizontal blank and the beginning of the display (a count of 0) is the left side border on the screen. If the horizontal blank width desired is W clocks, the 5-bit value programmed in this register = [contents of CR02 + W] and 1Fh. The most significant bit is programmed in CR05 bit-7. This bit = [(CR02 + W) and 20h]/20h.

#### 6-5 Display Enable Skew Control

Defines the number of character clocks that the Display Enable signal is delayed to compensate for internal pipeline delays.


### 7 Light Pen Register Enable

This bit must be 1 for normal operation; when this bit is 0, CRTC registers CR10 and CR11 function as lightpen readback registers.



#### HORIZONTAL SYNC START REGISTER (CR04)

Read/Write at I/O Address 3B5h/3D5h Index 04h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 7-0 Horizontal Sync Start

These bits specify the beginning of HSync in terms of Character clocks from the beginning of the display scan. These bits also determine display centering on the screen.

# HORIZONTAL SYNC END REGISTER (CR05)

Read/Write at I/O Address 3B5h/3D5h Index 05h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

#### 4-0 Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of Horizontal Sync. If the horizontal sync width desired is N clocks, then these bits = (N + contents of CR04) and 1Fh.

### 6-5 Horizontal Sync Delay

These bits specify the number of character clocks that the Horizontal Sync is delayed to compensate for internal pipeline delays.


### 7 Horizontal Blank End Bit 5

This bit is the sixth bit of the Horizontal Blank End Register (CR03).



# VERTICAL TOTAL REGISTER (CR06)

Read/Write at I/O Address 3B5h/3D5h Index 06h Group 0 Protection



This register is used in all modes.


## 7-0 Vertical Total

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow Register. The Vertical Total value specifies the total number of scan lines (horizontal retrace periods) per frame.

Programmed Count = Actual Count -2

#### **OVERFLOW REGISTER (CR07)**

Read/Write at I/O Address 3B5h/3D5h Index 07h Group 0 Protection on bits 0-3 and bits 5-7 Group 3 Protection on bit 4




This register is used in all modes.

- 0 Vertical Total Bit 8
- 1 Vertical Display Enable End Bit 8
- 2 Vertical Sync Start Bit 8
- 3 Vertical Blank Start Bit 8
- 4 Line Compare Bit 8
- 5 Vertical Total Bit 9
- 6 Vertical Display Enable End Bit 9
- 7 Vertical Sync Start Bit 9



# **PRESET ROW SCAN REGISTER (CR08)** Read/Write at I/O Address 3B5h/3D5h

Index 08h Group 3 Protection



## 4-0 Start Row Scan Count

These bits specify the starting row scan count after each vertical retrace. Every horizontal retrace increments the character row scan line counter. The horizontal row scan counter is cleared at maximum row scan count during active display. This register is used for soft scrolling in text modes.


#### 6-5 Byte Panning Control

These bits specify the lower order bits for the display start address. They are used for horizontal panning in Odd/Even and Quad modes.

#### 7 Reserved (0)

# MAXIMUM SCAN LINE REGISTER (CR09)

Read/Write at I/O Address 3B5h/3D5h Index 09h Group 2 Protection on bits 0-4 Group 4 Protection on bits 5-7



## 4-0 Scan Lines Per Row

These bits specify the number of scan lines in a row:

Programmed Value = Actual Value – 1

## 5 Vertical Blank Start Register Bit 9

## 6 Line Compare Register Bit 9

## 7 Double Scan


- 0 NormalOperation
- 1 Enable scan line doubling

The vertical parameters in the CRT Controller (even for a split screen) are not affected, only the CRTC row scan counter (bits 0-4 of this register) and display memory addressing screen refresh are affected.



#### CURSOR START SCAN LINE REGISTER CR0A)

Read/Write at I/O Address 3B5h/3D5h Index 0Ah Group 2 Protection



## 4-0 Cursor Start Scan Line

These bits specify the scan line of the character row where the cursor display begins.


## 5 Cursor Off

- 0 Text Cursor On
- 1 Text Cursor Off

#### 7-6 Reserved (0)

#### CURSOR END SCAN LINE REGISTER (CR0B)

Read/Write at I/O Address 3B5h/3D5h Index 0Bh Group 2 Protection



## 4-0 Cursor End Scan Line

These bits specify the scan line of a character row where the cursor display ends (i.e., last scan line for the block cursor):

Programmed Value = Actual Value + 1

## 6-5 Cursor Delay

These bits define the number of character clocks that the cursor is delayed to compensate for internal pipeline delay.


## 7 Reserved (0)

Note: If the Cursor Start Line is greater than the Cursor End Line, then no cursor is generated.



#### START ADDRESS HIGH REGISTER (CR0C)

Read/Write at I/O Address 3B5h/3D5h Index 0Ch




## 7-0 Display Start Address High

This register contains the upper 8 bits of the display start address. In CGA / MDA / Hercules modes, this register wraps around at the 16K, 32K, and 64KByte boundaries respectively.

#### CURSORLOCATIONHIGHREGISTER(CR0E)


Read/Write at I/O Address 3B5h/3D5h Index 0Eh



## 7-0 Text Cursor Location High

This register contains the upper 8 bits of the memory address where the text cursor is active. In CGA / MDA / Hercules modes, this register wraps around at 16K, 32K, and 64KByte boundaries respectively.


#### **START ADDRESS LOW REGISTER (CR0D)** Read/Write at I/O Address 3B5h/3D5h Index 0Dh



#### 7-0 Display Start Address Low

This register contains the lower 8 bits of the display start address. The display start address points to the memory address corresponding to the top left corner of the screen.

#### CURSORLOCATIONLOWREGISTER(CR0F) Read/Write at I/O Address 3B5h/3D5h



## 7-0 Text Cursor Location Low

This register contains the lower 8 bits of the memory address where the text cursor is active. In CGA / MDA / Hercules modes, this register wraps around at 16K, 32K, and 64KByte boundaries respectively.



# LIGHTPEN HIGH REGISTER (CR10)

Read only at I/O Address 3B5h/3D5h Index 10h


Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA and Hercules modes or when CR03 bit-7 = 0.

## LIGHTPEN LOW REGISTER (CR11)

Read only at I/O Address 3B5h/3D5h Index 11h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA and Hercules modes or when CR03 bit-7 = 0.

#### VERTICAL SYNC START REGISTER (CR10) Read/Write at I/O Address 3B5h/3D5h Index 10h Group 4 Protection




This register is used in all modes. This register is not readable in (Line Compare bit-9) MDA/Hercules emulation or when CR03 bit-7=1.

#### 7-0 Vertical Sync Start

The eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRTC Overflow Register. They define the scan line position at which Vertical Sync becomes active.

# VERTICAL SYNC END REGISTER (CR11)

Read/Write at I/O Address 3B5h/3D5h Index 11h Group 3 Protection for bits 4 and 5 Group 4 Protection for bits 0-3, 6, and 7



This register is used in all modes. This register is not readable in MDA/Hercules emulation or when CR03 bit-7=1.

## **3-0** Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. If the vertical sync width desired is N lines, then bits 3-0 of this register = (CR10 + N) AND 0Fh.

## 4 Vertical Interrupt Clear

0=Clear vertical interrupt generated on the IRQ output; 1=Normal operation. This bit is cleared by RESET.

## 5 Vertical Interrupt Enable

- 0 Enable vertical interrupt (default)
- 1 Disableverticalinterrupt

This bit is cleared by RESET.

6 Select Refresh Type (Ignored)

#### 7 Group Protect 0

This bit is logically ORed with XR15 bit-6 to determine the protection for group 0 registers. This bit is cleared by RESET.

- 0 Enable writes to CR00-CR07
- 1 Disable writes to CR00-CR07


CR07 bit-4 (Line Compare bit-9) is not affected by this bit.





#### VERTICAL DISPLAY ENABLE END REGISTER (CR12)

Read/Write at I/O Address 3B5h/3D5h Index 12h Group 4 Protection




## 7-0 Vertical Display Enable End

These are the eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow register. The actual count = Contents of this register + 1.

#### **OFFSET REGISTER (CR13)**


Read/Write at I/O Address 3B5h/3D5h Index 13h Group 3 Protection



Display Buffer Width. The byte starting 7-0 address of the next display row = Byte Start Address for current row +  $K^*$  (CR13 + Z/2), where Z = bit defined in XR0D, K = 2 in byte mode, and K = 4 in word mode. Byte, word and double word mode is selected by bit-6 of CR17 and bit-6 of CR14. A less significant bit than bit-0 of this register is defined in the Auxiliary Offset This allows finer register (XR0D). resolution of the bit map width. Byte, word and doubleword mode affects the translation of the 'logical' display memory address to the 'physical' display memory address.

## **UNDERLINE LOCATION REGISTER (CR14)**

Read/Write at I/O Address 3B5h/3D5h Index 14h Group 3 Protection



#### 4-0 Underline Position

These bits specify the underline's scan line position within a character row.

Programmed Value = Actual scan line number -1

#### 5 Count by 4 for Doubleword Mode

- 0 Frame Buffer Address is incremented by 1 or 2
- 1 Frame Buffer Address is incremented by 4 or 2

See CR17 bit-3 for further details.

#### 6 Doubleword Mode

- 0 Frame Buffer Address is byte or word address
- 1 Frame Buffer Address is doubleword address


This bit is used in conjunction with CR17 bit-6 to select the display memory addressing mode.

7 Reserved (0)



#### VERTICAL BLANK START REGISTER (CR15)

Read/Write at I/O Address 3B5h/3D5h Index 15h Group 4 Protection




This register is used in all modes.

## 7-0 Vertical Blank Start

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers respectively. Together these 10 bits define the scan line position where vertical blank begins. The interval between the end of the vertical display and the beginning of vertical blank is the bottom border on the screen.

#### **VERTICAL BLANK END REGISTER (CR16)** Read/Write at I/O Address 3B5h/3D5h

Index 16h Group 4 Protection



This register is used in all modes.

## 7-0 Vertical Blank End

These are the 8 low order bits of the scan line count which specifies the end of Vertical Blank. If the vertical blank width desired is Z lines these bits = (Vertical Blank Start + Z) and 0FFh.




# CRT MODE CONTROL REGISTER (CR17)

Read/Write at I/O Address 3B5h/3D5h Index 17h

Group 3 Protection for bits 0, 1, and 3-7 Group 4 Protection for bit 2

## D7 D6 D5 D4 D3 D2 D1 D0



## 0 Compatibility Mode Support

This bit allows compatibility with the IBM CGA two-bank graphics mode.

- 0 Character row scan line counter bit 0 is substituted for memory address bit 13 during active display time
- 1 Normal operation, no substitution takes place

#### 1 Select Row Scan Counter

This bit allows compatibility with Hercules graphics and with any other 4-bank graphics system.

- 0 Character row scan line counter bit 1 is substituted for memory address bit 14 during active display time
- 1 Normal operation, no substitution takes place

#### 2 Vertical Sync Select

This bit controls the vertical resolution of the CRT Controller by permitting selection of the clock rate input to the vertical counters. When set to 1, the vertical counters are clocked by the horizontal retrace clock divided by 2.

- **3** Count By Two
  - 0 Memory address counter is incremented every character clock
  - 1 Memory address counter is incremented every two character clocks, used in conjunction with bit 5 of 0Fh.

**Note:** This bit is used in conjunction with CR14 bit-5. The net effect is as follows:

		Increment
CR14	CR17	Addressing
<u>Bit-5</u>	<u>Bit-3</u>	Every
0	0	1 CČLK
0	1	2 CCLK
1	0	4 CCLK
1	1	2 CCLK

Note: In Hercules graphics and Hi-res CGA modes, address increments every two clocks.

## 4 Reserved (0)

- 5 AddresWrap (effective only in word mode)
  - 0 Wrap display memory address at 16 KBytes. Used in IBM CGA mode.
  - 1 Normal operation (extended mode).

#### 6 Word Mode or Byte Mode

- 0 Select Word Mode. In this mode the display memory address counter bits are shifted down by one, causing the most-significant bit of the counter to appear on the least-significant bit of the display memory address output
- 1 Select byte mode

Note: This bit is used in conjunction with CR14 bit-6 to select byte, word, or double word memory addressing as follows:

CR14	CR17	
Bit-6	<u>Bit-6</u>	Addressing Mode
0	0	Word Mode
0	1	Byte Mode
1	0	Double Word Mode
1	1	Double Word Mode

Display memory addresses are affected as shown in the table on the following page.

## 7 CRTC Reset

- 0 Force HSYNC and VSYNC inactive.
- No other registers or outputs affected. NormalOperation

This bit is cleared by RESET.


Display memory addresses are affected by CR17 bit 6 as shown in the table below:

Logical	Physi	cal Memory	Address
Memory	Byte	Word	DoubleWord
Address	Mode	Mode	Mode
MA00	A00	Note 1	Note 2
MA01	A01	A00	Note 3
MA02	A02	A01	A00
MA03	A03	A02	A01
MA04	A04	A03	A02
MA05	A05	A04	A03
MA06	A06	A05	A04
MA07	A07	A06	A05
MA08	A08	A07	A06
MA09	A09	A08	A07
MA10	A10	A09	A08
MA11	A11	A10	A09
MA12	A12	A11	A10
MA13	A13	A12	A11
MA14	A14	A13	A12
MA15	A15	A14	A13

Note 1 = A13 \* NOT CR17 bit 5 + A15 \* CR17 bit 5 Note 2 = A12 xor (A14 \* XR04 bit 2) Note 3 = A13 xor (A15 \* XR04 bit 2)

#### LINE COMPARE REGISTER (CR18)

Read/Write at I/O Address 3B5h/3D5h Index 18h Group 3 Protection




## 7-0 Line Compare Target

These are the low order 8 bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers, respectively. This register is used to implement a split screen function. When the scan line counter value is equal to the contents of this register, the memory address counter is cleared to 0. The display memory address counter then sequentially addresses the display memory starting at address 0. Each subsequent row address is generated by the addition of the Offset Register contents. This register is not affected by the double scanning bit (CR09 bit 7).



#### MEMORY DATA LATCH REGISTER (CR22)

Read only at I/O Address 3B5h/3D5h Index 22h




This register may be used to read the state of Graphics Controller Memory Data Latch 'n', where 'n' is controlled by the Graphics Controller Read Map Select Register (GR04 bits 0–1) and is in the range 0–3.

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.

#### ATTRIBUTE CONTROLLER TOGGLE REGISTER (CR24)

Read only at I/O Address 3B5h/3D5h Index 24h



## 6-0 Reserved (0)

## 7 Index/Data

This bit may be used to read back the state of the attribute controller index/data latch. This latch indicates whether the next write to the attribute controller at 3COh will be to the register index pointer or to an indexed register.

0 Next write is to the index

1 Next write is to an indexed register

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.




Register Mnemonic	RegisterName	Index	Access	I/O Address	Protect Group	Page
GRX	Graphics Index	_	R/W	3CEh	1	81
GR00	Set/Reset	00h	R/W	3CFh	1	81
GR01	EnableSet/Reset	01h	R/W	3CFh	1	82
GR02	Color Compare	02h	R/W	3CFh	1	82
GR03	DataRotate	03h	R/W	3CFh	1	83
GR04	Read Map Select	04h	R/W	3CFh	1	83
GR05	Graphics mode	05h	R/W	3CFh	1	84
GR06	Miscellaneous	06h	R/W	3CFh	1	86
GR07	Color Don't Care	07h	R/W	3CFh	1	86
GR08	Bit Mask	08h	R/W	3CFh	1	87

# **Graphics Controller Registers**

#### **GRAPHICSCONTROLLER INDEX REGISTER (GRX)**

Write only at I/O Address 3CEh Group 1 Protection




3-0 4-bitIndextoGraphicsControllerRegisters

7-4 Reserved (0)

# SET/RESET REGISTER (GR00)

Read/Write at I/O Address 3CFh Index 00h Group 1 Protection



The SET/RESET and ENABLE SET/RESET registers are used to 'expand' 8 bits of CPU data to 32 bits of display memory.

## 3-0 Set/Reset Planes 3-0


When the Graphics Mode register selects Write Mode 0, all 8 bits of each display memory plane are set as specified in the corresponding bit in this register. The Enable Set/Reset register (GR01) allows selection of some of the source of data to be written to individual planes. In Write Mode 3 (see GR05), these bits determine the color value.

**7-4** Reserved (0)



# ENABLE SET/RESET REGISTER (GR01)

Read/Write at I/O Address 3CFh Index 01h Group 1 Protection




## 3-0 Enable Set/Reset Planes 3-0

This register works in conjunction with the Set/Reset register (GR00). The Graphics Mode register must be programmed to Write Mode 0 in order for this register to have any effect.

- 0 The corresponding plane is written with the data from the CPU data bus
- 1 The corresponding plane is set to 0 or 1 as specified in the Set/Reset Register
- 7-4 Reserved (0)

COLOR COMPARE REGISTER (GR02)

Read/Write at I/O Address 3CFh Index 02h Group 1 Protection



## **3-0** Color Compare Planes **3-0**


This register is used to 'reduce' 32 bits of memory data to 8 bits for the CPU in 4plane graphics mode. These bits provide a reference color value to compare to data read from display memory planes 0-3. The Color Don't Care register (GR07) is used to affect the result. This register is active only if the Graphics Mode register (GR05) is set to Read Mode 1. A match between the memory data and the Color Compare register (GR02) (for the bits specified in the Color Don't Care register) causes a logical 1 to be placed on the CPU data bus for the corresponding data bit; a mis-match returns a logical 0.

## **7-4** Reserved (0)



#### DATA ROTATE REGISTER (GR03) Read/Write at I/O Address 3CFh

Index 03h Group 1 Protection



## 2-0 Data Rotate Count

These bits specify the number of bits to rotate to the right the data being written by the CPU. The CPU data bits are first rotated, then subjected to the logical operation as specified in the Function Select bit field. The rotate function is active only if the Graphics Mode register is programmed for Write Mode 0.

#### 4-3 Function Select


These Function Select bits specify the logical function performed on the contents of the processor latches (loaded on a previous CPU read cycle) before the data is written to display memory. These bits operate as follows:

<u>Bit 4</u>	<u>Bit 3</u>	Result
0	0	No change to the Data
0	1	Logical 'AND' between Data
		and latched data
1	0	Logical 'OR' between Data
		and latched data
1	1	Logical 'XOR' between Data
		and latched data

## 7-5 Reserved (0)

## **READ MAP SELECT REGISTER (GR04)**

Read/Write at I/O Address 3CFh Index 04h Group 1 Protection



## 1-0 Read Map Select

This register is also used to 'reduce' 32 bits of memory data to 8 bits for the CPU in the 4-plane graphics mode. These bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even mode, bit-0 is ignored. In Quad mode, bits 0 and 1 are both ignored.

The four memory maps are selected as follows:


Bit 1	Bit 0	MapSelected
0	0	Plane 0
0	1	Plane 1
1	0	Plane 2
1	1	Plane 3

7-2 Reserved (0)



GRAPHICS MODE REGISTER (GR05)

Read/Write at I/O Address 3CFh Index 05h Group 1 Protection



#### 1-0 Write Mode

For 16-bit writes, the operation is repeated on the lower and upper bytes of CPU data.

- <u>1</u> <u>0</u> Write Mode
- $\overline{0}$  $\overline{0}$ Write mode 0. Each of the four display memory planes is written with the CPU data rotated by the number of counts in the Rotate Register. except when the Set/Reset Register is enabled for any of the four planes. When the Set/Reset Register is enabled, the corresponding plane is written with the data stored in the Set/Reset Register.
- 0 1 **Write mode 1**. Each of the four display memory planes is written with the data previously loaded in the processor latches. These latches are loaded during all read operations.
- 1 0 Writemode2. The CPU data bus data is treated as the color value for the addressed byte in planes 0-3. All eight pixels in the addressed byte are modified unless protected by the Bit Mask register setting. A logical 1 in the Bit Mask register sets the corresponding pixel in the addressed byte to the color specified on the data bus. A 0 in the Bit Mask register sets the corresponding pixel the in addressed byte to the

corresponding pixel in the processor latches. The Set/Reset and Enable Set/Reset registers are ignored. The Function Select bits in the Data Rotate register are used.

1 Write mode 3. The CPU data is rotated then logically ANDed with the contents of the Bit Mask register (GR08) and then treated as the addressed data's bit mask, while the contents of the Set/Reset register is treated as the color value.

A '0' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the corresponding pixel in the processor latches.

A '1' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the color value specified in the Set/Reset register.

The Enable Set/Reset register is ignored. The Data Rotate is used. This write mode can be used to fill an area with a single color and pattern.

#### 2 Reserved (0)

1

#### 3 Read Mode

- 0 The CPU reads data from one of the planes as selected in the Read Map Select register.
- 1 The CPU reads the 8-bit result of the logical comparison between all eight pixels in the four display planes and the contents of the Color Compare and Color Don't Care registers. The CPU reads a logical 1 if a match occurs for each pixel and logical 0 if a mis-match occurs. In 16-bit read cycles, this operation is repeated on the lower and upper bytes.

(Continued on following page)



#### 4 Odd/Even Mode

- 0 All CPU addresses sequentially access all planes
- 1 Even CPU addresses access planes 0 and 2, while odd CPU addresses access planes 1 and 3. This option is useful for compatibility with the IBM CGA memory organization.

#### 6-5 Shift Register Mode

These two bits select the data shift pattern used when passing data from the four memory planes through the four video shift registers. If data bits 0-7 in memory planes 0-3 are represented as M0D0-M0D7, M1D0-M1D7, M2D0-M2D7, and M3D0-M3D7 respectively, then the data in the serial shift registers is shifted out as follows:

<u>65</u>	Last Bit Shifted <u>Out</u>			Shi Direc		•		1st Bit Shifted <u>Out</u>	Out- put <u>to:</u>
00:	M0D0	M0D1	M0D2	M0D3	M0D4	M0D5	M0D6	M0D7	Bit 0
	M1D0	M1D1	M1D2	M1D3	M1D4	M1D5	M1D6	M1D7	Bit 1
	M2D0	M2D1	M2D2	M2D3	M2D4	M2D5	M2D6	M2D7	Bit 2
	M3D0	M3D1	M3D2	M3D3	M3D4	M3D5	M3D6	M3D7	Bit 3
01:	M1D0	M1D2	M1D4	M1D6	M0D0	M0D2	M0D4	M0D6	Bit 0
	M1D1	M1D3	M1D5	M1D7	M0D1	M0D3	M0D5	M0D7	Bit 1
	M3D0	M3D2	M3D4	M3D6	M2D0	M2D2	M2D4	M2D6	Bit 2
	M3D1	M3D3	M3D5	M3D7	M2D1	M2D3	M2D5	M2D7	Bit 3
1x:	M3D0	M3D4	M2D0	M2D4	M1D0	M1D4	M0D0	M0D4	Bit 0
	M3D1	M3D5	M2D1	M2D5	M1D1	M1D5	M0D1	M0D5	Bit 1
	M3D2	M3D6	M2D2	M2D6	M1D2	M1D6	M0D2	M0D6	Bit 2
	M3D3	M3D7	M2D3	M2D7	M1D3	M1D7	M0D3	M0D7	Bit 3

- **Note:** If the Shift Register is not loaded every character clock (see SR01 bits 2&4) then the four 8-bit shift registers are effectively 'chained' with the output of shift register 1 becoming the input to shift register 0 and so on. This allows one to have a large monochrome (or 4 color) bit map and display one portion thereof.
- Note: If XR28 bit-4 is set (8-bit video path), GR05 bit-6 must be set to 0:


Bit 0 0x and XR28 bit-4=1: M3D0 M2D0 M1D0 M0D0 M1D1 M0D1 Bit 1 M3D1 M2D1 M3D2 M2D2 M1D2 M0D2 Bit 2 M2D3 M1D3 M0D3 M3D3 Bit 3 M3D4 M2D4 M1D4 M0D4 Bit 4 M2D5 M0D5 Bit 5 M3D5 M1D5 M2D6 M0D6 Bit 6 M3D6 M1D6 M3D7 M2D7 M1D7 M0D7 Bit 7

## 7 Reserved (0)



#### **MISCELLANEOUS REGISTER (GR06)**

Read/Write at I/O Address 3CFh Index 06h Group 1 Protection



## 0 Graphics/Text Mode

- 0 TextMode
- 1 Graphics mode

#### 1 Chain Odd/Even Planes

This mode can be used to double the address space into display memory.

1 CPU address bit A0 is replaced by a higher order address bit. The state of A0 determines which memory plane is to be selected:

A0 = 0: select planes 0 and 2 A0 = 1: select planes 1 and 3

0 A0 not replaced

#### 3-2 Memory Map Mode

These bits control the mapping of the display memory into the CPU address space as follows (also used in extended modes):


#### Bit 3 Bit 2 CPU Address

0	0	A0000h-BFFFFh
0	1	A0000h-AFFFFh
1	0	B0000h-B7FFFh
1	1	B8000h-BFFFFh

**7-4** Reserved (0)

#### COLORDON'T CARE REGISTER (GR07)

Read/Write at I/O Address 3CFh Index 07h Group 1 Protection



#### 3-0 Ignore Color Plane (3-0)


- 0 This causes the corresponding bit of the Color Compare register to be a don't care during a comparison.
- 1 The corresponding bit of the Color Compare register is enabled for color comparison. This register is active in Read Mode 1 only.

#### **7-4** Reserved (0)



BIT MASK REGISTER (GR08)


Read/Write at I/O Address 3CFh Index 08h Group 1 Protection



#### 7-0 Bit Mask

This bit mask is applicable to any data written by the CPU, including that subject to a rotate, logical function (AND, OR, XOR), Set/Reset, and No Change. In order to execute a proper read-modify-write cycle into displayed memory, each byte must first be read (and latched by the VGA), the Bit Mask register set, and the new data then written. The bit mask applies to all four planes simultaneously.

- 0 The corresponding bit in each of the four memory planes is written from the corresponding bit in the latches
- 1 Unrestricted manipulation of the corresponding data bit in each of the four memory planes is permitted



**LUILS** 

7



# **Attribute Controller and VGA Color Palette Registers**


Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ARX	Attribute Index (for 3C0/3C1h)	_	R/W	3C0h	1	89
AR00-AR0F	Attribute Controller Color Data	00-0Fh	R/W	3C0h/3C1h	1	90
AR10 AR11 AR12 AR13 AR14	Mode Control Overscan Color Color Plane Enable Horizontal Pixel Panning Pixel Pad	10h 11h 12h 13h 14h	R/W R/W R/W R/W	3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h	1 1 1 1	90 91 91 92 92
DACMASK DACSTATE DACRX DACX DACX DACDATA	Color Palette Pixel Mask Color Palette State Color Palette Read-Mode Index Color Palette Index (for 3C9h) Color Palette Data	_ _ _ 00-FFh	R/W R W R/W R/W	3C6h 3C7h 3C7h 3C8h 3C9h	6  6 6 6	93 93 94 94 94

In regular VGA mode, all Attribute Controller registers are located at the same byte address (3C0h) in the CPU I/O space. An internal flip-flop controls the selection of either the Attribute Index or Data Registers. To select the Index Register, an I/O Read is executed to address 3BAh/3DAh (Input Status Register 1) to clear this flip-flop. After the Index Register has been loaded by an I/O Write to address 3C0h, this flip-flop toggles, and the Data Register is ready to be accessed. Every I/O Write to address 3C0h toggles this flip-flop. The flip-flop does not have any effect on the reading of the Attribute Controller registers. The Attribute Controller index register is always read back at address 3C0h, the data register is always read back at address 3C1h.

An option is provided to allow the Attribute Controller Index register to be mapped to 3C0h and the Data register to 3C1h to allow word I/O accesses. Another option allows the Attribute Controller to be both read and written at either 3C0h or 3C1h (EGA compatible mode). These optional mappings are selected by 'CPU Interface Register 1' (XR02[4-3]) and are not standard VGA capabilities.

The VGA color palette is used to further modify the video color output following the attribute controller color registers. The color palette logic is contained on-chip; extension register XR06 is provided to control various optional capabilities. DAC logic is provided on-chip to convert the final video output of the color palette to analog RGB outputs for use in driving a CRT display. Output comparator logic is also provided on-chip to duplicate the SENSE function (see Status Register 0 readable at 3C2h).

#### ATTRIBUTE INDEX REGISTER (ARX) Read/Write at I/O Address 3C0h Group 1 Protection



# 4-0 Attribute Controller Index

These bits point to one of the internal registers of the Attribute Controller.


# 5 Enable Video

- 0 Disable video, allowing the Attribute Controller Color registers to be accessed by the CPU
- 1 Enable video, causing the Attribute Controller Color registers (AR00-AR0F) to be inaccessible to the CPU
- **7-6** Reserved (0)



## ATTRIBUTE CONTROLLER COLOR REGISTERS (AR00-AR0F)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 00-0Fh Group 1 Protection or XR63 bit-6




#### 5-0 Color Value

These bits are the color value in the respective attribute controller color register as pointed to by the attribute index register.

7-6 Reserved (0)

#### ATTRIBUTE CONTROLLER MODE CONTROL REGISTER (AR10) Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 10h Group 1 Protection



#### 0 Text/Graphics Mode

- 0 Selecttextmode
- 1 Select graphics mode

#### 1 Monochrome/Color Display

- 0 Select color display attributes
- 1 Select mono display attributes

## 2 Enable Line Graphics Character Codes

This bit is dependent on bit 0 of the Override register.

- 0 Make the ninth pixel appear the same as the background
- 1 For special line graphics character codes (0C0h-0DFh), make the ninth pixel identical to the eighth pixel of the character. For other characters, the ninth pixel is the same as the background.

## 3 Enable Blink/Select Background Intensity

The blinking counter is clocked by the VSYNC signal. The Blink frequency is defined in the Blink Rate Control Register (XR60).

- 0 Disable Blinking and enable text mode background intensity
- 1 Enable the blink attribute in text and graphics modes.

#### 4 Reserved (0)

## 5 Split Screen Horizontal Panning Mode

- 0 Scroll both screens horizontally as specified in the Pixel Panning register
- 1 Scroll horizontally only the top screen as specified in the Pixel panning register

#### 6 256 Color Output Assembler

- 0 6-bits of video (translated from 4-bits by the internal color palette) are output every dot clock
- 1 Two 4-bit sets of video data are assembled to generate 8-bit video data at half the frequency of the internal dot clock (256 color mode).


## 7 Video Output 5-4 Select

- 0 Video bits 4 and 5 are generated by the internal Attribute Controller color paletteregisters
- 1 Video bits 4 and 5 are the same as bits 0 and 1 in the Pixel Pad register (AR14)



#### **OVERSCAN COLOR REGISTER (AR11)**

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 11H Group 1 Protection




#### 7-0 Overscan Color

These 8 bits define the overscan (border) color value. For monochrome displays, these bits should be zero.

The border color is displayed in the interval after Display Enable End and before Blank Start (end of display area; i.e. right side and bottom of screen) and between Blank End and Display Enable Start (beginning of display area; i.e. left side and top of screen).

#### COLOR PLANE ENABLE REGISTER (AR12)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 12h Group 1 Protection



## **3-0** Color Plane (3-0) Enable

- 0 Force the corresponding color plane pixel bit to 0 before it addresses the colorpalette
- 1 Enable the plane data bit of the corresponding color plane to pass

#### 5-4 Display Status Select

These bits select two of the eight color outputs to be read back in the Input Status Register 1 (port 3BAh or 3DAh). The output color combinations available on the status bits are as follows:


		Status Re	gister	1
Bit 5	Bit 4	Bit 5	Bit 4	
0	0	P2	P0	
0	1	P5	P4	
1	0	P3	P1	
1	1	P7	P6	

**7-6** Reserved (0)



#### ATTRIBUTE CONTROLLER HORIZONTAL PIXEL PANNING REGISTER (AR13)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 13h Group 1 Protection




## 3-0 Horizontal Pixel Panning

These bits select the number of pixels to shift the display horizontally to the left. Pixel panning is available in both text and graphics modes. In 9 pixel/character text mode, the output can be shifted a maximum of 9 pixels. In 8 pixel/character text mode and all graphics modes a maximum shift of 8 pixels is possible. In 256-color mode (output assembler AR10 bit-6 = 1), bit 0 of this register must be 0 which results in only 4 panning positions per display byte. In Shift Load 2 and Shift Load 4 modes, register CR08 provides single pixel resolution for panning. Panning is controlled as follows:

	Number		els Shifted
	9-dot	8-dot	256-color
AR13	mode	mode	mode
0	1	0	0
1	2	1	
2	3	2	1
3	4	3	
4	5	4	2
5	6	5	
6	7	6	3
7	8	7	
8	0		

#### 7-4 Reserved (0)

ATTRIBUTE CONTROLLER PIXEL PAD REGISTER (AR14) Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 14h Group 1 Protection



#### 1-0 Video Bits 5-4

These bits are output as video bits 5 and 4 when AR10 bit-7 = 1. They are disabled in the 256 color mode.


## 3-2 Video Bits 7-6

These bits are output as video bits 7 and 6 in all modes except 256-color mode.

#### 7-4 Reserved (0)




#### **COLOR PALETTE PIXEL MASK REGISTER (DACMASK)** Read/Write at I/O Address 3C6h Group 6 Protection



The contents of this register are logically ANDed with the 8 bits of video data coming into the color palette. Zero bits in this register therefore cause the corresponding address input to the color palette to be zero. For example, if this register is programmed with 7, only color palette registers 0-7 would be accessible; video output bits 3-7 would be ignored and all color values would map into the lower 8 locations in the color palette.

#### COLOR PALETTE STATE REGISTER (DACSTATE) Read only at I/O Address 3C7h



## 1-0 Palette State 1-0

Status bits indicate the I/O address of the last CPU write to the Color Palette:

- 00 The last write was to 3C8h (write mode)
- 11 The last write was to 3C7h (read mode)

## 7-2 Reserved (0)

To allow saving and restoring the state of the video subsystem, this register is required since the color palette index register is automatically incremented differently depending on whether the index is written at 3C7h or 3C8h.




#### **COLOR PALETTE READ-MODE INDEX REGISTER (DACRX)** Write only at I/O Address 3C7h


Group 6 Protection

# COLOR PALETTE

**INDEX REGISTER (DACX)** Read/Write at I/O Address 3C8h Group 6 Protection



#### **COLOR PALETTE DATA REGISTERS (DACDATA 00-FF)** Read/Write at I/O Address 3C9h Index 00h-FFh Group 6 Protection



The palette index register is used to point to one of 256 palette data registers. Each data register is 18 bits in length (6 bits each for red, green, and blue), so the data values must be read as a sequence of 3 bytes. After writing the index register (3C7h or 3C8h), data values may be read from or written to the color palette data register port (3C9h) in sequence: first red, then green, then blue, then repeat for the next location if desired (the index is incremented automatically by the palette logic).

The index may be written at 3C7h and may be read or written at 3C8h. When the index value is written to either port, it is written to both the index register and a 'save' register. The save register (not the index register) is used by the palette logic to point at the current data register. When the index value is written to 3C7h (**readmode**), it is written to both the index register and the save register, then the index register is <u>automatically incremented</u>. When the index value is written to 3C8h (**writemode**), the automatic incrementing of the index register does not occur.

After the third of the three sequential data reads from (or writes to) 3C9h is completed, the save and index registers are both automatically incremented by the palette logic. This allows the entire palette (or any subset) to be read (written) by writing the index of the first color in the set, then sequentially reading (writing) the values for each color, without having to reload the index every three bytes.

The state of the RGB sequence is not saved; the user must access each three bytes in an uninterruptible sequence (or be assured that interrupt service routines will not access the palette index or data registers). When the index register is written (at either port), the RGB sequence is restarted. Data reads and writes may be intermixed; either reads or writes increment the palette logic's RGB sequence counter.

The palette's save register always contains a value one less than the readable index value if the last index write was to the 'read mode' port. The state is saved of which port (3C7h or 3C8h) was last written; that information is returned on reads from 3C7h.

# **Extension Registers**

Register	Register			I/O	State After	
Mnemonic	Group	Extension Register Name	Index	Access	Address Reset	Page
XRX		Extension Index		R/W	3D6h - x x x x x x x	x 97
XR00	Misc	Chip Version (65540: v=0; 65545: v=1)	00h	RO	3D7h 1101vrr	r 97
XR01	Misc	Configuration	01h	RO	3D7h dddddd	d 98
XR02	Misc	CPU Interface Control 1	02h	R/W	3D7h 0000000	) 99
XR03	Misc	CPU Interface Control 2	03h	R/W	3D7h0	x 100
XR04	Misc	Memory Control 1	04h	R/W	3D7h 0 0 0	0 101
XR05	Misc	Memory Control 2	05h	R/W	3D7h 0000000	0 102
XR06	Misc	Palette Control	06h	R/W	3D7h 0000000	0 103
XR0E	Misc	Text Mode Control	0Eh	R/W	3D7h 000000-	- 106
XR28	Misc	VideoInterface	28h	R/W	3D7h 00000	- 117
XR29	Misc	Half Line Compare	29h	R/W	3D7h x x x x x x x x	x 117
XR70	Misc	Setup / Disable Control	70h	R/W	3D7h 0	- 150
XR72	Misc	External Device I/O	72h	R/W	3D7h 0000000	
XR73	Misc	DPMS Control	73h	R/W	3D7h 00000	0 152
XR7D	Misc	Diagnostic (65545 Only)	7Dh	R/W	3D7h 0	
XR7F	Misc	Diagnostic	7Fh	R/W	3D7h 00xxxx0	
XR07	Mapping	I/O Base (65545 Only)	07h	R/W	3D7h 1111010	0 104
XR08	Mapping	LinearAddressingBase	08h	R/W	3D7h x x x x x x x x	
XR0B	Mapping	CPU Paging	0Bh	R/W	3D7h 00 • 00	
XR0C	Mapping	Start Address Top	0Ch	R/W	3D7h x	
XR10	Mapping	Single/Low Map	10h	R/W	3D7h xxxxxxx	
XR11	Mapping	High Map	11h	R/W	3D7h x x x x x x x x	
XR0F	Software Flags	Software Flags 0	0Fh	R/W	3D7h x x x x x x x x	x 107
XR2B	Software Flags	Software Flags 1	2Bh	R/W	3D7h 0000000	
XR44	Software Flags	Software Flags 2	44h	R/W	3D7h xxxxxxx	
XR45	Software Flags	Software Flags 3	45h	R/W	3D7h x x x x x x x x	
XR14	Compatibility	Emulation Mode	14h	R/W	3D7h 0000hh0	0 109
XR15	Compatibility	Write Protect	15h	R/W	3D7h 0000000	
XR1F	Compatibility	Virtual EGA Switch	1Fh	R/W	3D7h 0 x x x	
XR7E	Compatibility	CGA/Hercules Color Select	7Eh	R/W	3D7h x x x x x x	
XR30	Clock	Clock Divide Control	30h	R/W	$3D7h \cdot \cdot \cdot x x x$	x 121
XR31	Clock	Clock M-Divisor	31h	R/W	$3D7h \cdot x \times x \times x \times x$	
XR32	Clock	Clock N-Divisor	32h	R/W	3D7h • x x x x x x x x	
XR33	Clock	Clock Control	33h	R/W	3D7h 0000•00	
XR3A	MultiMedia	Color Key 0	3Ah	R/W	3D7h xxxxxxx	x 124
XR3B	MultiMedia	Color Key 1	3Bh	R/W	3D7h x x x x x x x x	
XR3C	MultiMedia	Color Key 2	3Ch	R/W	3D7h x x x x x x x x	
XR3D	MultiMedia	Color Key Mask 0	3Dh	R/W	3D7h x x x x x x x x	
XR3E	MultiMedia	Color Key Mask 1	3Eh	R/W	3D7h xxxxxxx	
XR3F	MultiMedia	Color Key Mask 2	3Fh	R/W	3D7h x x x x x x x x	
XR40	BitBLT	BitBLT Configuration (65545 Only)	40h	R/W	3D7hx	x 127

 $\begin{array}{l} x = \text{Not changed by reset (indeterminate on power-up)} \\ d = \text{Set from the corresponding data bus pin on trailing edge of reset} \\ h = \text{Read-only Hercules Configuration Register Readback bits} \\ r = \text{Chip revision } \# \text{ (starting from 0000)} \end{array}$ 

- = Not implemented (always reads 0)
 • = Reserved (read/write, reset to 0)
 0/1 = Reset to 0 or 1 by trailing edge of reset



# **Extension Registers (Continued)**

Register	Register			I/O State After		
Mnemonic	Group	Extension Register Name	Index	Access	Address Reset	Page
XR0D	Alternate	Auxiliary Offset	0Dh	R/W	3D7h	
XR16	Alternate	VerticalOverflow	16h	R/W	3D7h • 0 • 0 • 0	00 111
XR17	Alternate	HorizontalOverflow	17h	R/W	3D7h • 0 0 0 0 0	00 111
XR18	Alternate	Alternate Horizontal Display End	18h	R/W	3D7h x x x x x x	x x 112
XR19	Alternate	Alternate Horizontal Sync Start	19h	R/W	3D7h x x x x x x	x x 112
XR1A	Alternate	Alternate Horizontal Sync End	1Ah	R/W	3D7h x x x x x x	x x 113
XR1B	Alternate	Alternate Horizontal Total	1Bh	R/W	3D7h x x x x x x	x x 113
XR1C	Alternate	Alternate H Blank Start / H Panel Size	1Ch	R/W	3D7h x x x x x x	x x 114
XR1D	Alternate	Alternate Horizontal Blank End	1Dh	R/W	3D7h 0 x x x x x	x x 114
XR1E	Alternate	AlternateOffset	1Eh	R/W	3D7h x x x x x x	x x 115
XR24	Alternate	Alternate Maximum Scan Line	24h	R/W	3D7h •••x x x	xx 116
XR25	Alternate	Alternate Text Mode / H Virtual Panel Size	25h	R/W	3D7h x x x x x x	xx 116
XR26	Alternate	Alternate Horizontal Sync Start Register	26h	R/W	3D7h x x x x x x	x x 116
XR64	Alternate	Alternate Vertical Total	64h	R/W	3D7h xxxxx	x x 145
XR65	Alternate	AlternateOverflow	65h	R/W	3D7h x x x • • x	x x 145
XR66	Alternate	Alternate Vertical Sync Start	66h	R/W	3D7h xxxxx	x x 146
XR67	Alternate	Alternate Vertical Sync End	67h	R/W	3D7h ••••x x	x x 146
-				5		110
XR2C	Flat Panel	FLM Delay	2Ch	R/W	3D7h x x x x x x	
XR2D	Flat Panel	LP Delay (Comp Enabled)	2Dh	R/W	3D7h x x x x x x	
XR2E	Flat Panel	LP Delay (Comp Disabled)	2Eh	R/W	3D7h x x x x x x	
XR2F	Flat Panel	LP Width	2Fh	R/W	3D7h x x x x x x	
XR4F	Flat Panel	Panel Format 2	4Fh	R/W	$3D7h x x \cdot \cdot \cdot x$	
XR50	Flat Panel	Panel Format 1	50h	R/W	3D7h x x x x x x	
XR51	Flat Panel	Display Type	51h	R/W	3D7h 000•00	
XR52	Flat Panel	Power Down Control	52h	R/W	3D7h 000000	
XR53	Flat Panel	Panel Format 3	53h	R/W	3D7h • 0 0 0 0 0	
XR54	Flat Panel	PanelInterface	54h	R/W	3D7h x x x x x x	
XR55	Flat Panel	Horizontal Compensation	55h	R/W	$3D7h x x x \cdot \cdot x$	
XR56	Flat Panel	Horizontal Centering	56h	R/W	3D7h x x x x x x	
XR57	Flat Panel	Vertical Compensation	57h	R/W	3D7h x x x x x x	
XR58	Flat Panel	Vertical Centering	58h	R/W	3D7h x x x x x x	
XR59	Flat Panel	Vertical Line Insertion	59h	R/W	$3D7h x x x \cdot x x$	
XR5A	Flat Panel	Vertical Line Replication	5Ah	R/W	$3D7h \cdot \cdot \cdot x x$	
XR5B	Flat Panel	Panel Power Sequencing Delay	5Bh	R/W	3D7h 100000	
XR5C	Flat Panel	Activity Indicator Control	5Ch	R/W	3D7h $0 \times x \times x$	
XR5D	Flat Panel	FP Diagnostic	5Dh	R/W	3D7h 000000	
XR5E	Flat Panel	M (ACDCLK) Control	5Eh	R/W	3D7h x x x x x x	
XR5F	Flat Panel	Power Down Mode Refresh	5Fh	R/W	3D7h xxxxxx	
XR60	Flat Panel	Blink Rate Control	60h	R/W	3D7h 100000	
XR61	Flat Panel	SmartMap <sup>TM</sup> Control	61h	R/W	3D7h x x x x x x	
XR62	Flat Panel	SmartMap <sup>™</sup> Shift Parameter	62h	R/W	3D7h x x x x x x	
XR63	Flat Panel	SmartMap <sup>™</sup> Color Mapping Control	63h	R/W	3D7h x 1 x x x x	
XR68	Flat Panel	Vertical Panel Size	68h	R/W	3D7h x x x x x x	
XR6C	Flat Panel	Programmable Output Drive	6Ch	R/W	3D7h ••0000	
XR6E	Flat Panel	Polynomial FRC Control	6Eh	R/W	3D7h 101111	
XR6F	Flat Panel	Frame Buffer Control	6Fh	R/W	3D7h 000000	0 0 149


Reset Codes:

 $\begin{array}{l} x = Not \ changed \ by \ reset \ (indeterminate \ on \ power-up) \\ d = Set \ from \ the \ corresponding \ data \ bus \ pin \ on \ trailing \ edge \ of \ reset \\ h = Read-only \ Hercules \ Configuration \ Register \ Readback \ bits \\ r = Chip \ revision \ \# \ (starting \ from \ 0000) \end{array}$ 

- = Not implemented (always reads 0)
 • = Reserved (read/write, reset to 0)
 0/1 = Reset to 0 or 1 by trailing edge of reset




#### **EXTENSION INDEX REGISTER (XRX)** Read/Write at I/O Address 3D6h



- **6-0** Index value used to access the extension registers
- 7 Reserved (0)

## **CHIPS VERSION REGISTER (XR00)** Read only at I/O Address 3D7h


Read only at I/O Address 3D/h Index 00h



**7-0** Chip Version - 65540 Chip Versions start at D0h and are incremented for every silicon step. 65545 Chip Versions start at D8h and are incremented for every silicon step.



**CONFIGURATION REGISTER (XR01)** Read only at I/O Address 3D7h Index 01h



These bits latch the state of memory address bus A (AA bus) bits 0-7 on the rising edge of RESET#. The state of bits 0-7 after RESET# effect chip internal logic as indicated below. During RESET#, internal pullups are enabled for AA[7:0] and hence the status of these bits will be high if no external pull-down resistors are present on these pins.

This register is not related to the Virtual EGA Switch register (XR1F).

## 2-0 CFG2:0 - CPU Bus Type

2	1	0	
<u>2X#</u>	ISA#	<u>LB#</u>	Bus Type
L	L	L	Reserved
L	L	Η	Reserved
L	Н	L	Reserved
L	Н	Η	CPU Direct (2x LCLK)
			(pin-23=CRESET)
Η	L	L	Reserved
Η	L	Η	ISA Bus
Η	Н	L	PCI Bus (65545 only)
Η	Η	Η	VL-Bus (1x clk)
			(pin-23=RDYRTN#)

#### 3 CFG3-Reserved

The pin corresponding to this bit has no internal hardware function so may be used for sampling external conditions at reset.

## 4 CFG4-Reserved

The pin corresponding to this bit must be sampled high on reset so this bit will always read back 1.

## 5 CFG5-Oscillator Source Select

- 0 External Oscillator drives XTALI (pin 203)
- 1 Internal Oscillator (series resonant crystal connected to XTALI and XTALO)

## 6 CFG 6-A26-A27 Enable

- 0 Pin 53 is A26 (ignore for ISA & PCI) Pin 54 is A27 (ignore for ISA & PCI)
- 1 Pin 53 is ACTI Pin 54 is ENABKL


## 7 CFG7-Internal Clock Test Mode

- 0 Enable internal clock test mode. Output MCLK on pin-30 (A25) and VCLK on pin 29 (A24)
- 1 Normal operation: ROMCS# generated in ISA bus mode



## CPU INTERFACE CTRL REGISTER1(XR02)

Read/Write at I/O Address 3D7h Index 02h



#### 0 8/16-bit CPU Memory Access

- 0 8-bit CPU memory access (default)
- 1 16-bit CPU memory access

#### 1 Digital Monitor Clock Mode

- 0 Normal (clk 0-1=25,28 MHz) (default)
- 1 Digital Monitor (clk 0-1=14,16MHz) 14MHz =  $56MHz \div 4$  or  $28MHz \div 2$ 16MHz =  $50MHz \div 3$

## 2 SimultaneousDisplayCRTHTimingSelect

- 0 Use XR19,1A,1B for H parameters
- 1 Use CR04,05,00 for H parameters

#### 4-3 AttributeControllerMapping

- 00 Write Index and Data at 3C0h. (8-bit access only) (default VGA mapping)
- 01 Write Index at 3C0h and Data at 3C1h (8-bit or 16-bit access). Attribute flipflop (bit-7) is always reset in this mode (16-bit mapping)
- 10 Write Index and Data at 3C0h/3C1h (8-bit access only) (EGA mapping)
- 11 Reserved


## 5 I/O Address Decoding

- 0 Decode all 16 bits of I/O address (default)
- 1 Decode only lower 10 bits of I/O address. This affects addresses 3B4-3B5h, 3B8h, 3BAh, 3BFh, 3C0-3C2h, 3C4-3C5h, 3CE-3CFh, 3D4-3D5h, and 3D8-3DAh.
- 6 Palette Address Decoding
  - 0 External palette registers can be accessed only at 3C6h-3C9h (default)
  - 1 External palette regs can be accessed at 3C6h-3C9h & 83C6h-83C9h
- 7 Attribute Flip-Flop Status (read only) 0 =Index, 1 =Data



#### CPU INTERFACE CTRL REGISTER 2 (XR03) Read/Write at I/O Address 3D7h

Index 03h



#### 0 Palette Write Shadow

- 0 Chip responds normally to Palette Write accesses (LDEV# is returned for VL-Bus and DEVSEL# is returned for PCI bus)
- 1 Palette write commands are executed internally but the chip does not respond externally (LDEV# is not returned for VL-Bus and DEVSEL# is not returned for PCI bus). This conforms to both VL-Bus and PCI bus "Palette Shadowing" requirements as it forces the access to be passed on to the ISA bus where add-in cards may be shadowing the VGA color palette data. This bit should normally be set to 1.

#### 1 DR Register Access Enable

- 0 32-Bit DRxx register access Disabled (Default)
- 1 DRxx registers accessible at I/O port defined by XR07.

#### **3-2** Reserved (0)

#### 4 ISA Bus Palette Access RDY Response

- 0 Hold off the CPU using RDY for palette accesses (read or write to 3C6-3C9h).
- 1 Do not hold off the CPU using RDY for palette accesses (read or write to 3C6-3C9h)

The internal RAMDAC has a minimum specification for time between accesses. A faster CPU is more likely to violate this specification, so it is normally required to add delay between accesses in software.

This bit may be set to 0 to effectively create a CPU-transparent delay, however this is not compatible with some systems: some systems ignore RDY for palette accesses, so for those systems, this bit must be set to 1.


#### 5 Diagnostic (R/W but should be set to 0)

## 7-6 Reserved (0)



# **MEMORY CONTROL REGISTER 1 (XR04)**

Read/Write at I/O Address 3D7h Index 04h



#### **1-0** Memory Configuration

- 00 32-bit memory data path. Memory data bus is on MAD15-0 & MBD15-0 (DRAMs A and B). If frame acceleration is enabled and embedded frame buffer is selected, the data will be stored in both DRAMs A and B. An external frame buffer can be enabled on DRAM C with this setting.
- 01 16-bit data path (DRAM A only). The memory data bus is on MAD15-0. If frame acceleration is enabled and embedded frame buffer is selected, the data will be restricted to storage in DRAM A only. An external frame buffer can be enabled on DRAM C with this setting.
- 10 32-bit memory data path. Memory data bus is on MAD15-0 & MCD15-0 (DRAMs A & C). DRAM C cannot be used as an external frame buffer with this setting, but programming can select between this setting and '01' to switch the function of DRAM C between use as display memory and use as an external frame buffer.
- 11 Reserved

DRAM A must always be present and if that is the only DRAM present, setting 01 must be used. DRAM B may optionally be present and if it is, setting 00 may be used (either 00 or 01 may be programmed with DRAMs A & B physically present). If all three DRAMs are present, setting 00 would normally be used (00, 01, and 10 are all allowable). Setting 10 would be used where only two DRAMs (A and C) are physically present (this field is set to 10 to use both DRAMs as 1MB of display memory and set to 01 to use DRAM A as 512KB of display memory and DRAM C as an external frame buffer).

## 2 Memory Wraparound Control

This bit enables bits 16-17 of the CRT Controller address counter (default = 0 on reset).

- 0 Disable CRTC addr counter bits 16-17
- 1 Enable CRTC addr counter bits 16-17

## 4-3 Reserved (0)

## 5 CPU Memory Write Buffer


- 0 Disable CPU memory write buffer (default)
- 1 Enable CPU memory write buffer

## 7-6 Reserved (0)



MEMORY CONTROL REGISTER 2 (XR05) Read/Write at I/O Address 3D7h

Index 05h



#### 0 Disable Long CPU Cycles

- 0 Enable long CPU cycles (default on RESET). This puts as many CPU cycles as possible into one RAS cycle.
   1 Disable long CPU cycles
- 1 Disable long CPU cycles.

# 1 CPU-Mem Access CAS#Cycle Ctrl(545)

2 Display Mem Access CAS#Cycle Ctrl (545)

Bit-1 affects accesses to display memory initiated by the 65545 for display refresh. Bit-2 affects CPU accesses to display memory in the 65545. Both bits are defined as follows:

- 0 <u>3-MCLK</u> CAS# cycle (2 low, 1 high) for all read or write accesses (default)
- 1 <u>4-MCLK</u> CAS# cycle (3 low, 1 high) for all read accesses and for the first CAS# cycle of page-mode write accesses (following cycles are 2L/1H)

These bits may be set to create looser memory timing (e.g., for 3.3V operation, to allow use of cheaper DRAMs, etc.). 4-MCLK CAS cycles are not supported in the 65540.

## 3 Asymmetric Address for DRAMs A & B

- 0 Symmetric 256Kx16 DRAM is used (9-bit RAS/CAS addresses) (default)
- 1 Asymmetric 256Kx16 DRAM is used (10-bit RAS/8-bit CAS address)

Asymmetric address DRAMs should not be used (and this bit should not be set to one) if AA9 is used as a 32KHz clock input (see XR33 bit-6) or if 24-bit PC-Video interface is enabled (see bit-7 of this register). See also XR6F bit-2 (address symmetry control for DRAM C).

## 4 CAS#/WE# Select for DRAMs A & B

- 0 2-CAS# / 1-WE# 256Kx16 DRAM configuration is used (default)
- 1 1 CAS# and 2 WE# 256Kx16 DRAM configuration is used

#### 5 CAS#/WE# Select for DRAM C

This bit is effective when XR6F[7]=1.

- 0 2 CAS# and 1 WE# configuration 256Kx16 DRAM is used (default)
- 1 1 CAS# and 2 WE# configuration 256Kx16 DRAM is used

#### 6 PC Video Interface Enable

- 0 Disable PC Video Interface (default)
- Enable PC Video interface on DRAM 'C' pins (MCD15-0, RASC#, CASCH#, CASCL#, and WEC#). If bit-7 of this register is set to 1, OEC#, AA9, ACTI, ENABKL, and CA8-9 also serve as PC Video Interface pins. An external frame buffer cannot be used in this configuration.

#### 7 PC Video Interface Control


- 0 18-bit PC Video interface
- 1 24-bit PC Video interface

Note: When this bit is set to 1, AA9, ENABKL, ACTI pins are used for video inputs therefore they lose their alternate functions. When this bit is set to 1, a 24-bit panel interface is also available (CA0-7 become P16-23). This bit should not be set to 1 if the AD# (A26-27 enable) or EC# (external clock) configuration bits are asserted low at reset (since this enables ACTI and ENABKL to perform alternate functions).



#### **PALETTE CONTROL REGISTER (XR06)** Read/Write at I/O Address 3D7h

Index 06h



## 0 Pixel Data Pin Diagnostic Output Mode

- 0 Normal operation. Pixel data (P15:0) pins output flat panel pixel data (default on Reset).
- 1 Output CRT pixel data on pixel data pins P0-7 and output various internal signals on pixel data pins P8-15 for diagnostic purposes.

## 1 Internal DAC Disable

This bit affects the DAC analog outputs.

- 0 Enable internal DAC (default on Reset). DAC analog outputs (R, G, B) will be active and HSYNC and VSYNC signals are driven (Default on reset).
- 1 Disable internal DAC. The DAC analog outputs (R, G, B) will be 3stated. Setting this bit forces power down of the internal DAC. HSYNC and VSYNC are forced inactive if XR5D[6] is 0 and will be driven if XR5D[6] is 1.

#### 3-2 Display Mode Color Depth

- 00 4 or 8 bits-per-pixel (default on reset)
- 01 16 bpp  $(5-\hat{5}-5)$  (Targa compatible)
- 10 24 bpp (true color)
- 11 16 bpp (5-6-5) (XGA compatible)

#### 4 PC Video Color Key Enable

- 0 Disable PC Video Overlay (default on reset)
- 1 Enable PC Video Overlay on color key

## 5 Bypass Internal VGA Palette

- 0 Use internal VGA palette (Default on reset).
- 1 Bypass internal VGA palette which will be powered down if DAC is disabled.


#### 7-6 Color Reduction Select

These bits are effective in flat panel mode. These bits select the algorithm used to reduce 24-bit or 18-bit color data to 8-bit or 6-bit color data for monochrome panels.

- 00 NTSC weighting algorithm (default on reset)
- 01 Equivalentweightingalgorithm
- 10 Green only
- 11 Color (no reduction). This setting should be used when driving color panels.



I/O BASE REGISTER (XR07) Read/Write at I/O Address 3D7h Index 07h



## 7-0 I/O Base for 32-Bit Registers (65545 only)

In ISA and VL-Bus configuration, these bits determine the I/O range for the Doubleword Hardware Cursor & BitBLT registers (DRxx). The value programmed here is matched against CPU addresses A15 & A8-2. Address A9 must equal 1 and A14-10 select one of 32 DR registers. For example, a programmed value of 074h (011101 00b) would result in this DR register mapping:


DRxx: nxxx xx1n nnnn nn00b
$\overline{\text{DR00:}}$ 03D0h = $\overline{0000\ 0011\ 1101\ 0000b}$
DR01: $07D0h = 0000\ 0111\ 1101\ 0000b$
DR02: $0BD0h = 0000 \ 1011 \ 1101 \ 0000b$
DR03: $0FD0h = 0000 1111 1101 0000b$
DR04: $13D0h = 0001\ 0011\ 1101\ 0000b$
DR05: $17D0h = 0001\ 0111\ 1101\ 0000b$
DR06: $1BD0h = 0001 \ 1011 \ 1101 \ 0000b$
DR07: $1$ FD0h = 0001 1111 1101 0000b
DR08: $23D0h = 0010\ 0011\ 1101\ 0000b$
DR09: $27D0h = 0010\ 0111\ 1101\ 0000b$
$DR0A: 2BD0h = 0010\ 1011\ 1101\ 0000b$
DR0B: $2FD0h = 0010 1111 1101 0000b$
DR0C: $33D0h = 0011\ 0011\ 1101\ 0000b$

The DRxx registers are enabled for access by setting XR03[1]. They are disabled following Reset. The programmer should write this register before enabling access to the DRxx registers.

In PCI bus configuration, this register is ignored. The PCI Configuration IOBASE register is used to determine the base address for the 32-bit registers in the PCI I/O space. Note that for PCI bus configuration only, the 32-bit registers may also be memory mapped: MBASE defines a 2MB memory space with frame buffer memory mapped into the lower megabyte and the 32-bit registers mapped into the upper megabyte.

#### LINEARADDRESSINGBASEREGISTER(XR08)

Read/Write at I/O Address 3B7h/3D7h Index 08h



## 7-0 Linear Address Base

In VL-Bus configuration, if linear addressing is enabled (XR0B[4]=1), these 8 bits are compared to A[27:20] to determine the base address of the 1MB of display memory in the 256MB VL-Bus address space (normally the VL address space is 4GB, but only 28 bits of address are decoded by the chip). For example, if the video memory is to be placed at 12MB (0C00000-0CFFFFFh), this register should be programmed to '00001100b'. Note that as a result, programming this register to 0 is typically not useful.


If A26-27 are not available (used for ACTI and ENABKL if Configuration Register XR01 bit-6 = 1) then bits 6-7 of this register are ignored and only A20-25 are compared against bits 0-5 of this register to determine the base address for the linear frame buffer in the VL-Bus / 486 CPU memory space. Similarly, if A25 and/or A24 are not available (see configuration bits 3, 4, and 7), bits 5 and/or 4 are also ignored. In ISA bus configuration, address inputs A24-27 are never available, so bits 4-7 of this register are ignored and A20-23 are compared against bits 0-3 of this register to determine the base address for the linear frame buffer in the 16MB ISA memory space.

In PCI bus configuration, this register is ignored. The PCI Configuration MBASE register is used to determine the base address for the linear frame buffer in the 4GB (full 32-bit address) PCI memory address space.



**CPU PAGING REGISTER (XR0B)** 

Read/Write at I/O Address 3D7h Index 0Bh



# 0 Memory Mapping Mode

- 0 Normal Mode (VGA compatible) (default on Reset)
- 1 Extended Mode (mapping for > 256 KByte memory configurations)

# 1 CPU Single/Dual Mapping

- 0 CPU uses only a single map to access the extended video memory space (default on Reset)
- 1 CPU uses two maps to access the extended video memory space. The base addresses for the two maps are defined in the Low Map Register (XR10) and High Map Register (XR11).

## 2 CPU Address Divide by 4

- 0 Disable divide by 4 for CPU addresses (default on Reset)
- 1 Enable divide by 4 for CPU addresses. This allows the video memory to be accessed sequentially in mode 13. In addition, all video memory is available in mode 13 by setting this bit.

## 3 Extended Text Mode (65545 only)


Set to enable text font 'scrambling' in plane 2. Setting this bit improves text mode performance in single-DRAM configurations (with the proper BIOS support for font load/reload functions). This bit should be set in single DRAM configurations only. This bit is supported in the 65545 only; it should be programmed to 0 in the 65540.

# 4 Linear Addressing Enable

- 0 Standard VGA (A0000 BFFFF) memory space decoded on-chip using A17-19 (default on Reset)
- 1 Linear Addressing Enabled. See XR08 (Linear Addressing Base) for base address selection. Ignored in PCI bus configuration (see DEVCTL).
- 7-5 Reserved (0)

## **START ADDRESS TOP REGISTER (XR0C)** Read/Write at I/O Address 3D7h

Index 0Ch



## 1-0 Start Address Top


These bits defines the high order bits for the Display Start Address when 512 KBytes or more of memory is used (see XR04 bits 1–0).

## 7-2 Reserved (0)



# AUXILIARY OFFSET REGISTER (XR0D)

Read/Write at I/O Address 3D7h Index 0Dh



## 0 Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the regular Offset register (CR13).


## 1 Alternate Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the Alternate Offset register (XR1E).

#### **7-2** Reserved (0)

**TEXT MODE CONTROL REGISTER (XR0E)** Read/Write at I/O Address 3D7h

Index 0Eh



This register is effective for both CRT and flat panel text modes.

1-0 Reserved (0)

## 2 Cursor Mode

- 0 Blinking (default on Reset).
- 1 Non-blinking

# 3 Cursor Style

- 0 Replace (default on Reset)
- 1 Exclusive-Or

#### 6-4 Alternate Cursor Start (65545 Only)

When the alternate CRTC registers are active, this field may be set to specify the Cursor Start Scan Line instead of CR0A bits 0-4 (this field specifies alternate bits 0-2 with bits 3-4 assumed to be 0).

VGA software typically changes the shape of the cursor frequently between underline and block styles. This field allows the cursor style to be fixed (typically to 'block' for improved readability on panels).

## 7 Synchronous Reset Ignore


When this bit is set, the chip will ignore SR00 bit-1 (Synchronous Reset) and will remain in normal operation. Synchronous reset is a holdover from the original VGA which is no longer required. VGA software, however, performs synchronous resets frequently, creating the possibility for display memory corruption if the chip is left in the synchronous reset state for too long. The 65540 / 545 display memory sequencer does not need to be periodically reset, so this bit is provided to prevent potential display memory corruption problems. For absolute VGA compatibility, this bit may be set to 0.





# SOFTWARE FLAGS REGISTER 0 (XR0F)

Read/Write at I/O Address 3D7h Index 0Fh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

### 1-0 Memory Size

- 00 256KB
- 01 512KB
- 1x 1MB
- 2-3 Reserved (0)

# 4 Hi Color/True Color

- 0 Current mode <u>is not</u> hi-/true-color mode
- 1 Current mode <u>is</u> hi-color / true-color mode

# 5 Packed-Pixel Mode Dot Clock

- 0 Use <u>default</u> dot clock in packed-pixel modes
- 1 Use <u>40MHz</u> dot clock in packed-pixel modes

This bit is used for high resolution panels in panel mode only.

# 6 Interlace Select

- 0 Set mode 24h, 34h, 72h/75h or 7Eh interlaced
- 1 Set mode 24h, 34h, 72h/75h or 7Eh non-interlaced

# 7 Text Compensation Enable/Disable


- 0 Tall font disabled
- 1 Tall font enabled

See also XR2B, XR44, XR45 for definition of other software flags registers.



# SINGLE/LOW MAP REGISTER (XR10)

Read/Write at I/O Address 3D7h Index 10h



This register effects CPU memory address mapping.

### 7-0 Single/Low Map Base Address Bits 17-10

These bits define the base address in single map mode (XR0B bit-1 = 0), or the lower map base address in dual map mode (XR0B bit-1 = 1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. In case of dual mapping, this register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:


GR06

Bits	3-2	Low	Map	

- 00 A0000-AFFFF
- 01 A0000-A7FFF
- 10 B0000-B7FFF Single mapping only
- 11 B8000-BFFFF Single mapping only

# HIGH MAP REGISTER (XR11)

Read/Write at I/O Address 3D7h Index 11h



This register effects CPU memory address mapping.

### 7-0 High Map Base Address Bits 17-10


These bits define the Higher Map base address in dual map modes (XR0B bit-1=1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. This register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:

GR06 bits 3-2	High Map
00	B0000-BFFFF
01	A8000-AFFFF
10	Don't care
11	Don't care



# **EMULATION MODE REGISTER (XR14)**

Read/Write at I/O Address 3D7h Index 14h



### **1-0 Emulation Mode**

- 00 VGA mode (default on Reset)
- 01 CGA mode
- 10 MDA/Herculesmode
- 11 EGA mode
- **3-2 Hercules Configuration Register** (3BFh) readback (read only)

### 4 Display Enable Status Mode

- 0 Select <u>Display Enable</u> status to appear at bit 0 of Input Status register 1 (I/O Address 3BAh/3DAh) (default on reset). Normally used for CGA, EGA, and VGA modes.
- 1 Select <u>HSync</u> status to appear at bit 0 of Input Status register 1 (I/O Address 3BAh/3DAh). Normally used for MDA/Hercules mode.

### 5 Vertical Retrace Status Mode

- 0 Select <u>VerticalRetrace</u> status to appear at bit 3 of Input Status register 1 (I/O Address 3BAh/3DAh) (default on Reset). Normally used for CGA, EGA, and VGA modes.
- 1 Select <u>Video</u> to appear at bit 3 of Input Status register 1 (I/O Address 3BAh/3DAh). Normally used for MDA/Hercules mode.

### 6 VSync Status Mode

- 0 Prevent VSync status from appearing at bit 7 of Input Status Register 1 (I/O Address 3BAh/3DAh). Normally used for CGA, EGA, and VGA modes.
- 1 Enable VSync status to appear as bit-7 of Input Status Register 1 (I/O Address 3BAh/3DAh). Normally used for MDA/Hercules mode.

### 7 Interrupt Output Function


This bit controls the function of the interrupt output pin (IRQ):

Interrupt State	<u>Bit-7=0</u>	<u>Bit-7=1</u>
Disabled	3-state	3-state
Enabled, Inactive	3-state	Low
Enabled, Active	3-state	High



### WRITE PROTECT REGISTER (XR15)

Read/Write at I/O Address 3D7h Index 15h



This register controls write protection for various groups of registers as shown. 0 = unprotected (default on Reset), 1 = protected.

### 0 Write Protect Group 1 Registers

This bit affects the Sequencer registers (SR00-04), Graphics Controller registers (GR00-08), and Attribute Controller registers (AR00-14).

Note that AR11 is also protected by bit-7 which is ORed with this bit.

### 1 Write Protect Group 2 Registers

This bit affects CR09 bits 0-4, CR0A, and CR0B.

### 2 Write Protect Group 3 Registers

This bit affects CR07 bit-4, CR08, CR11 bits 5-4, CR13, CR14, CR17 bits 0-1 and bits 3-7, and CR18.

### **3** Write Protect Group 4 Registers

This bit affects CR09 bits 5-7, CR10, CR11 bits 0-3 and bits 6-7, CR12, CR15, CR16, and CR17 bit-2.

### 4 Write Protect Group 5 Registers

This bit affects the Miscellaneous Output register (3C2h) and the Feature Control register(3BAh/3DAh).

### 5 Write Protect Group 6 Registers

This bit affects the VGA color palette registers (3C6h-3C9h). If this bit is set, all VGA color palette registers are write protected.

### 6 Write Protect Group 0 Registers

This bit affects CR0-7 (except CR07 bit-4). This bit is logically ORed with CR11 bit-7.


# 7 Write Protect AR11

This bit is ORed with bit-0, therefore writing to AR11 is possible only if both bit-0 and bit-7 are 0. This feature is used for write protection of the overscan color. This is important in order to keep application software from changing the border color while still permitting the attribute controller to be changed for the addressable portion of the display. Overscan is increasingly becoming an ergonomics requirement and this bit will ensure software compatibility.



# VERTICAL OVERFLOW REGISTER (XR16)

Read/Write at I/O Address 3D7h Index 16h




This register is used for both normal and alternate vertical parameters.

- 0 Vertical Total Bit-10
- 1 Vertical Display End Bit-10
- 2 Vertical Sync Start Bit-10
- 3 Reserved (R/W)
- 4 Vertical Blank Start Bit-10
- 5 Reserved (R/W)
- 6 Line Compare Bit-10
- 7 Reserved (R/W)

# HORIZONTALOVERFLOWREGISTER(XR17)

Read/Write at I/O Address 3D7h Index 17h



Horizontal Total Bit 8 Horizontal Disp End Bit 8 Horizontal Sync Start Bit 8 Horizontal Sync End Bit 5 Horizontal Blank Strt Bit 8 Horizontal Blank End Bit 6 Line Compare Bit 10 Reserved(R/W)


This register is used for both normal and alternate horizontal parameters.

- 0 Horizontal Total Bit-8
- **1 Horizontal Display End Bit-8**
- 2 Horizontal Sync Start Bit-8
- **3** Horizontal Sync End Bit-5
- 4 Horizontal Blank Start Bit-8
- 5 Horizontal Blank End Bit-6
- 6 Line Compare Bit-10
- 7 Reserved (R/W)



### ALTERNATEHORIZONTAL DISPLAY END REGISTER (XR18) Read/Write at I/O Address 3D7h

Index 18h



This register is used in flat panel and CRT CGA text and graphics modes, and Hercules graphics mode.

# 7-0 Alternate Horizontal Display End


This register specifies the number of characters displayed per scan line, similar to CR01.

Programmed Value = Actual Value -1

Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.

### ALTERNATE HORIZONTAL SYNC START REGISTER (XR19)

Read/Write at I/O Address 3D7h Index 19h



This register is used in all flat panel modes with horizontal compression disabled, to set the horizontal sync start. This register is also used in CRT CGA text and graphics modes, and Hercules graphics mode.

### 7-0 Alternate Horizontal Sync Start


These bits specify the beginning of the HSync in terms of character clocks from the beginning of the display scan. Similar to CR04.

Programmed Value = Actual Value - 1



### ALTERNATE HORIZONTAL SYNC END REGISTER (XR1A)

Read/Write at I/O Address 3D7h Index 1Ah



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

# 4-0 Alternate Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of horizontal sync. Similar to CR05. If the horizontal sync width desired is N clocks, then programmed value is:

(N + Contents of XR19) ANDed with 01F Hex


### 6-5 CRT Alternate Horizontal Sync Delay

See CR05 for description

7 Reserved (0)

# ALTERNATEHORIZONTALTOTALREGISTER (XR1B)

Read/Write at I/O Address 3D7h Index 1Bh



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

# 7-0 Alternate Horizontal Total


This register contents are the total number of character clocks per line. Similar to CR00.

Programmed Value = Actual Value -5



# ALTERNATE HORIZONTAL BLANK START/ HORIZONTALPANELSIZEREGISTER(XR1C)

Read/Write at I/O Address 3D7h Index 1Ch



The value in this register is the Horizontal Panel Size in all Flat Panel Modes. In CRT mode, it is used for CGA text and graphics and Hercules graphics modes.

# 7-0 FP Horizontal Panel Size

Horizontal panel size is programmed in terms of number of 8-bit (graphics/text) or 9-bit (text) characters. For double drive flat panels the actual horizontal panel size must be a multiple of two character clocks.

Programmed Value = Actual Value -1

or


# 7-0 CRT Alternate Horizontal Blank Start

See CR02 for description

Programmed Value = Actual Value - 1

### ALTERNATE HORIZONTAL BLANK END REGISTER (XR1D)

Read/Write at I/O Address 3D7h Index 1Dh



Bits 0-6 of this register are used in CRT CGA text and graphics modes and CRT Hercules graphics mode. Bit 7 of this register is used for all CRT and flat panel modes.

# 4-0 CRT Alternate Horizontal Blank Start

See CR03 for description

# 6-5 CRTAlternateDisplayEnableSkewControl

See CR03 for description

### 7 Line Compare Fix


This bit affects all CRT and FP text modes. This bit is 0 on reset.

- 0 Internal Line Compare (split screen) flag is not delayed so that the Vertical Row Counter is reset too early which in text mode causes the first scanline of the first character row following split screen to be <u>skipped</u> (not displayed). This is IBM VGA compatible.
- 1 Internal Line Compare (split screen) flag is delayed so that the Vertical Row Counter is reset properly which in text mode causes the first scanline of the first character row following split screen to be <u>displayed</u>.
- Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.



# ALTERNATE OFFSET REGISTER (XR1E)

Read/Write at I/O Address 3D7h Index 1Eh



This register is used in all flat panel modes, CRT CGA text and graphics modes and Hercules graphics mode.


# 7-0 Alternate Offset

See CR13 for description

Programmed Value = Actual Value - 1

# VIRTUAL EGA SWITCH REGISTER (XR1F)

Read/Write at I/O Address 3D7h Index 1Fh



# 3-0 Virtual Switch Register

If bit-7 is '1', then one of these four bits is read back in Input Status Register 0 (3C2h) bit 4. The selected bit is determined by Miscellaneous Output Register (3C2h) bits 3-2 as follows:

<u>Misc 3-2</u>	XR1F Bit Selected
00	bit-3
01	bit-2
10	bit-1
11	bit-0

# 6-4 Reserved (0)


### 7 Sense Select

- 0 Select the output of the internal RGB comparator (Sense) for readback in Input Status Register 0 bit-4 (default on Reset).
- 1 Select one of bits 3-0 for readback in Input Status Register 0 bit-4.



### ALTERNATE MAXIMUM SCANLINE REGISTER (XR24) Read/Write at I/O Address 3D7h

Index 24h



This register is used in flat panel text mode when TallFont is enabled during vertical compensation.


# 4-0 Alternate Maximum Scanlines (AMS)

Programmed Value = number of scanlines minus one per character row of TallFont

Double scanned lines, inserted lines, and replicated lines are not counted.

# 7-5 Reserved (R/W)

### ALTERNATE TEXT MODE/HORIZONTAL VIRTUAL PANEL SIZE REGISTER (XR25) Read/Write at I/O Address 3D7h Index 25h




This register is used in flat panel 9-dot text modes.

### 7-0 Alternate Text Mode Horizontal Virtual Panel Size

Programmed Value = 9/8 [XR1C + 1] - 1

### ALTERNATE HORIZONTAL SYNC START OFFSET REGISTER (XR26)

Read/Write at I/O Address 3D7h Index 26h



This register is used in flat panel mode.


# 7-0 Horizontal Sync Start Offset

This value is added to CR04 (Horizontal Sync Start) when XR02 bit 2 is set to '1'.



# VIDEO INTERFACE REGISTER (XR28)

Read/Write at I/O Address 3D7h Index 28h



### 0 Reserved (0)

### **1** Blank/Display Enable Select

This bit is effective in CRT mode only. In flat panel mode, XR54 bit-1 controls BLANK#functionality.

- 0 BLANK# controls color palette blanking (default on reset)
- 1 Display Enable controls color palette blanking

Note: This bit also controls the functionality of pins 68 or 69 when BLANK# / DE is selected for output instead of the default function (M is normally output on pin 69 and LP is normally output on pin 68 but this can be changed by XR4F bits 6 and 7 respectively). See also XR54 bits 0 and 1.

### **3-2** Reserved (0)

### 4 256-Color Video Path

This bit is effective for both CRT and flat panel in 256-color modes other than mode 13 (i.e., Super VGA modes).

- 0 4-bit video data path (default on reset)
- 1 8-bit video data path (horizontal pixel panning is controlled by bit-6)

Note: GR05 bit-5 must be 0 if this bit is set

### 5 Interlace Video

This bit is effective only for CRT graphics mode. This bit should be programmed to 0 for flat panel. In interlace mode XR29 holds the half-line positioning of VSync for odd frames.

0 Non-interlaced video (default on reset)1 Interlaced video

### 6 8-Bit Video Pixel Panning

This bit is effective for both CRT and flat panel when the 8-bit video data path is selected (bit-4 = 1).


- 0 AR13 bits 2-1 are used to control pixel panning (default on Reset)
- 1 AR13 bits 2-0 are used to control pixel panning

### 7 Tall Font Replication

- 0 Tall font replicates lines 1, 9 and 12
- 1 Tall font replicates line 0 twice and line 15 once

#### HALF LINE COMPARE REGISTER (XR29) Read/Write at I/O Address 3D7h

Index 29h



In Interlaced mode CRT operation, this register is used to generate the Half Line Compare Signal.


### 7-0 CRT Half-Line Value

In CRT interlaced video mode this value is used to generate the 'half-line compare' signal that controls the positioning of the VSync for odd frames.



### **SOFTWARE FLAGS REGISTER 1 (XR2B)** Read/Write at I/O Address 3D7h

Index 2Bh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:


# 7-0 Display Mode

These bits are used by the BIOS to store the current display mode number.

See also XR0F, XR44, XR45 for definition of other software flags registers.

# FLM DELAY REGISTER (XR2C)

Read/Write at I/O Address 3D7h Index 2Ch



This register is used only in flat panel mode when XR2F bit-7=0. The First Line Marker (FLM) signal is generated from an internal FP VSync active edge with a delay specified by this register. The FLM pulse width is always one line for SS panels and two lines for DD panels.


# 7-0 FLM Delay (VDelay)

These bits define the number of HSyncs between the internal VSync and the rising edge of FLM.



# LPDELAY REGISTER (CMPRENABLED) (XR2D)

Read/Write at I/O Address 3D7h Index 2Dh



This register is used only in flat panel mode when XR2F bit-6 = 0 and graphics mode horizontal compression is <u>enabled</u>. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-5</u> and the value in this register. The LP pulse width is specified in register XR2F.


### 7-0 LP Delay

These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel mode with 9-dot text mode forced to 8-dot text. The msb (bit 8) of this parameter is XR2F <u>bit-5</u>.

Programmed Value = Actual Value -1

Note: For DD panels without frame acceleration, the programmed value should be doubled.

**LDELAYREGISTER (CMPRDISABLED)(XR2E)** Read/Write at I/O Address 3D7hIndex 2Eh



This register is used only in flat panel mode when XR2F bit-6 = 0 and 9-dot text mode is used. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-4</u> and the value in this register. The LP pulse width is specified in register XR2F.

# 7-0 LP Delay

These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel 9-dot text modes. The msb (bit 8) of this parameter is XR2F <u>bit-4</u>.


Programmed Value = Actual Value - 1

Note: For DD panels without frame acceleration, the programmed value should be doubled.



LP WIDTH REGISTER (XR2F)

Read/Write at I/O Address 3D7h Index 2Fh



This register is used only in flat panel mode. This register together with XR2D or XR2E defines the LP output pulse in flat panel mode.

# **3-0** LP Width (HWidth)

These bits define the width of LP output pulse in terms of number of character (8-dot only) clocks in flat panel mode.

Programmed Value = Actual Value - 1

# 4 LP Delay (XR2E) Bit 8

This bit is the msb of the LP Delay parameter for 9-dot text modes.

### 5 LP Delay (XR2D) Bit 8

This bit is the msb of the LP Delay parameter for graphics mode with horizontal compression <u>disabled</u>.

### 6 LP Delay Disable

- 0 LP Delay Enable: XR2D and XR2F bit-5 (or XR2E and XR2F bit-4) are used to delay the LP active edge with respect to the FP Blank inactive edge.
- 1 LP Delay Disable: LP active edge will coincide with the FP Blank inactive edge.

# 7 FLM Delay Disable


- 0 FLM Delay Enable: XR2C is used to delay the external FLM active edge with respect to the internal FP VSync active edge.
- 1 FLM Delay Disable: the external FLM active edge will coincide with the internal FLM active edge.





# CLOCK DIVIDE CONTROL REGISTER(XR30)

Read/Write at I/O Address 3D7h Index 30h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

### 0 Reference Divisor Select

Selects the reference pre-scale factor:

- 0 Divide by 4
- 1 Divide by 1

### 3–1 Post Divisor Select


Selects the post-divide factor:

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Divide by 64
- 111 Divide by 128
- 7–4 Reserved (R/W)



# CLOCK M-DIVISOR REGISTER (XR31)

Read/Write at I/O Address 3D7h Index 31h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.


# 6-0 VCO M-Divisor

M-Divisor value calculated for the desired output frequency.

### 7 Reserved (R/W)

CLOCK N-DIVISOR REGISTER (XR32) Read/Write at I/O Address 3D7h

Index 32h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

# 6-0 VCO N-Divisor


N-Divisor value calculated for the desired output frequency.

7 Reserved (R/W)



# CLOCK CONTROL REGISTER (XR33)

Read/Write at I/O Address 3D7h Index 33h



# 0 VCLK VCO Powerdown

- 0 VCLK VCO Enabled (default)
- 1 VCLK VCO Disabled

This bit is only effective if XR01[4] = 1.

# 1 MCLK VCO Powerdown

- 0 MCLKVCOEnabled(default)
- 1 MCLKVCODisabled

This bit is only effective if XR01[4] = 1.

# 2 Oscillator Powerdown

- 0 OSC Enabled (default)
- 1 OSCDisabled

This bit is only effective if XR01[5] = 1 and XR33[6] = 1.

### 3 Reserved (R/W)

# 4 Video Clock Select

- 0 If XR01[4] = 1 (internal clock source), use output of VCLK VCO as video clock otherwise if XR04[4] = 0, use RCLK input as video clock (default).
- 1 If XR01[4] = 1 (internal clock source), use output of MCLK VCO divided by 2 as the video clock; otherwise if XR01[4]=0, then use MCLK input divided by 2 as the video clock.

# 5 Clock Register Program Pointer

This bit determines which of the VCO's is being programmed. Following a write to XR32 the data contained in XR32:30 is synchronously transferred to the appropriate VCO counter latch.

- 0 VCLKVCO selected
- 1 MCLKVCO selected

### 6 Power Sequencing Reference Clock


- 0 Use RCLK (reference clock) divided by 384 as panel power sequencing reference clock and Standby Mode display memory refreshes. For RCLK=14.31818 MHz, panel power sequencing clock would be 37.5 KHz (default).
- 1 Use AA9 pin as 32 KHz clock input for panel power sequencing reference clock and Standby Mode display memory refreshes. Asymmetric DRAM option (XR05[3]=1) should not be enabled in this case.

# 7 Clock Mode Control

- 0 Clock 0 and Clock 1 default to 25.175 and 28.322 MHz respectively.
- 1 Clock 0 and Clock 1 default to 31.5 MHz and 35.5 MHz.



**COLOR KEY REGISTER 0 (XR3A)** Read/Write at I/O Address 3D7h Index 3Ah




### 7-0 Color Compare Data 0

These bits are compared to the least significant 8 bits of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and key is enabled (XR06[4]), external the video is sent to the screen. External video is input on the MCD15:0, CASCH# and CASCL# pins (and CA8-9, ACTI. ENABKL, AA9, and OEC# if 24-bit external video input is enabled (XR05[7]=1)). The logical masking and compare operations are described in the functional description.

The color comparison occurs before the RAMDAC. In 4BPP and 8BPP modes using palette LUT data, the LUT index is used in the comparison, not the 18BPP LUT data.

# COLOR KEY REGISTER 1 (XR3B)

Read/Write at I/O Address 3D7h Index 3Bh




# 7-0 Color Compare Data 1

These bits are compared to bits 15:8 of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the External video is input on the screen. MCD15:0, CASCH# and CASCL# pins (and CA8-9, ACTI, ENABKL, AA9, and OEC# if 24-bit external video input is enabled (XR05[7]=1)). The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP and 8BPP modes. This is accomplished by setting Color Mask Register 1 (XR3E) = 0FFh.



COLOR KEY REGISTER 2 (XR3C)

Read/Write at I/O Address 3D7h Index 3Ch




# 7-0 Color Compare Data 2

These bits are compared to bits 23:16 of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the External video is input on the screen. MCD15:0, CASCH# and CASCL# pins (and CA8-9, ACTI, ENABKL, AA9, and OEC# if 24-bit external video input is enabled (XR05[7]=1)). The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP, 8BPP and 16BPP modes. It should only be used in 24BPP modes. This is accomplished by setting Color Mask Register 2 (XR3F) = 0FFh.

COLOR KEY MASK REGISTER 0 (XR3D)

Read/Write at I/O Address 3D7h Index 3Dh



# 7-0 Color Compare Mask 0


This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation(masked)



# COLOR KEY MASK REGISTER 1 (XR3E)

Read/Write at I/O Address 3D7h Index 3Eh




7-0 Color Compare Mask 1

This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation(masked)

COLOR KEY MASK REGISTER 2 (XR3F)

Read/Write at I/O Address 3D7h Index 3Fh



# 7-0 Color Compare Mask 2


This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation(masked)



### BitBLTCONFIGREGISTER(XR40) (65545 Only)

Read/Write at I/O Address 3D7h Index 40h




# 1-0 BitBLT Draw Mode (65545 only)

The 65545 supports two color depths in its drawing engine:

- 00 Reserved
- 01 8BPP
- 10 16BPP
- 11 Reserved
- Note: 24BPP is handled in 8BPP mode. There is no nibble mode access for 4BPP modes.
- 7–2 Reserved (0)

### **SOFTWARE FLAGS REGISTER 2 (XR44)** Read/Write at I/O Address 3D7h

Index 44h



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

# 3-0 Set Panel Type (40K BIOS Only)

- 00 Panel #1
- 01 Panel #2
- 02 Panel #3
- 03 Panel #4
- 04 Panel #5
- 05 Panel #6
- 06 Panel #7 07 Panel #8
- 07 Panel #8 08-0F Reserved

# 4 Optimal Compensation Enable


- 0 Disable optimal compensation
- 1 Enable optimal compensation

# 7-5 Reserved (0)

See also XR0F, XR2B, XR45 for definition of other software flags registers.

# SOFTWARE FLAGS REGISTER 3 (XR45)

Read/Write at I/O Address 3D7h Index 45h



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:


# 7-0 Flags (Reserved)

See also XR0F, XR2B, XR44 for definition of other software flags registers.



### PANEL FORMAT REGISTER 2 (XR4F) Read/Write at I/O Address 3D7h

Index 4Fh



This register is used only in flat panel mode.

### 2-0 Bits Per Pixel Selection

The value in this field, along with the dither and FRC settings, determines gray / color levels produced:

		<u>No FRC</u>	
	# of msbs	Gray /	Gray /
	Used	Color	Color
	to Generate	Levels	Levels
	Gray / Color	without	with
	Levels	Dithering	Dithering
001	1		
010	2	4	13
011	3	8	29
100	4	16	61
101	5	32	125
110	6	64	253
111	8	256	n/a

2-Frame FRC	
(Color TFT or Monochrome Panels)	

	# of msbs Used	Gray / Color	Gray / Color
	to Generate	Levels	Levels
	Gray / Color	without	with
	Levels	Dithering	Dithering
010	1	3	- 9
011	2	5	25
100	3	15	57
101	4	31	121

16-Frame FRC
Color or Monochrome STN Panels)

		moennome S	<b>I i v i</b> ancis <i>j</i>
	# of msbs	Gray /	Gray /
	Used	Color	Color
	to Generate	Levels	Levels
	Gray / Color	without	with
	Levels	Dithering	Dithering
001	1	2	5
010	2	4	13
011	3	8	29
100	4	16	61

(

The setting programmed into this field determines how many most-significant color-bits / pixel are used to generate flat panel video data. In general, 8 bits of monochrome data or 8 bits/color of RGB color data enter the flat panel logic for every dot clock. Not all of these bits, however, are used to generate output colors / gray scales, depending on the type of panel used, graphics / text mode, and the gray-scaling algorithm chosen (the actual number of bits used is indicated in the table above). If the VGA palette is used then a maximum of 6 bits/pixel (bits 7-2) (setting '110') should be used. If the VGA palette is bypassed then a maximum of 8 bits/pixel (bits 7-0) (setting '111) may be used. With 2-frame and 16-frame FRC, settings not listed in the tables above are undefined. Also note that settings which achieve higher gray / color levels may not necessarily produce acceptable display quality on some (or any) currently available panels. This document contains recommended settings for various popular panels that Chips & Technologies has found to produce acceptable results with those panels. Customers may modify these settings to achieve a better match with their requirements.

### 3-5 Reserved (R/W)

### 6 M Pin Select

- 0 M signal goes to the M pin (default on reset)
- 1 FP Display Enable (FP Blank#) signal goes to the M pin. Polarity is controlled by XR54[0].


# 7 LP Pin Select

- 0 FP HSync (LP) signal goes to the LP pin. Polarity is controlled by XR54[6] (default on reset).
- 1 FP Display Enable (FP Blank#) signal goes to the LP pin. Polarity is controlled by XR54[0].



# PANEL FORMAT REGISTER 1 (XR50) Read/Write at I/O Address 3D7h

Index 50h



This register is used only in flat panel mode.

# **1-0** Frame Rate Control (FRC)

FRC is gray scale simulation on a frame-byframe basis to generate shades of gray or color on panels that do not support generation of gray / color levels internally.

- 00 <u>No FRC</u>. This setting may be used with all panels, especially for panels which can generate shades of gray / color internally.
- 01 <u>16-frame FRČ</u>. This setting may be used for <u>Color STN</u> or <u>Monochrome</u> panels. One to four bits/pixel output to the panel are possible and therefore this setting is used only with panels which do not support internal gray scaling. This setting is used to simulate 16 gray / color levels per pixel. The bits per pixel are specified by XR4F[2-0]; valid values are 001, 010, 011, and 100.
- 10 <u>2-frame FRC</u>. This setting may be used for <u>Color TFT</u> or <u>Monochrome</u> panels. One to four bits/pixel output to the panel are possible and therefore this setting can also be used with panels that support internal gray scaling. Number of input bits used (specified in XR4F[2-0]) are one more than the number of output bits. Therefore, valid values for XR4F[2-0] are 010, 011, 100, and 101.
- 11 Reserved

# **3-2** Dither Enable

- 00 Disabledithering
- 01 Enable dithering for 256-color modes (AR10 bit-6 = 1 or XR28 bit 4 = 1)
- 10 Ènable dithering for all modes
- 11 Reserved

# 6-4 Clock Divide (CD)

These bits specify the frequency ratio between the dot clock and the flat panel shift clock (SHFCLK) signal.

- 000 Shift Clock Freq = Dot Clock Freq. This setting is used to output 1 pixel per shift clock with a maximum of 8 bpp (bits/pixel) for single drive monochrome panels. For double drive color panels, this setting is used to output 2 2/3 4-bit pack pixels. FRC and dithering may be enabled.
- 001 Shift Clk Freq = 1/2 Dot Clock Freq. This setting is used to output 2 pixels per shift clock with a maximum of 8 bits/pixel for single drive monochrome panels and 4 bpp for single drive color panels. For double drive color panels, this setting is used to output 5-1/3 4bit pack pixels. FRC and dithering can be enabled.
- 010 Shift Clk Freq = 1/4 Dot Clock Freq. This setting is used to output 4 pixels per shift clock with a maximum of 4 bpp for single drive mono panels and 2 bits/pixel for single drive color panels. For single drive color panels this setting is used to output 5-1/3 4bit pack pixels. For double drive monochrome panels, this setting is used to output 8 pixels per shift clock with 1 bit/pixel. FRC and dithering can be enabled.
- 011 Shift Clk Freq = 1/8 Dot Clock Freq. This setting is used to output 8 pixels per shift clock with a maximum of 2 bpp for single drive mono panels and 1 bit/pixel for single drive color panels. For double drive mono panels, this setting is also used to output 16 pixels per shift clock with 1 bit/pixel. FRC and dithering can be enabled.
- 100 Shift Clk Freq = 1/16 Dot Clock Freq. This setting is used to output 16 pixels per shift clock with maximum of 1 bit/pixel for single drive monochrome panels. Dithering can also be enabled.

# 7 TFT Panel Data Width


This bit is effective only when TFT (active matrix) panels are used (XR50 bits 1-0=10).

0 16-bit color TFT interface (565 RGB)1 24-bit color TFT interface (888 RGB)

**Revision 1.2** 



**DISPLAY TYPE REGISTER (XR51)** Read/Write at I/O Address 3D7h Index 51h



### **1-0** Panel Type (PT)

These bits are effective for flat panel only.

- 00 Single Panel Single Drive (SS)
- 01 Reserved
- 10 Reserved
- 11 Dual Panel Double Drive (DD)

### 2 Display Type (DT)

This bit is effective for CRT and flat panel. This bit also controls the BLANK# output.

- 0 CRT display (default on reset) BLANK# outputs CRT Blank
- 1 FP (Flat Panel) display BLANK# outputs FP Blank

Note: There is no pin dedicated to output of BLANK#. Therefore this bit is ignored if BLANK# is not selected to be output on either the M or LP output pins.

### 3 Shift Clock Divide

This bit is effective for flat panel only.

- 0 Shift Clock to Dot Clock relationship expressed by XR50[6-4].
- 1 In this mode, the Shift Clock is further divided by 2 and different video data is valid on the rising and falling edges of Shift Clock.

# 4 Reserved (R/W)

# 5 Shift Clock Mask (SM)

This bit is effective for flat panel only.

- 0 Allow shift clock output to toggle outside the display enable interval
- 1 Force the shift clock output low outside the display enable interval

### 6 Enable FP Compensation (EFCP)

This bit is effective for flat panel only. It enables flat panel horizontal and vertical compensation depending on panel size, current display mode, and contents of the compensation registers.

- 0 Disable FP compensation
- 1 Enable FP compensation

### 7 LP During Vertical Blank


This bit should be set only for SS panels which require FP HSync (LP) to be active during vertical blank time when XR54 bit-1 = 0 (e.g., Plasma / EL panels). This bit should be reset when using non-SS panels or when XR54 bit-1 = 1.

- 0 FP HSync (LP) is generated from internal FP Blank inactive edge
- 1 FP HSync (LP) is generated from internal FP <u>Horizontal</u> Blank inactive edge



# POWER DOWN CONTROL REGISTER (XR52)

Read/Write at I/O Address 3D7h Index 52h



### 2-0 FP Normal Refresh Count

These bits specify the number of memory refresh cycles to be performed per scanline. A minimum value of 1 should be programmed in this register.

# 3 Panel Off Mode

This bit provides a software alternative to enter Panel Off mode. Note that Panel Off mode will be effective in both CRT and flat panel modes of operation.

- 0 Normal mode (default on reset)
- 1 Panel Off mode

In Panel Off mode, the CRT / FP display memory interface is inactive but CPU interface and display memory refresh are still active. The internal RAMDAC is also inactive.

# 4 Software Standby Mode

This bit provides an alternative way to enter the Standby mode. When this bit is set, the chip enters Standby mode. To exit Standby mode, when this bit is set, the STNDBY# pin must be asserted and then reasserted. This bit will also be reset when the STNDBY# pin goes active (low).

- 0 Normal Mode (default on reset)
- 1 Standby Mode

# 5 Standby and Panel Off Control

This bit is effective in Flat Panel Mode during Standby and Panel Off modes (XR52[3] = 1 or (XR52[4] = 1 or STNDBY#, pin 178 is active (low)).

- 0 Video data and/or flat panel control signals are driven inactive (default on reset).
- 1 Video data and flat panel control signals pins are tri-stated with a weak internal pull-down.

Note: <u>XR61</u> bit-7 controls the inactive level for video data in <u>text</u> mode; <u>XR63</u> bit-7 controls the inactive level for video data in <u>graphics</u> mode:

0 = low when inactive

1 = high when inactive

Note: This bit does not affect the HSYNC and VSYNC pins. In Standby and Panel Off modes, HSYNC and VSYNC will be driven low.

# 6 Standby Refresh Control

This bit is effective only in Standby mode (STNDBY# pin low). Standby mode is effective for both CRT and flat panel modes. In Standby mode, CPU interface to display memory and internal registers is inactive. The CRT / FP display memory interface, video data and timing signals, and internal RAMDAC are inactive (all CRT and flat panel video control and data pins are 3stated). Display memory refresh is controlled by this bit.

- 0 Self-Refresh DRAM support.
- 1 Display memory refresh frequency is derived from the 32KHz input or RCLK (14.31818MHz Reference Clock) divided per the value in XR5F.

# 7 CRT Mode Control


This bit is effective in CRT mode only (nonsimultaneous CRT and flat panel) (XR51 bit-2 = 0).

- 0 Video data and flat panel control signals are 3-stated with weak internal pull-down (default on reset).
- 1 Video data and flat panel control signals are inactive.



# PANEL FORMAT REGISTER 3 (XR53) Read/Write at I/O Address 3D7h

Index 53h



# 0 Disable AR10 Bit-2

- 0 Use AR10 bit-2 for Line Graphics control (default on Reset).
- 1 Use XR53 bit-1 instead of AR10 bit-2 for Line Graphics control

# 1 AlternateLineGraphicsCharacterControl

This bit is effective only if bit-0 = 1.

- 0 Ninth pixel of line graphics character is set to the <u>background color</u>
- 1 Ninth pixel of line graphics character is identical to the <u>eighth pixel</u>
- 2 FRC Option 1 (always program to 1)
- **3 FRC Option 2** (always program to 1)

# 5-4 Color STN Pixel Packing

This field determines the type of pixel packing (the RGB pixel output sequence) for color STN panels. These bits should be programmed only when color STN panels are used. These bits must be programmed to 00 for monochrome panels or color TFT panels.

- 00 <u>3-bit Pack</u>. XR50 bits 6-4 can be 000, 001, or 010.
- 01 <u>4-bit Pack</u>. For SS Color STN panels, XR50 bits 6-4 can be 000, 001, or 010. For DD panels, XR50 bits 6-4 may be set to 000 or 001.
- 10 <u>Reserved</u>
- 11 Extended 4-bit Pack. XR50 bits 6-4 must be programmed to 001. This setting may be used for 8-bit interface Color STN SS panels only.

# 6 FRC Option 3


This bit affects 2-frame FRC only

- 0 FRC data changes every frame
- 1 FRC data changes every other frame
- 7 Reserved (R/W)



# **PANEL INTERFACE REGISTER (XR54)** Read/Write at I/O Address 3D7h

Index 54h



This register is used only in flat panel modes.

# 0 FP Blank Polarity

This bit controls the polarity of the BLANK# pin in flat panel mode. In CRT mode, XR28 bit-0 controls polarity of the BLANK# pin.

- 0 Positive polarity
- 1 Negativepolarity

### 1 FP Blank Select

This bit controls the BLANK# pin output in flat panel mode. In CRT mode, XR28 bit-1 controls the BLANK# output. This bit also affects operation of the flat panel video logic, generation of the FP HSync (LP) pulse signals, and masking of the Shift Clock.

- 0 The BLANK# pin outputs <u>both FP</u> <u>Vertical and Horizontal Blank</u>. In 480-line DD panels, this option will generate exactly 240 FP HSync (LP) pulses.
- <sup>1</sup> The BLANK# pin outputs <u>only FP</u> <u>Horizontal Blank</u>. During FP Vertical Blank, the flat panel video logic will be active, the FP HSync (LP) pulse will be generated, and Shift Clock can not be masked. Note however that Shift Clock can still be masked during FP Horizontal Blank.

Note: The signal polarity selected by bit-0 is applicable for either selection.

# 3-2 FP Clock Select Bits 1-0

Select flat panel dot clock source. These bits are used instead of Miscellaneous Output Register (MSR) bits 3-2 in flat panel mode. See description of MSR bits 3-2.

# 5-4 FP Feature Control Bits 1-0

Select flat panel dot clock source. These bits are used instead of Feature Control Register (FCR) bits 1-0 in flat panel mode. See description of FCR bits 1-0.

# 6 FP HSync (LP) Polarity

This bit controls the polarity of the flat panel HSync (LP) pin.

- 0 Positive polarity
- 1 Negativepolarity

### 7 FP VSync (FLM) Polarity


This bit controls the polarity of the flat panel VSync (FLM) pin.

- 0 Positivepolarity
- 1 Negativepolarity



# HORIZONTAL COMPENSATION REGISTER (XR55)

Read/Write at I/O Address 3D7h Index 55h



This register is used only in flat panel modes when flat panel compensation is enabled (XR51 bit-6 = 1).

# 0 EnableHorizontalCompensation(EHCP)

- 0 Disablehorizontal compensation
- 1 Enablehorizontal compensation
- 1 Enable Automatic Horizontal Centering (EAHC) (effective only if bit-0 is 1)
  - 0 Enable non-automatic horizontal centering. The Horizontal Centering Register is used to specify the left border. If no centering is desired then the Horizontal Centering Register can be programmed to 0.
  - 1 Enable automatic horizontal centering. Horizontal left and right borders will be computed automatically.
- 2 EnableTextModeHorizontalCompression (ETHC)(this bit is effective only if bit-0 is 1 in flat panel <u>text</u> mode). Setting this bit will turn on text mode horizontal compression regardless of horizontal display width or horizontal panel size.
  - 0 Text mode horizontal compression off
  - 1 Text mode horizontal compression on. 8-dot text mode is forced when 9-dot text mode is specified (SR01 bit-0 = 0 or Hercules text).

Note: This bit affects the horizontal pixel panning logic. When text mode horizontal compression is active, programming 9-bit panning will result in 8-bit panning.

- 4-3 Reserved (R/W)
  - 5 Enable Automatic Horizontal Doubling (EAHD)(this bit is effective if bit-0 is 1)
    - 0 Disable Automatic Horizontal Doubling. Horizontal doubling will only be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation.
    - Enable Automatic Horizontal Doubling. Horizontal doubling will be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation or when the Horizontal Display width (CR01) is equal to or less than half of the Horizontal Panel Size (XR18).

# 6 Alternate CRT HSync Polarity

- 0 Positive
- 1 Negative

# 7 Alternate CRT VSync Polarity

- 0 Positive
- 1 Negative

Note: bits 6 and 7 above are used in flat panel mode (XR51 bit-2 = 1) instead of MSR bits 6 and 7). This is primarily used for simultaneous CRT / Flat Panel display.



# HORIZONTALCENTERINGREGISTER(XR56) Read/Write at I/O Address 3D7h

Read/Write at I/O Address 3D7h Index 56h

															-		
D7	D	6	D	5	D	4	D3	3	D	2	D	1	D	0			
															• 	-   -   -   -	- LeftBorder

This register is used only in flat panel modes when non-automatic horizontal centering is enabled.


# 7-0 Horizontal Left Border (HLB)

Programmed Value (in character clocks) = Width of Left Border – 1



### VERTICALCOMPENSATIONREGISTER(XR57)

Read/Write at I/O Address 3D7h Index 57h



This register is used only in flat panel modes when flat panel compensation is enabled.

# 0 Enable Vertical Compensation (EVCP)

- 0 Disablevertical compensation
- 1 Enablevertical compensation

### 1 Enable Automatic Vertical Centering (EAVC)

This bit is effective only if bit-0 is 1.

- 0 Enable non-automatic vertical centering. The Vertical Centering Register is used to specify the top border. If no centering is desired then the Vertical Centering Register can be programmed to 0.
- 1 Enable automatic vertical centering. Vertical top and bottom borders will be computed automatically.

# 2 Enable Text Mode Vertical Stretching (ETVS)

This bit is effective only if bit-0 is 1.

- 0 Disable text mode vertical stretching; graphics mode vertical stretching is used if enabled.
- 1 Enable text mode vertical stretching

# 4-3 Text Mode Vertical Stretching (TVS1-0)

These bits are effective if bits 2 and 0 are 1.

- 00 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, DS, LI.
- 01 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, LI, DS.
- 10 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, DS, TF.
- 11 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, TF, DS.

# 5 Enable Vertical Stretching (EVS)

This bit is effective only if bit-0 is 1.

- 0 Disable vertical stretching
- 1 Enablevertical stretching

### 6 Vertical Stretching (VS)

Vertical Stretching can be enabled in both text and graphics modes. This bit is effective only if bits 5 and 0 are 1.

- 0 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, DS, LR.
- 1 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, LR, DS.

### 7 Disable Fast Centering


This bit is effective only if XR58[1-0] = 11.

- 0 Enable Fast Centering
- 1 Disable Fast Centering



### **VERTICAL CENTERING REGISTER (XR58)** Read/Write at I/O Address 3D7h

Index 58h



This register is used only in flat panel modes when non-automatic vertical centering is enabled.

# 7-0 Vertical Top Border LSBs (VTB7-0)


Programmed value:

Top Border Height (in scan lines) -1

This register contains the eight least significant bits of the programmed value of the Vertical Top Border (VTB). The two most significant bits are in the Vertical Line Insertion Register (XR59).

# VERTICALLINEINSERTIONREGISTER(XR59)

Read/Write at I/O Address 3D7h Index 59h



This register is used only in flat panel text mode when vertical line insertion is enabled.

### 3-0 Vertical Line Insertion Height (VLIH3-0)

ProgrammedValue:

Number of Insertion Lines – 1

The value programmed in this register - 1 is the number of lines to be inserted between the rows. Insertion lines are never double scanned even if double scanning is enabled. Insertion lines use the background color.

# 4 Reserved (0)

### 6-5 Vertical Top Border MSBs (VTB9-8)

This register contains the two most significant bits of the programmed value of the Vertical Top Border (VTB). The eight least significant bits are in the Vertical Centering Register (XR58).

# 7 Hardware Line Replication


This bit is effective in text mode when Line Replication is selected (XR57[2] = 1). Hardware line replication, when enabled, replicates lines to display a 19-line character from a 16-line font as specified in XR28 bit-7.

- 0 Normal text mode line replication
- 1 Hardware line replication is enabled



# VERTICAL LINE REPLICATION REGISTER (XR5A)

Read/Write at I/O Address 3D7h Index 5Ah



This register is used only in flat panel text or graphics modes when vertical line replication is enabled.

# **3-0** Vertical Line Replication Height (VLRH)

Programmed Value = Number of Lines Between Replicated Lines – 1


Double scanned lines are also counted.

In other words, if this field is programmed with '7', every 8th line will be replicated.

# 7-4 Reserved (R/W)

### PANEL POWER SEQUENCING DELAY REGISTER (XR5B)

Read/Write at I/O Address 3D7h Index 5Bh



This register is used only in flat panel modes. The generation of the clock for panel power sequencing logic is controlled by XR33[6]. The delay intervals below assume a 37.5 KHz clock generated by the internal clock synthesizer. If the 32KHz input is used, the delay intervals should be scaled accordingly.

# **3-0** Power Down Delay

Programmable value of panel powersequencing during power down. This value can be programmed up to 459 milliseconds in increments of 29 milliseconds. A value of 0 is undefined.


# 7-4 Power Up Delay

Programmable value of panel power sequencing during power up. This value can be programmed up to 54 milliseconds in increments of 3.4 milliseconds. A value of 0 is undefined.



## ACTIVITYTIMERCONTROLREGISTER(XR5C)

Read/Write at I/O Address 3D7h Index 5Ch



This register is used to control Activity timer functionality. The activity timer is an internal counter that starts counting from a value programmed into this register (see bits 0-4 below) and is reset back to that count by read or write accesses to graphics memory or I/O. If no accesses occur, the counter counts till the end of its programmed interval and activates either the ENABKL pin or Panel Off mode (as selected by bit-6 below). The timer count does not have to be reloaded once programmed and the timer enabled: any access to the chip with the timer timed out (ENABKL active or Panel Off mode active) will reset the timer and the ENABKL pin de-activated (or Panel Off mode exited, whichever is selected). The activity timer uses the same clock as power sequencing which is controlled by XR33[6]. The delay intervals below assume a 35.7 KHz clock, if an external 32KHz input is used, the delay is scaled accordingly.

### 4-0 Activity Timer Count

For a 35.7 KHz clock the counter granularity is approximately 25.6 seconds. The minimum programmed value of 1 results in 25.6 second delay and the maximum count of 32 results in a delay of 13.7 minutes. If the clock input on pin 154 (AA9) is other than 32 KHz, the delay should be scaled accordingly.

# 5 Reserved (R/W)

### 6 Activity Timer Action

- 0 When the activity timer count is reached, the ENABKL pin is activated (driven low to turn the backlight off)
- 1 When the activity timer count is reached, Panel Off mode is entered.

### 7 Enable Activity Timer


- 0 Disable activity timer (default on reset)
- 1 Enableactivitytimer

See also XR5D bit-2.



# **FP DIAGNOSTIC REGISTER (XR5D)**

Read/Write at I/O Address 3D7h Index 5Dh



### 0 EnablePanel-OffVGAPalettePowerdown

- 0 Disable VGA Palette powerdown in Panel Off Mode (default on reset)
- 1 Enable VGA Palette powerdown in Panel Off mode

### 1 Enable Panel-Off VGA Palette Access

This bit is effective when bit 0=1 or bit 7=1.

- 0 Disable CPU access to VGA Palette in Panel Off Mode (default on reset)
- 1 Enable CPU access to VGA Palette in Panel Off Mode

### 2 Enable Activity Timer Test

- 0 Disable Activity Timer test mode (default on reset)
- 1 Enable Activity Timer test mode

### **3** Force 16-Bit Local Bus

This bit is effective when 32-bit local bus and 16-bit memory interface are used during font load.

- 0 Do not force 16-bit local bus when loading font (default on reset)
- 1 Force 16-bit local bus when loading font

### 4 Disable Vertical Compensation

- 0 Vertical compensation can be enabled in all cases (default on reset)
- 1 Disable vertical compensation if Vertical Display Enable End equals Vertical Panel Size.

# 5 18-bit Color TFT Test Mode

- 0 Disable 18-bit color TFT test mode (default on reset)
- 1 Enable 18-bit color TFT test mode

# 6 PreventHSYNCandVSYNCDeactivation

- 0 Allow HSYNC and VSYNC to be deactivated when XR06[1] = 1 (default on reset)
- 1 Prevents HSYNC and VSYNC from being deactivated when XR06[1] = 1.


### 7 EnablePalettePowerdowninBypassMode

- 0 Disable VGA palette powerdown when XR06[5]=1
- 1 Enable VGA palette powerdown when XR06[5]=1 and XR06[1]=1



# M(ACDCLK) CONTROL REGISTER (XR5E)

Read/Write at I/O Address 3D7h Index 5Eh



This register is used only in flat panel mode.

# 6-0 M(ACDCLK) Count(ACDCNT)

These bits define the number of HSyncs between adjacent phase changes on the M (ACDCLK) output. These bits are effective only when bit 7 = 0 and the contents of this register are greater than 2.

Programmed Value = Actual Value -2


# 7 M(ACDCLK) Control

- 0 The M (ACDCLK) phase changes depending on bits 0-6 of this register
- 1 The M (ACDCLK) phase changes every frame if the frame accelerator is not used. If the frame accelerator is used, the M (ACDCLK) phase changes every other frame.

If XR4F bit-6 is programmed to one to enable flat panel DE / BLANK# to be output on the M (ACDCLK) pin, the contents of this register will be ignored.

# POWER DOWN REFRESH REGISTER(XR5F)

Read/Write at I/O Address 3D7h Index 5Fh



### 7-0 Power Down Refresh Frequency

These bits define the frequency of memory refresh cycles in power down (standby) mode (STNDBY# pin low). CAS-Before-RAS (CBR) refresh cycles are performed.

If XR52 bit-6 = 1, the interval between two refresh cycles is determined by bits 0-3 of this register per the table below. Bits 4-7 of this register are reserved for future use in this mode (and should be programmed to 0).

### <u>**3** 2 1 0</u> <u>**Approximate Refresh Interval**</u>

0000	16 usec / cycle
0001	47 usec / cycle
0010	63 usec / cycle
0011	78 usec / cycle
0100	94 usec / cycle
0101	109 usec / cycle
0110	125 usec / cycle
0111	141 usec / cycle
$1\ 0\ 0\ 0$	156 usec / cycle


These refresh intervals assume a 32 KHz clock. If the internal clock is used, the refresh interval is scaled accordingly.

If XR52 bit-6 = 0, a value of 0 causes no refresh to be performed. Self-Refresh DRAMs should be used in this case.



# **BLINK RATE CONTROL REGISTER (XR60)**

Read/Write at I/O Address 3D7h Index 60h



This register is used in all modes.

# 5-0 Cursor Blink Rate

These bits specify the <u>cursor blink</u> period in terms of number of VSyncs (50% duty cycle). In text mode, the character blink period and duty cycle is controlled by bits 7-6 of this register. These bits default to 000011 (decimal 3) on reset which corresponds to eight VSyncs per cursor blink period per the following formula (four VSyncs on and four VSyncs off):

Programmed Value = (Actual Value) / 2 - 1

Note: In graphics mode, the pixel blink period is fixed at 32 VSyncs per cursor blink period with 50% duty cycle (16 on and 16 off).

# 7-6 Character Blink Duty Cycle

These bits specify the <u>character blink</u> (also called 'attribute blink') duty cycle in text mode.


	CharacterBlin	k
<u>7</u> <u>6</u>	Duty Cycle	
$\overline{0}$ $\overline{0}$	50%	
0 1	25%	
1 0	50%	(default on Reset)
1 1	75%	

For setting 00, the character blink period is equal to the cursor blink period. For all other settings, the character blink period is twice the cursor blink period (character blink is twice as slow as cursor blink).



#### SMARTMAP<sup>TM</sup> CONTROL REGISTER (XR61)

Read/Write at I/O Address 3D7h Index 61h



This register is used in flat panel text mode only.

#### **0** SmartMap<sup>TM</sup> Enable

- 0 Disable SmartMap<sup>TM</sup>, use color lookup table and use internal RAMDAC palette if enabled (XR06 bit-2 = 1).
- 1 Enable SmartMap<sup>™</sup>, bypass both color lookup table and internal RAMDAC palette in flat panel text mode. Although color lookup table is bypassed, translation of 4 bits/pixel data to 6 bits/pixel data is still performed depending on AR10 bit-1 (monochrome / color display) as follows:

Output	$\underline{AR10 \text{ bit-} 1 = 0}$	<u>AR10 bit-1 = 1</u>
Out0	In0	InO
Out1	In1	In1
Out2	In2	In2
Out3	In3	In0+In1+In2+In3
Out4	In3	In3
Out5	In3	In3

Note: This bit does not affect CRT text / graphics mode or flat panel graphics mode; i.e.: the color lookup table is always used, and similarly the internal RAMDAC palette is used if enabled.

#### **4-1** SmartMap<sup>TM</sup> Threshold

These bits are used only in flat panel text mode when SmartMap<sup>TM</sup> is enabled (bit-0 = 1). They define the minimum difference between the foreground and background colors. If the difference is less than this threshold, the colors are separated by adding and subtracting the shift values (XR62) to the foreground and background colors. However, if the foreground and background color values are the same, then the color values are not adjusted.

#### **5** SmartMap<sup>™</sup> Saturation

This bit is used only in flat panel text mode when SmartMap<sup>TM</sup> is enabled (bit-0 = 1). It selects the clamping level after the color addition/subtraction.

- 0 The color result is clamped to the maximum and minimum values (0Fh and 00h respectively)
- 1 The color result is computed modulo 16 (no clamping)

#### 6 Text Enhancement

This bit is used only in flat panel text mode.

- 0 Normaltext
- 1 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt
- Note: This bit should be set to 0 if XR63[6] is set to 1. Conversely, if this bit is set to 1, XR63[6] should be set to 0.

#### 7 Text Video Output Polarity (TVP)

This bit is effective for flat panel text mode only.


- 0 Normal polarity
- 1 Inverted polarity

Note: Graphics video output polarity is controlled by XR63 bit-7 (GVP).



#### SMARTMAP<sup>TM</sup> SHIFT PARAMETER REGISTER (XR62)

Read/Write at I/O Address 3D7h Index 62h



This register is used in flat panel text mode when SmartMap<sup>TM</sup> is enabled (XR61 bit-0 = 1).

#### 3-0 Foreground Shift


These bits define the number of levels that the foreground color is shifted when the foreground and background colors are closer than the SmartMap<sup>TM</sup> Threshold (XR61 bits 1-4). If the foreground color is "greater" than the background color, then this field is added to the foreground color. If the foreground color is "smaller" than the background color, then this field is subtracted from the foreground color.

#### 7-4 Background Shift

These bits define the number of levels that the background color is shifted when the foreground and background colors are closer than the SmartMap<sup>TM</sup> Threshold (XR61 bits 1-4). If the background color is "greater" than the foreground color, then this field is added to the background color. If the background color is "smaller" than the foreground color, then this field is subtracted from the background color.

#### SMARTMAP<sup>TN</sup>COLORMAPPINGCONTROL REGISTER(XR63)

Read/Write at I/O Address 3D7h Index 63h



#### 5-0 Color Threshold

These bits are effective for monochrome (XR51 bit-5 = 1) single/double drive flat panel with 1 bit/pixel (XR50 bits 4-5 = 11) without FRC (XR50 bits 0-1 = 11). They specify the color threshold used to reduce 6-bit video to 1-bit video color. Color values equal to or greater than the threshold are mapped to 1 and color values less than the threshold are mapped to 0.

#### 6 New Text Enhancement

If set this bit enables new text enhancement that does not affect the CRT display. If this bit is set to 1, the old text enhancement bit (XR61[6]) must be set to 0. Conversely, if XR61[6] is 1 then this bit should be set to 0. Reset defaults this bit to 1.

#### 7 Graphics Video Output Polarity (GVP)

This bit is effective for CRT and flat panel graphics mode only.

- 0 Normal polarity
- 1 Inverted polarity


Note: Text video output polarity is controlled by XR61 bit-7 (TVP).





# FP ALTERNATE VERTICAL TOTAL REGISTER (XR64)

Read/Write at I/O Address 3D7h Index 64h



This register is used in all flat panel modes.


#### 7-0 FP Alternate Vertical Total

The contents of this register are 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. The vertical total value specifies the total number of scan lines per frame. Similar to CR06.

Programmed Value = Actual Value - 2

#### FP ALTERNATE OVERFLOW REGISTER (XR65)

Read/Write at I/O Address 3D7h Index 65h




This register is used in all flat panel modes.

- 0 FP Alternate Vertical Total Bit-8
- 1 FP Vertical Panel Size Bit-8
- 2 FP Alternate Vertical Sync Start Bit-8
- 3 Reserved (R/W)
- 4 Reserved (R/W)
- 5 FP Alternate Vertical Total Bit-9
- 6 FP Vertical Panel Size Bit-9
- 7 FP Alternate Vertical Sync Start Bit-9



### FP ALTERNATE VERTICAL SYNC START REGISTER (XR66)

Read/Write at I/O Address 3D7h Index 66h



This register is used in all flat panel modes.


#### 7-0 FP Alternate Vertical Sync Start

The contents of this register are the 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. This value defines the scan line position at which vertical sync becomes active. Similar to CR10.

Programmed Value = Actual Value – 1

#### FP ALTERNATE VERTICAL SYNC END REGISTER (XR67)

Read/Write at I/O Address 3D7h Index 67h



This register is used in all flat panel modes.

#### 3-0 FP Alternate Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. Similar to CR11. If the vertical sync width desired is N lines, the programmed value is:


(contents of XR66 + N) ANDed with 0FH

#### 7-4 Reserved (R/W)



### VERTICAL PANEL SIZE REGISTER (XR68)

Read/Write at I/O Address 3B7h/3D7h Index 68h



This register is used in all flat panel modes.

#### 7-0 Vertical Panel Size

The contents of this register define the number of scan lines per frame.


Programmed Value = Actual Value - 1

Panel size bits 8-9 are defined in overflow register XR65.

**Note:** Programming lower drive for 3.3V – operation results in lower than rated output drive. Programming higher output drive for 5V operation results in higher than rated output drive.

# PROGRAMMABLEOUTPUTDRIVEREGISTER (XR6C)

Read/Write at I/O Address 3B7h/3D7h Index 6Ch



This register is used to control the output drive of the bus, video, and memory interface pins.

- 0 Reserved (R/W)
- 1 **CFG8/LV#-Internal Logic Vcc Selection** This bit determines pad input threshold. On the trailing edge of reset, this bit will latch the state of AA8 pin (CFG8).
  - 0 Vcc for internal logic (IVCC) is 3.3V
  - 1 VCC for internal logic (IVCC) is 5V (Default)
- 2 Flat Panel Interface Output Drive Select
  - 0 Lower drive (Default) (Use for DVCC=5V)
  - 1 Higher drive (Use for DVCC=3.3V)

#### **3** Bus Interface Output Drive Select

- 0 Higher drive (Default) (Use for BVCC=3.3V)
- 1 Lower drive (Use for BVCC=5V)
- 4 MemoryInterfaceA&BOutputDriveSelect

This bit affects memory interface groups A & B control pins: RASB#, CASBH#, CASBL#, WEB#, OEB#, MAD[15:0] and MBD[15:0]

- 0 Lower drive (Default) (Use for MVCCA/B=5V)
- 1 Higher drive (Use for MVCCA/B=3.3V)

Memory Interface C Output Drive Select This bit affects memory interface group C control pins: RASC#, CASCH#, CASCL#, WEC#, OEC#, and MCD15:0.

- 0 Lower drive (Default) (Use for MVCCC=5V)
- 1 Higher drive (Use for MVCCC=3.3V)
- 7-6 Reserved (R/W)


5





# POLYNOMIAL FRC CONTROL REGISTER (XR6E)

Read/Write at I/O Address 3D7h Index 6Eh



This register is effective in flat panel mode when polynomial FRC is enabled (see XR50 bits 0-1). It is used to control the FRC polynomial counters. The values in the counters determine the offset in rows and columns of the FRC count. These values are usually determined by trial and error.


- 3-0 Polynomial 'N' value
- 7-4 Polynomial 'M' value

This register defaults to '10111101' on reset.



#### FRAMEBUFFERCONTROLREGISTER(XR6F)

Read/Write at I/O Address 3D7h Index 6Fh



This register is effective in flat panel mode only.

#### 0 Frame Buffer Enable

This bit is used to enable frame buffer operation (external or embedded). Frame buffering is required for DD panel operation. For SS panel operation (LCD, Plasma or EL), frame buffering is not required so this bit should be set to 0.

- 0 Disable frame buffer (default)
- 1 Enable frame buffer

Since the 65540 and 65545 have the ability to embed frame buffer data in display memory, enabling frame buffering does not mean that an external DRAM frame buffer chip is required (see bit-7 of this register to set the frame buffer method).

#### **1** Frame Accelerator Enable

Frame acceleration may be used for panels with vertical refresh rate specifications above 110 Hz to reduce the dot clock rate. For panels with vertical refresh rate specifications below 110 Hz, Frame Acceleration will violate panel specifications and should not be used.

This bit should be programmed to 0 when the Frame Buffer is disabled (bit-0 of this register set to 0) or for non-DD panels. If this bit is set to 1, bit-0 of this register must be set to 1 and a DD panel must be used (XR51[1-0], Panel Type, must be set to 11).

- 0 Disable frame accelerator (default)
- 1 Enableframeaccelerator

#### 2 Asymmetric Address for DRAM C

- 0 64Kx16 DRAM (8-bit RAS and CAS address)
- 1 Symmetric or Asymmetric 256Kx16 DRAM (9-bit RAS and CAS address or 10 bit RAS and 8 bit CAS addresses)

This bit is effective only if bit 7=1. Either Symmetric or Asymmetric DRAMs may be used.

#### 5-3 Frame Buffer Refresh Count

These bits are effective only if bit 7=1.

#### 6 Frame Buffer Lines/Page

- 0 1 line per DRAM page
- 1 2 lines per DRAM page

This bit is effective only if bit 7=1.

Note: 65540 only, should be programmed with 0 in the 65545.

#### 7 Frame Buffer Method


- 0 <u>Embedded</u> Frame Buffer. Frame buffer data is stored in display memory (DRAM A or DRAMs A & B depending on the setting of XR04 bits 0-1)
- 1 <u>External</u> Frame Buffer. DRAM "C" is used exclusively for frame buffer data.

Note: This bit can be set to 1 only when XR04[1-0] (Memory Configuration) is set to either 00 (Display Memory in DRAMs A & B) or 01 (Display Memory in DRAM A).



#### SETUP/DISABLECONTROLREGISTER(XR70)

Read/Write at I/O Address 3D7h Index 70h



#### 6-0 Reserved (0)

#### 7 3C3/46E8 Register Disable

- 0 In local bus configuration, port 3C3h works as defined to provide control of VGA disable. In ISA bus configuration, port 46E8h works as defined to provide control of VGA disable and setup mode.
- 1 In local bus configuration, writes to I/O port 3C3 have no effect. In ISA bus configuration, writes to I/O port 46E8h have no effect (the VGA remains enabled and will not go into setup mode).

Note: Writes to register 46E8 are only effective in ISA bus configurations (46E8 is ignored in local bus configurations independent of the state of this bit). Writes to 3C3 are only effective in local bus configurations (3C3 is ignored in ISA bus configurations independent of the state of this bit). In PCI bus configuration (65545), this register has no effect; the chip comes up disabled except for the PCI configuration registers and the PCI configuration registers control VGA access.


<u>Reads</u> from ports 3C3 and 46E8h have <u>no effect</u> independent of the programming of this register (both 3C3 and 46E8h are <u>write-only</u> registers).

This register is cleared by reset.



#### EXTERNAL DEVICE I/O REGISTER(XR72)

Read/Write at I/O Address 3D7h Index 72h



#### 0 Reserved (R/W)

#### 1 ENAVEE Pin Control

- 0 Pin 61 is used as Enable VEE (ENAVEE) output (default on reset)
- 1 Pin 61 is used as Enable Backlight (ENABKL) output

#### 2 GPIO0 (ACTI) Data

This bit always reads back the state of the ACTI pin (pin 53). When ACTI is configured as general purpose output (XR72[4-3]=11) this bit determines the data output on ACTI pin.

#### 4-3 GPIO0 (ACTI) Pin Control

This bit is effective only when XR01[4]=1, XR50[7]=0, and XR05[7-6] 11.

- 00 Pin 53 is ACTI output (default on reset). ACTI goes high during valid VGA memory or I/O read or write operations that are recognized by the chip.
- 01 Reserved
- 10 Pin 53 is general purpose <u>input</u> 0 (GPIO0)
- 11 Pin 53 is general purpose <u>output</u> 0 (GPIO0)

#### 5 GPIO1 (ENABKL) Data

This bit always reads back the status of the ENABKL pin (pin 54). When ENABKL is configured as general purpose output (XR72[7-6]=11), this bit determines the data output on the ENABKL pin.

#### 7-6 GPIO1 (ENABKL) Pin Control

This bit is effective only when XR01[4]=1, XR50[7]=0, and XR05[7-6] 11.


- 00 Pin 54 is used to output ENABKL (enable backlight) (default on reset)
- 01 Reserved
- 10 Pin 54 is general purpose <u>input</u> 1 (GPIO1)
- 11 Pin 54 is general purpose <u>output</u> 1 (GPIO1)

See also XR5C "Activity Timer Control Register". The activity timer may be used to activate ENABKL or to evoke Panel Off mode after a specified time interval.



## DPMS CONTROL REGISTER (XR73)

Read/Write at I/O Address 3D7h Index 73h



This register is provided to allow the controller to independently shut down either or both of the HSYNC and VSYNC outputs. This capability allows the controller to signal a CRT monitor to enter power-saving states per the VESA DPMS (Display Power Management Signaling) Standard. The DPMS states are:

H	V	Power Management State
Active	Active	NormalOperation
		Standby (Quick Recovery) Opt
Active	Inactive	Suspend (Max Power Savings)
Inactive	Inactive	Off (Autorecovery is optional)

#### 0 HSYNC Data

If bit-1 of this register is programmed to 1, the state of this bit (XR73[0]) will be output on HSYNC (pin 65).

#### 1 HSYNC Control

Determines whether bit-0 of this register or internal CRTC horizontal sync information is output on HSYNC (pin 65).

- 0 CRTC HSYNC is output (Default)
- 1 XR73[0] is output

#### 2 VSYNC Data

If bit-3 of this register is programmed to 1, the state of this bit (XR73[2]) will be output on VSYNC (pin 64).

#### **3 VSYNC Control**


Determines whether bit-2 of this register or internal CRTC vertical sync information is output on VSYNC (pin 64).

- 0 CRTC VSYNC is output (Default)
- 1 XR73[2] is output

#### 7-4 Reserved (0)

### DIAGNOSTIC REGISTER (XR7D) (65545 Only)

Read/Only at I/O Address 3D7h Index 72h



### **6-0** Reserved (0)


### 7 BitBLT Clock Control (65545 Only)

- 0 BitBLT logic receives a continuous running memory clock
- 1 The clock to the BitBLT logic is shut off



#### CGA/HERCCOLORSELECTREGISTER(XR7E)

Read/Write at I/O Address 3D7h Index 7Eh




This I/O address is mapped to the same register as I/O address 3D9h. This alternate mapping effectively provides a color select register for Hercules mode. Writes to this register will change the copy at 3D9h. The copy at 3D9h is visible only in CGA emulation or when the extension registers are enabled. The copy at XR7E is visible when the extension registers are enabled.

#### 5-0 See Register 3D9

**7-6** Reserved (0)

### DIAGNOSTIC REGISTER (XR7F)

Read/Write at I/O Address 3D7h Index 7Fh



#### 0 3-State Control Bit 0

- 0 Normal outputs (default on reset)
- 1 3-state system bus and display output pins: HSYNC, VSYNC, FLM, LP, M, SHFCLK, P0-15, LDEV#, and LRDY#.

### 1 **3-State Control Bit 1**

- 0 Normal outputs (default on reset)
- 1 3-state memory output pins: RASA#, RASB#, RASC#, CASAL#, CASAH#, CASBL#, CASBH#, CASCL#, CASCH#, WEA#, WEB#, WEC#, OEAB#, OEC#, AA0-9, and CA0-9.

#### 5-2 Test Function

These bits are used for internal testing of the chip when bit-6 = 1.

#### 6 Test Function Enable

This bit enables bits 5-2 for internal testing.

- 0 Disable test function bits (default)
- 1 Enable test function bits

#### 7 Special Test Function

This bit is used for internal testing and should be set to 0 (default to 0 on reset) for normal operation.





## **32-Bit Registers** (65545 Only)

Register	Register	Extension			I/O		State	After		
Mnemoni	Group	RegisterName	Access	Туре	Address		Re	eset		Page
DR00	BitBLT	BitBLTOffset	16/32-bit	R/W	83D0-3	x x x x	x	x x x x	x	156
DR01	BitBLT	BitBLT Pattern ROP	16/32-bit	R/W	87D0-3		x x x x x	x	x	156
DR02	BitBLT	BitBLT BG Color	16/32-bit	R/W	8BD0-3	x	x	x	x	157
DR03	BitBLT	BitBLT FG Color	16/32-bit	R/W	8FD0-3	x x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	x x x x x x x x x	157
DR04	BitBLT	BitBLT Control	16/32-bit	R/W	93D0-3		0 x x x x	x	x	158
DR05	BitBLT	BitBLT Source	16/32-bit	R/W	97D0-3		x x x x x	x	x	159
DR06	BitBLT	<b>BitBLT</b> Destination	16/32-bit	R/W	9BD0-3		x x x x x	x	x	159
DR07	BitBLT	BitBLTCommand	16/32-bit	R/W	9FD0-3	0000	000000000	x x x x	x x x x x x x x x	160
DR08	Cursor	Cursor Control	16/32-bit	R/W	A3D0-3			••••0000	000 • • • 00	161
DR09	Cursor	Cursor Color 0-1	16/32-bit	R/W	A7D0-3	x	x	x	x	162
DR0A	Cursor	Cursor Color 2-3	16/32-bit	R/W	ABD0-3	x	x	x	x	162
DR0B	Cursor	Cursor Position	16/32-bit	R/W	AFD0-3	x x x x	x	x x x x	x	163
DR0C	Cursor	Cursor Base Address	16/32-bit	R/W	B3D0-3		x x x x	x x x x x x		164

Reset Codes:


x = Not changed by RESET (indeterminate on power-up) d = Set from the corresponding pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits r = Chip revision # (starting from 0000)

-= Not implemented (always reads 0)
•= Not implemented (read/write, reset to 0)
0/1 = Reset to 0 or 1 by falling edge of RESET



#### BitBLT OFFSET REGISTER (DR00)

Write at I/O Address 83D0–83D3h Read at I/O Address 83D0–83D3h Word or DoubleWord Accessible



#### 11–0 Source Offset

This value is added to the start address of the Source BitBLT to calculate the starting position for the next line.

#### 15-12 Reserved (0)


#### 27–16 Destination Offset

This value is added to the start address of the Destination BitBLT to calculate the starting position for the next line.

#### **31–28 Reserved** (0)

#### BitBLT PATTERN ROP REGISTER (DR01)

Write at I/O Address 87D0–87D3h Read at I/O Address 87D0–87D3h Word or DoubleWord Accessible



#### 20–0 Pattern Pointer

Address of Pattern Size - aligned 8 Pixel x 8 line pattern. For an 8BPP pattern (occupying 8 bits / pixel \* 8 pixels / line \* 8 lines / pattern) the pattern must be aligned on a 64 byte (16 DWord) boundary. For a 16BPP pattern (occupying 16bits / pixel \* 8 pixels / line \* 8 lines / pattern) the pattern must be aligned on a 128byte (32 DWord) boundary. For monochrome patterns (1 Bit / pixel \* 8 pixels / line \* 8 lines / pattern) the pattern must be aligned on an 8 byte (2 DWord) boundary. The lower bits of the Pattern Pointer are read/write, however the Drawing Engine forces them to zero for drawing operations.


#### 31-21 Reserved (0)

Warning: Do not read t his egister while a BitBLT is active.



# BitBLT BACKGROUND COLOR REGISTER (DR02)

Write at I/O Address 8BD0–8BD3h Read at I/O Address 8BD0–8BD3h Word or DoubleWord Accessible



#### 15-0 Background Color

This register contains the background color data used during opaque mono-color expansions.


All 16 bits must be written regardless of pixel depth. If the drawing engine is operating at 8BPP, then the same data should be duplicated in bits 31:24, 23:16, 15:8, and 7:0. For 16BPP the data is duplicated twice.

#### 31–16 Duplicate of 15-0

Warning: Only bits 15-0 are used. They are duplicated in bits 31-16 when this register is read back by the CPU.

#### **BitBLT FOREGROUND COLOR REGISTER (DR03)**

Write at I/O Address 8FD0–8FD3h Read at I/O Address 8FD0–8FD3h Word or DoubleWord Accessible



### 15-0 Foreground/Solid Color

This register contains the color data used during solid paint operations. It also is used as the foreground color during mono-color expansions.

All 16 bits must be written regardless of pixel depth. If the drawing engine is operating at 8BPP, then the same data should be duplicated in bits 31:24, 23:16, 15:8, and 7:0. For 16BPP the data is duplicated twice.


**31–16 Duplicate of 15-0** 

Warning: Only bits 15-0 are used. They are duplicated in bits 31-16 when this register is read back by the CPU.



#### **BitBLT CONTROL REGISTER (DR04)**

Write at I/O Address 93D0–93D3h Read at I/O Address 93D0-93D3h Word or DoubleWord Accessible



#### 7-0 ROP

Raster Operation as defined by Microsoft Windows. All logical operations of Source, Pattern, and Destination Data are supported.

#### INC\_Y 8

DeterminesBitBLTY-direction:

- Decrement (Bottom to Top) 0
- Increment (Top to Bottom) 1
- 9 INC\_X

DeterminesBitBLTX-direction:

- 0 Decrement (Right to Left)
- Increment (Left to Right) 1

#### 10 **Source Data**

Selects variable data or color register data:

- Source is FG Color Reg (DR03)
- Source data selected by DR04[14] 0

#### 11 **Source Depth**

Selects between monochrome and color source data. This allows BitBLTs to either transfer source data directly to the screen or perform a font expansion (INC\_X=1 only):

- Source is Color 0
- Source is Mono (Font expansion) 1

#### 12 **Pattern Depth**

Selects between monochrome and color pattern data. This allows the pattern register to operate either as a full pixel depth 8x8 pattern for use by the ROP, or as an 8x8 monochromepattern:

- Pattern is Color
- 1 Pattern is Monochrome

#### 13 Background

The 65540 / 545 supports both transparent and opaque backgrounds for monochrome patterns and font expansion:

- BG is Opaque (BG Color Reg DR02)
- BG is Transparent (Unchanged) 1

#### 15–14 BitBLT Source/Destination

The 65540 / 545 only supports its local display memory as the destination for BitBLT operations. The source may be either display memory or system memory (CPU):

- 15 **<u>BitBLT</u>** Source —> Dest 14
- Screen —> Screen (Dest) System —> Screen (Dest) 0 0 0 1
- 0 Reserved 1
- 1 1 Reserved

#### 18–16 Pattern Seed

Determines the starting row of the 8x8 pattern for the current BitBLT. A pattern is typically required to be destination aligned. The 65540 / 545 can determine the xalignment from the destination address however the y-alignment must be generated by the programmer. These three bits determine which row of the pattern is output on the first line of the BitBLT. Incrementing and decrementing are controlled by bit DR04[8].

#### 19 Solid Pattern

- 1 =Solid Pattern (Brush)
- 0 = BitmapPattern

#### 20 **BitBLT Status (Read Only)**


- BitBLT Engine Idle 0
- BitBLT Active do not write BitBLT 1 regs
- 23-21 Reserved (0)

#### 27–24 Buffer Status

- # of DWords that can be written to the chip: 0000 Buffer Full
  - 0001 1 Space available in the queue
  - 1111 15 Spaces available in the queue
- 31–25 Reserved (0)

### BitBLT SOURCE REGISTER (DR05)

Write at I/O Address 97D0–97D3h Read at I/O Address 97D0–97D3h Word or DoubleWord Accessible



#### 20–0 Source Address


Address of Byte aligned source block.

### **31–21 Reserved** (0)

Do not read this register while a BitBLT is active. Warning:

#### **BitBLT DESTINATION REGISTER (DR06)**

Write at I/O Address 9BD0–9BD3h Read at I/O Address 9BD0–9BD3h Word or DoubleWord Accessible



### 20–0 DestinationAddress

Address of Byte aligned destination block.


### **31–21 Reserved** (0)

Warning: Do not read this register while a BitBLT is active.



#### BitBLT COMMAND REGISTER (DR07)

Write at I/O Address 9FD0–9FD3h Read at I/O Address 9FD0–9FD3h Word or DoubleWord Accessible



#### 11–0 Bytes Per Line

Number of bytes to be transferred per line

#### 15-12 Reserved (0)

27-16 Lines Per Block

Height in lines of the block to be transferred


**31–28 Reserved (0)** 

Warning: Do not attempt to perform a CPU read/write to display memory while a BitBLT is active.



#### CURSOR/POP-UPCONTROLREGISTER(DR08)

Write at I/O Address A3D0–A3D3h Read at I/O Address A3D0–A3D3h Word or DoubleWord Accessible



#### 1-0 Cursor/Pop-Up Menu Enable

This bit enables the hardware cursor. The cursor will be enabled/disabled in the frame following the current active frame (synchronized to vertical blank).

- 00 BothDisabled
- 01 32x32 Cursor Enable
- 10 64x64 Cursor Enable
- 11 Pop-Up Menu Enable

#### 4–2 Reserved (R/W)

Must be programmed to 0.

#### 5 Upper Left Corner (ULC) Select

The cursor is set relative to either the Upper Left Corner (ULC) of the active display or of the overscan region. When set relative to the active display (BLANK#) the cursor will not be visible in the overscan area. When relative to Display Enable, the cursor may appear in the overscan region. All x,y positioning is relative to the selected ULC.

- 0 ULC is BLANK# (x=0, y=0 corresponds to the top left of the panel)
- 1 ULC is Display Enable (x=0, y=0 corresponds to the top left of the image)

7-6 Test

#### 8 Pop-Up Menu Width

- 0 One bpp. Menu width = 128 pixels. This also forces a height of 128 lines. CC0 and CC1 (DR09) determine menu colors.
- 1 Two bpp. Menu width = 64 pixels. CC0-3 (DR09 and DR0A) determine menu colors.

#### 9 X Zoom (Manual)

- 0 No pixel replication.
- 1 Replicate pixels in the horizontal direction. No pixel replication takes place in CRT interlace mode and for 32x32 cursor.

#### 10 Y Zoom (Manual)

- 0 No pixel replication.
- 1 Replicate pixels in the vertical direction. No pixel replication takes place in CRT mode and for 32x32 cursor.

#### 11 Auto Zoom

- 0 Auto zoom off
- 1 Replicate pixels in high resolution modes. No pixel replication takes place in CRT interlace mode and for 32x32 cursor.

#### 15–12 Reserved (R/W)


#### **31–16 Reserved (0)**

Refer to the Functional Description section of this document for additional information on programming of the Hardware Cursor feature.



#### CURSOR/POP-UPCOLOR0-1REGISTER(DR09)

Write at I/O Address A7D0–A7D3h Read at I/O Address A7D0–A7D3h Word or DoubleWord Accessible



Cursor Colors 0 and 1 are 16-bit high color values consisting of 5 bits of Red, 6 bits of Green, and 5 bits of Blue. Colors 0 and 1 may be accessed either as two 16-bit registers or as a single 32-bit register. A write to this register immediately affects the cursor color displayed.

#### 4–0 CC0-Blue

Cursor Color 0 Blue value

10-5 CC0-Green

Cursor Color 0 Green value

15-11 CC0-Red

Cursor Color 0 Red value

20-16 CC1-Blue

Cursor Color 1 Blue value

### 26–21 CC1-Green


Cursor Color 1 Green value

#### 31–27 CC1-Red

Cursor Color 1 Red value

#### CURSOR/POP-UPCOLOR2-3REGISTER(DR0A)

Write at I/O Address ABD0–ABD3h Read at I/O Address ABD0–ABD3h Word or DoubleWord Accessible



Cursor Colors 2 and 3 are 16-bit high color values consisting of 5 bits of Red, 6 bits of Green, and 5 bits of Blue. Colors 2 and 3 may be accessed either as two 16-bit registers or as a single 32-bit register. Colors 2 and 3 are only used when the Cursor is in Pop-Up Mode. A write to this register immediately affects the cursor color displayed.

4–0 CC2-Blue

Cursor Color 2 Blue value

10-5 CC2-Green

Cursor Color 2 Green value

15-11 CC2-Red

Cursor Color 2 Red value

20-16 CC3-Blue

Cursor Color 3 Blue value

26-21 CC3-Green

Cursor Color 3 Green value

31-27 CC3-Red


Cursor Color 3 Red value





#### CURSOR/POP-UPPOSITIONREGISTER(DR0B)

Write at I/O Address AFD0–AFD3h Read at I/O Address AFD0–AFD3h Word or DoubleWord Accessible



#### 10–0 X Offset

Cursor X-position. The cursor position is calculated as the signed offset (in pixels) between the Upper Left Corner (ULC) of the screen (as defined by BLANK#) and the Upper Left Corner of the cursor. X Offset is the magnitude portion of the signed offset of the cursor position in the horizontal axis. This magnitude in combination with the X SIGN bit (15) form the signed offset of the cursor in the X direction.

The X OFFSET and X SIGN may be written as a 16-bit quantity with bits 14-11 ignored.

The range for the ULC of the cursor is:

-2047 <= X-Position <= 2047

#### 14-11 Reserved (0)

#### 15 X Sign

Sign associated with the X OFFSET magnitude which together form the signed offset of the cursor in the X direction.

#### 26-16 Y Offset

Cursor Y-position. The cursor position is calculated as the signed offset (in pixels) between the Upper Left Corner (ULC) of the screen (as defined by BLANK#) and the Upper Left Corner of the cursor. Y Offset is the magnitude portion of the signed offset of the cursor position in the vertical axis. This magnitude in combination with the Y SIGN bit (31) form the signed offset of the cursor in the Y direction.

The Y OFFSET and Y SIGN may be written as a 16-bit quantity with bits 30-27 ignored.

The range for the ULC of the cursor is:

-2047 <= Y-Position <= 2047

#### **30–27 Reserved (0)**

#### 31 Y Sign


Sign associated with the Y OFFSET magnitude which together form the signed offset of the cursor in the Y direction.

In pop-up menu mode negative values are not supported.



#### CURSOR/POP-UP BASE ADDRESS (DR0C)

Write at I/O Address B3D0–B3D3h Read at I/O Address B3D0–B3D3h Word or DoubleWord Accessible



#### 9–0 Reserved (0)

#### 19–10 Base Address

Base address for cursor / pop-up data in display memory. Bit 10 (address lsb) should be programmed to 0 when the 128x128 pop-up menu is being displayed. Defines a byte address in display memory as seen by the CPU.

#### **31–20 Reserved** (0)

Refer to the Functional Description section of this document for additional information on programming of the Hardware Cursor feature.



# System Interface

#### **Functional Blocks**

The 65540 / 545 contains 5 major functional blocks including the standard VGA core (Sequencer, Attribute controller, Graphics Controller, and CRT Controller), a BitBLT engine (65545 only), Hardware Cursor (65545 only), Palette DAC, and Clock Synthesizer. There are also other subsystems such as the bus and memory interfaces which are transparent to both the user and software programmer. While in standard VGA modes only the VGA core, Palette DAC, and clock synthesizer are active.

#### **Bus Interface**

Two major buses are directly supported by the 65540 and 65545: Industry Standard Architecture (ISA), and VESA Local Bus (VL-Bus); the 65545 also supports the PCI Bus. Direct interfaces to popular 80486DX, 80486DX2, 80486SX, and 80386DX processors are supported by both chips. Connection to 16-bit PI bus and other 32-bit system buses such as EISA and Micro Channel (MC) are possible with external logic but are not inherently supported.

#### ISA Interface

The 65540 / 545 operates as a 16-bit slave device on the ISA bus. It maps its display memory into the standard VGA address range (0A0000-0BFFFh). The VGA BIOS ROM is decoded in the 32KByte space at 0C0000-0C7FFFh (an output is available on the ROMCS# pin for ROM chip selection). Address lines LA23:17 are required for decoding MEMCS16# hence these addresses are latched internally by ALE. The remaining addresses (SA16:0) are accepted from the system without internal latching. The 65540 / 545 supports 16-bit memory and I/O cycles. Whenever possible the 65540 / 545 executes zero wait state memory cycles by asserting ZWS#. It does not generate MEMCS16# or ZWS# on ROM accesses. Memory may be mapped as a single linear frame buffer anywhere in the 16 MByte ISA memory space on a 512K/1MByte boundary (depending on the amount of display memory installed - see XR0B[4]). The 16-bit bus extension signals MEMR# and MEMW# are used for memory control since mapping above the 1MByte boundary is permitted. For ISA compatibility the IRQ pin operates as an active high level-triggered interrupt.

#### VL-BusInterface

The 65540 / 545 operates as a 32-bit target on the VL-Bus. It has an optimized direct pin-to-pin connection for all VL-Bus signals to eliminate external components. Up to 28 bits of the 32-bit VL-Bus address may be decoded on-chip permitting location of the linear frame buffer anywhere in a 256MByte address space. Optionally, the upper 4 address bits may be decoded externally to support the full 32-bit, 4GB VL-Bus address space. Zero wait state read accesses are not permitted, however, the 65540 / 545 will terminate a read cycle in the second T2 if the data is available. Burst cycles are not supported.

#### Direct Processor Interface

The 65540 / 545 can interface directly to all 32-bit x86-architecture processors. Its full non-multiplexed 28-bit address makes it simple to connect to the CPU. On valid 65540 / 545 accesses it will generate LDEV# which is monitored by the system logic controller. This interface is essentially the same as the VL-Bus interface with the exception that both 1x and 2x CPU clocks are acceptable. When using a 2x clock the CPU Reset must be connected to the 65540 / 545 CRESET input for phase coherency. The 65540 / 545 does not support pipelined mode in its 386 processor interface.

#### PCI Interface

The 65545 also supports a full 32-bit PCI bus interface as defined by PCI Interface Specification Revision 2.0. All features required of a non-bus-master 'target' device are implemented on-chip with no external glue logic required. Read/Write cycles are supported for Memory, I/O, and Configuration address spaces. Burst accesses are not supported. Interrupt capability is provided for vertical interrupts.

Refer to the PCI Pin Descriptions and Configuration Registers sections for further information.



# **Display Memory Interface**

#### Memory Architecture

The 65540 / 545 supports both 512K and 1MB configurations for display memory plus an additional 512K for an optional external frame buffer. Frame buffering is required for support of simultaneous display on CRTs and DD panels, however, the 65540 / 545 has the ability to <u>embed</u> frame buffer data <u>in display memory</u>. Since this uses some of the available memory bandwidth, the 65540 / 545 also supports an additional DRAM for use as an <u>external</u> frame buffer for improved performance.

The 65540 / 545 implements a 32-bit wide data bus for display memory and 16-bit for the optional external frame buffer. The memory data buses are named 'A', 'B', and 'C' in groups of 16 bits. 'A' holds the lower 512K of display memory, 'B' normally holds the upper 512K of display memory in 1MB configurations and 'C' is normally used for the external frame buffer (if used). The chip may, however, be optionally programmed to put the upper half of display memory in DRAM 'C' instead (i.e., 'C' may be programmed to hold either display memory or external frame buffer data). When an external frame buffer is not required, 'C' may also be used as an input port for external video data (to implement overlay of live video over VGA output for example) and to provide additional panel interface data bits beyond the basic 16 (for TFT panels with 18-bit or 24-bit data interfaces since TFT panels are single panels and never require frame buffering).

There are separate groups of RAS, CAS, and WE pins for each of the three DRAMs (A, B, and C). There are only two OE pins and two address buses however, one for A and B and another for C. Configuration initialization data is latched from memory address pins AA0-8 (the address bus for DRAMs A and B) at the end of reset. These bits are readable in XR01[0-7] and XR6C[1] respectively.

The 65540 and 65545 support all VGA text and graphics modes (planar, packed pixel, odd/even chain modes, etc.) but the storage locations of the data (i.e., the locations and bit positions in the DRAMs) does not correspond to the original VGA which implemented 256KB of display memory as 4 physical 'planes' of 64KB (using two 64Kx4 DRAMs to implement each 'plane' with separate address buses for planes 0-1 and 2-3). In other words, no assumptions should be made regarding the correspondence of the data pins on the display

memory data bus of the 65540 / 545 to traditional VGA 'plane' concepts. For example, text data is still stored in 'plane' 0, attribute data in 'plane' 1, and font data in 'plane' 2, but due to the extensive use of page-mode cycles and the use of a single address bus for display memory data, where those planes are physically located in the DRAMs is much different.

In addition, the 65540 / 545 make extensive use of internal FIFOs to improve performance. As a result the read / write activity on the DRAM interface pins at any point in time corresponds only approximately to system bus and CRT / panel output activity at that time.

#### **Memory Chip Requirements**

The 65540 / 545 is designed to use 256K x 4 or 256K x 16 DRAMs. Fast-page-mode capability is required. Either 'CAS-Before-RAS' or 'Self-Refresh' DRAMs may be used. Both dual-CAS# (default) and dual-WE# types of 256Kx16 DRAMs are supported. DRAMs with 'symmetrical' address inputs (A0-8) are supported by default, but the chip can be configured to support 'asymmetrical' address (A0-9) DRAMs. The BIOS can test the DRAMs to detect the type of DRAM used and program the chip accordingly.

The 65540 / 545 can generate Page Mode Read, Page Mode Write, and Page Mode Read-Modify-Write cycles. CAS-before-RAS Refresh and Self-Refresh cycles are also supported. The memory interface is optimized for 40ns page mode cycles but is flexible and can be tuned for any speed DRAM.

The 65540 / 545 supports various DRAM speeds. The maximum frequency of the 65540 / 545 is 75 MHz. The recommended maximum memory clock frequency for various DRAM based on commonly available DRAM specifications is as follows:

DRAMSpeed	Memory Clock Frequency*
100 ns	50.000 MHz
80 ns	57.000 MHz
70 ns	65.000 MHz

\* DRAM AC timing parameters varies among different DRAM manufacturers therefore please check with DRAM specifications and 65540 / 545 memory timing.






# **Clock Synthesizer**

An integrated clock synthesizer supports all pixel clock (VCLK) and memory clock (MCLK) frequencies which may be required by the 65540 / 545. Each of the two clock synthesizer phase lock loops may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. The frequencies are generated by an 18-bit divisor word. This value contains divisor fields for the Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control blocks. The divisor word for both synthesizers is programmable via Clock Control Registers XR30-32.

#### **MCLK Operation**

Normal operational frequencies for MCLK are between 50MHz and 68MHz. Refer to the Electrical

Specifications for maximum frequencies at 3.3V and 5V (the maximum frequency at 3.3V will be slightly lower). Normal MCLK operational frequencies are defined by the display memory sequencer parameters described in the Memory Timing section. The frequency selected is also dependent upon the AC characteristics of the display memories connected to the 65540 / 545. A typical match is between industry standard 70ns access memories and a 65MHz MCLK. The MCLK output defaults to 60MHz on reset and is fully programmable. This initial value is conservative enough not to violate slow DRAM parameters but not so slow as to cause a system timeout on CPU accesses. The MCLK frequency must always equal or exceed the host clock (CCLK) frequency.





#### **VCLK** Operation

The VCLK output typically ranges between 19MHz and 65MHz. VCLK has a table of three frequencies from which to select a frequency. This is required for VGA compatibility. CLK0 and CLK1 are fixed at the VGA compatible frequencies of 25.175MHz and 28.322MHz respectively. These values can not be changed unlike CLK2 which is fully programmable. The active frequency is chosen by clock select bits MSR[3:2].

#### Programming the Clock Synthesizer

The desired output frequency is defined by an 18-bit value programmed in XR30-32. The 65540 / 545 has two programmable clock synthesizers; one for memory (MCLK) and one for video (VCLK). They are both programmed by writing the divisor values to XR30-32. The clock to be programmed is selected by the Clock Register Program Pointer XR33[5]. The output frequency of each of the clock synthesizers is based on the reference frequency (FREF) and the 4 programmed fields:

Field	# Bits
Prescale N (PSN) Mcounter(M') N counter (N')	XR30[0] (÷1 or ÷4) XR31[6:0] (M' = M - 2) XR32[6:0] (N' = N - 2)
Post Divisor (P)	$\begin{array}{c} \text{XR30[3:1]} \ (\div 2^{\text{P}}; 0 \ \text{P} \ 5) \end{array}$
	Fref * 4 * M

$$Fout = \frac{PREF + 4 + 1VI}{PSN * N * 2^{P}}$$

The frequency of the Voltage Controlled Oscillator (Fvco) is determined by these fields as follows:

$$Fvco = \frac{F_{REF} * 4 * M}{PSN * N}$$


where FREF = Reference frequency (between 4 MHz - 20 MHz; typically 14.31818 MHz)

**Note:** If a reference frequency other than 14.31818 MHz is used, then the frequencies loaded on RESET will not be correct.

Р	<b>Post Divisor</b>
000	1
001	2
010	4
011	8
100	16
101	32

#### **Programming Constraints**

There are five primary programming constraints the programmer must be aware of:



The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability,

and factors affecting the loop equation.

The value of Fvco must remain between 48 MHz and 220 MHz inclusive. Therefore, for output frequencies below 48 MHz, Fvco must be brought into range by using the post-VCO Divisor.

To avoid crosstalk between the VCO's, the VCO frequencies should not be within 0.5% of each other nor should their harmonics be within 0.5% of the other's fundamental frequency.

The 65540 / 545 clock synthesizers will seek the new frequency as soon as it is loaded following a write to XR32. Any change in the post-divisor will take affect immediately. There is a possibility that the output may glitch during this transition of post divide values. Because of this, the programmer may wish to hold the post-divisor value constant across a range of frequencies (eg. changing MCLK from the reset value of 50MHz to 72MHz). There is also the consideration of changing from a low frequency VCO value with a post-divide  $\div 1$  (eg. 50MHz) to a high frequency ÷4 (eg. 220MHz). Although the beginning and ending frequencies are close together, the intermediate frequencies may cause the 65540 / 545 to fail in some environments. In this example there will be a short-lived time frame during which the output frequency will be in the neighborhood of 12.5MHz. The bus interface may not function correctly if the MCLK frequency falls below a certain value. Register and memory accesses which are synchronized to MCLK may be so slow as to violate bus timing and cause a watchdog timer error. Programmers should time-out the system (CPU) for approximately 10ms after writing XR32 before accessing the VGA again. This will ensure that accesses do not occur to the VGA while the clocks are in an indeterminate state.

Note: On reset the MCLK is initialized to a 60MHz output with a post divisor = 2 (Fvco = 120MHz).



#### **Programming Example**

The following is an example of the calculations which are performed:

Derive the proper programming word for a 25.175 MHz output frequency using a 14.31818 MHz referencefrequency:

Since 25.175 MHz < 48 MHz, double it to 50.350 MHz to get Fvco in its valid range. Set the post divide field (P) to 001.

Prescaling PSN = 4

The result:

 $Fvco = 50.350 = (14.31818 \times 4 \times M/4 \times N)$ 

$$M/N = 3.51655$$

Several choices for M and N are available:

Μ	Ν	Fvco	Error
109	31	50.344	-0.00300
102	29	50.360	+0.00500

Choose (M, N) = (109,31) for best accuracy.

Prescaling PSN = 1

The result:

Fvco = 50.350 = (14.31818 x 4 x M/1 x N)

M/N = 0.879127

Μ	Ν	Fvco	Error
80	91	50.349	-0.00050

 $FREF/(PSN \times N) = 157.3 KHz$ 

Therefore M/N = 80/91 with PSN = 1 is even better than with PSN = 4.

Designator

C2,C5


R1,R2

XR30 = 0000010b (02h)XR31 = 80 - 2 = 78 (4Eh) XR32 = 91 - 2 = 89 (59h)


#### **PCB Layout Considerations**

Clock synthesizers, like most analog components, must be isolated from the digital noise which exists on a PCB power plane. Care must be taken not to route any high frequency digital signals in close proximity to the analog sections. Inside the 65540/545, the clocks are physically located in the lower left corner of the chip surrounded by low frequency input and output pins. This helps minimize both internally and externally coupled noise.

The memory clock and video clock power pins on the 65540/545 each require similar RC filtering to isolate the synthesizers from the VCC plane and from each other. The filter circuit for each CVCCn / CGNDn pair is shown below:



The suggested method for layout assumes a multilayer board including VCC and GND planes. All ground connections should be made as close to the pin / component as possible. The CVCC trace should route from the 65540/545 throughthepads of the filter components. The trace should NOT be connected to the filter components by a stub. All components (particularly the initial 0.1µF capacitor) should be placed as close as possible to the 65540/545.



Always pass the Vcc trace through the decoupling cap pad. Do not leave a stub as shown here.




# VGA Color Palette DAC

The 65540 / 545 integrates a VGA compatible triple 6-bit lookup table (LUT) and high speed 6/8-bit DACs. Additionally the internal color palette DAC supports true-color bypass modes displaying color depths up to 24bpp (8-8-8). The palette DAC can switch between true-color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true-color bitmap which may overlay both video and graphics on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is accomplished by holding RDY in the ISA configuration and by delaying LRDY# for VL-Bus and direct processor interfaces.

For compatibility with the VL-Bus Specification the 65540 / 545 may be disabled from responding to palette writes (although it will perform them) so that an adapter card on a slow (ISA) bus which is shadowing the palette LUT may see the access. The 65540 / 545 always responds to palette read accesses so it is still possible for the shadowing adapter to become out of phase with the internal modulo-3 RGB pointer. It is presumed that this will not be a problem with well-behaved software.

Extended display modes may be selected in the Palette Control Register (XR06). Two 16bpp formats are supported: 5-5-5 Targa format and 5-6-5 XGA format.






# BitBLT Engine (65545 only)

### **Bit Block Transfer**

The 65545 integrates a Bit Block Transfer (BitBLT) Engine which is optimized for operation in a Microsoft Windows environment. The BitBLT engine supports system-to-screen and screen-toscreen memory data transfers. It handles monochrome to color data expansion using either system or screen data sources. Color depths of 8 and 16bpp are supported in the expansion logic. Integrated with the screen and system BitBLT data streams is a 3-operand raster-op (ROP) block. This ROP block includes an independent 8x8 pixel (mono or color) pattern. Color depths of 8 and 16bpp are supported by the pattern array. All possible logical combinations of Source (system or screen data), Destination (screen data), and Pattern data are available.

The BitBLT and ROP subsystems have been architected for compatibility with the standard Microsoft Windows BitBLT parameter block. The source and destination screen widths are independently programmable. This permits expansion of a compressed offscreen bitmap transparent to the software driver. The BitBLT Control Register (DR04) uses the same raster-op format as the Microsoft Windows ROP so no translation is required. All 256 Windows defined ROPs are available.

All possible overlaps of source and destination data are handled by controlling the direction of the BitBLT in the x and y directions. As shown below there are eight possible directions for a screen-toscreen BitBLT (no change in position is a subset of all eight). Software must determine the overlap, if any, and set the INC\_X and INC\_Y bits accordingly. This is only critical if the source and destination actually overlap. For most BitBLTs this will not be the case. In BitBLTs where INC\_X is a 'don't care' it should be set to 1 (proceed from left to right). This will increase the performance in some cases.





#### Sample Screen-to-Screen Transfer

Below is an example of how a screen-to-screen BitBLT operation is traditionally performed. The source and destination blocks both appear on the visible region of the screen and have the same dimensions. The BitBLT is to be a straight source copy with no raster operation. The memory address space is 2MBytes and display resolution is 1024 x 768. The size of the block to be transferred is 276 horizontal x 82 vertical pixels (114h x 52h). The coordinates of the upper left corner (ULC) of the source block is 25h,30h. The ULC coordinates of the destination block are 157h,153h. Because the source and destination blocks do not overlap, the INC\_X and INC\_Y BitBLT direction bits are not We will assume that  $INC_X = 1$ , important.  $INC_Y = 0$ , and the BitBLT will proceed one scan line at a time from the lower left corner of the source moving to the right and then from the bottom to the top.


The source and destination offsets are both the same as the screen width (400h):

The Pattern ROP Register does not need to be programmed since there is no pattern involved. Neither the Foreground Color nor Background Color Register has to be programmed since this does not involve a color expansion or rectangle solid color paint. The BitBLT Control Register contains the most individual fields to be set:

ROP = Source Copy = 0CCh INC\_Y = 0 (Bottom to Top) INC\_X = 1 (Left to Right) Source Data = Variable Data = 0 Source Depth = Source is Color = 0 Pattern Depth = Don't Care = 0 Background = Don't Care = 0 BitBLT = Screen-to-Screen = 00 Pattern Seed = Don't Care = 000

BitBLT Control Register (DR04) = 002CCh

Since the BitBLT will be starting in the lower left corner (LLC) of the source rectangle, the start address for the source data is calculated as:



BitBLT Offset Register (DR00) = 04000400h



(81h \* 400h) + 25h = 020425h BitBLT Source Register (DR05) = 020425h

Similarly, the LLC of the destination register calculated as:

(1A4h \* 400H) + 157h = 069157h

BitBLT Destination Register (DR06) = 069157h

To begin any BitBLT the Command Register must be written. This register contains key information about the size of the current BitBLT which must be written for all BitBLT operations:

Lines per Block = 52h Bytes per line = 114h (Current example 8bpp)

Command Register (DR07) = 00520114h


After the Command Register (XR07) is written the BitBLT engine performs the requested operation. The status of the BitBLT operation may be read in DR04[20] (read only bit). This is necessary to determine when the BitBLT is finished so that another BitBLT may be issued. No reads or writes of the display memory by the CPU are permitted while the BitBLT engine is active.

In the present example the BitBLT source and destination blocks have the same width as the display. As can be seen below each scan line is transferred from source to destination. Alignment is handled by the BitBLT engine without assistance from software.

#### **Compressed Screen-to-Screen Transfer**

Next we consider an example of how a screen-toscreen BitBLT operation is performed when the source and destination blocks have different widths (pitch). This type of BitBLT is commonly used to store bitmaps efficiently in offscreen memory or when recovering a saved bitmap from offscreen memory.

The 65545 display memory consists of a single linear frame buffer. The number of bytes per scan line and lines displayed changes with resolution and pixel depth. For simplification, the concepts of pixels,





lines, and columns are foreign to the BitBLT engine. Instead, the 65545 operates on groups of bytes (rows) which are separated by the width of the screen. The 65545 permits separation between the row lengths to be different for source and destination bitmaps. For efficient use of offscreen memory we may assume that the "width" of the screen is the same as the width of the data.


Below is an example of how a screen-to-screen BitBLT operation is performed with the destination data efficiently compressed into the offscreen area. The reverse operation is also valid to recreate the original block on the visible screen. Once again the BitBLT is to be a straight source copy with the source block in the same location as the previous example. The destination block is to be located beginning at the first byte of off-screen memory. Because the source and destination blocks do not overlap the INC\_X and INC\_Y BitBLT direction bits are not important. We will assume that INC\_X = 1, INC\_Y = 1 and the BitBLT will proceed one scan line at a time from the upper left corner of the source moving to the right and then from the top to the bottom.

The source offset is the same as the screen width (400h) and the destination offset is the same as the source block width (114h):

BitBLT Offset Register (DR00) = 01140400h

The Pattern ROP Register does not need to be programmed since there is no pattern involved. Neither the Foreground Color nor Background Color Register has to be programmed since there is no color expansion. The BitBLT Control Register contains the following bit fields:

ROP = Source Copy = 0CCh INC\_Y = 1 (Top to Bottom) INC\_X = 1 (Left to Right) Source Data = Variable Data = 0 Source Depth = Source is Color = 0 Pattern Depth = Don't Care = 0 Background = Don't Care = 0 BitBLT = Screen --> Screen = 00





Pattern Seed = Don't Care = 000

BitBLT Control Register (DR04) = 003CCh

Since the BitBLT will be beginning in the ULC of the source rectangle, the start address for the source data is calculated as:

(30h \* 400h) + 25h = 0C025h BitBLT Source Register (DR05) = 0C025h

Similarly, the ULC of the destination register calculated as (Number of scan lines \* Bytes per scan line):

300h \* 400h = 0C0000h

BitBLT Destination Register (DR06) = 0C0000h

As in the previous example the Command Register must be written to begin the BitBLT. This register contains the size of the current BitBLT which must be written for all BitBLT operations:

Lines per Block = 52h Bytes per line = 114h (Current example 8bpp)

Command Register (DR07) = 00520114h

#### System-to-Screen BitBLTs

When performing a system-to-screen BitBLT the source rotation information is passed in the BitBLT Source Address and Source Offset registers. The 2 LSbits of the Source Address register indicate the alignment. For example if the system data resides at system address 0413456h then the processor pointer should be set to 0413454h (doubleword aligned) and the Source address register is written with xxxx2h. When the end of the scan line is reached (the number of bytes programmed in the Command Register have been written) any remaining bytes in the last doubleword written to the 65545 are discarded. The 2 LSbits of the Source Offset Register are then added to the 2 LSbits of the Source Address Register to determine the starting byte alignment for the first doubleword of the next scanline. This process is continued until all scanlines are completed. The most common case will be a doubleword aligned bitmap in system memory in which case the 2 Lbits of the Source Address Register are zero. It is also common for bitmaps to be stored with each scanline doubleword aligned (Source Offset Register = xxxx0h). Once the Command Register is written and the BitBLT operation has begun the 65545 will wait for data to be sent to its memory address space. Any write to a valid 65545 memory address, either in the VGA space or linear address space if enabled,

will be recognized as BitBLT source data and will be routed to the correct address by the BitBLT engine. This enables the programmer to set up a destination pointer into the video address window (doubleword aligned) and simply perform a REP MOVSD. Any unused data in the last word/doubleword write will be discarded by the BitBLT Engine.

For system-to-screen monochrome (font) expansions the data is handled on a scanline by scanline basis. As with the system-to-screen BitBLT with ROP, this type of transfer uses the 2 LSbits of the source address register to determine the beginning byte index into the first doubleword. On subsequent scanlines the source offset register is added to the current scanline byte index to determine the indexing for the start of the next scan line. Monochrome data is taken from bit 7 through bit 0, byte 0 through 3 and expanded left to right in video memory (NOTE: monochrome source only supports left to right operation). At the end of the first scanline any remaining data in the active doubleword is flushed and the byte pointer for the starting byte in the next doubleword (for the next scanline) is calculated by adding 2 LSbits of the source offset to the starting byte position in the previous scanline. Monochrome expansion then continues bit 7 through 0 incrementing byte (after byte 3 bit 0 a new doubleword begins at byte 0: bit 7) until the scanline is complete. Note that the number of bytes programmed into the Command register references the number of expanded bytes written; not the number of bytes to be expanded.





# Hardware Cursor (65545 only)

The 65545 supports four types of cursors:

32 x 32	x 2bpp	(and/xor)
64 x 64	x 2bpp	(and/xor)
64 x 64	x 2bpp	(4-color)
128 x 128	x 1bpp	(2-color)

The first two hardware cursor types indicated as 'and/xor' above follow the MS Windows<sup>TM</sup> AND/XOR cursor data plane structure which provides for two colors plus 'transparent' (background color) and 'inverted' (background color inverted). The last two types in the list above are also referred to as 'Pop-Ups' because they are typically used to implement pop-up menu capabilities. Hardware cursor / pop-up data is stored in display memory, allowing multiple cursor values to be stored and selected rapidly. The two or four colors specified by the values in the hardware cursor data arrays are stored in on-chip registers as high-color (5-6-5) values independent of the on-chip color lookup tables (i.e., Attribute Controller and VGA Color Palette).

The hardware cursor can overlay either graphics or video data on a pixel by pixel basis. It may be positioned anywhere within screen resolutions up to 2048x2048 pixels. 64x64 'and/xor' cursors may also be optionally doubled in size to 128 pixels either horizontally and/or vertically by pixel replication.

Hardware cursor screen position, type, color, and base address of the cursor data array in display memory may be controlled via the 32-bit 'DR' extension registers.

#### Hardware Cursor Programming

Once the 32-bit extension registers are enabled (XR03[1]=1), the cursor registers (DR08-DR0C) may be accessed. DR08 controls the cursor type and X/Y zoom (H/V pixel replication). It also enables the hardware cursor to appear on the screen. DR09 and DR0A specify up to four 16-bit RGB (5-6-5) cursor color values. DR0B specifies the cursor position on screen in X-Y coordinates (number of pixels from the left and top edges of the addressable portion of the display).  $\hat{D}RO\bar{C}$  specifies the address in display memory where the cursor data array is stored. A 10bit base address may be specified allowing cursor data patterns to be stored in any of 1024 different locations in the maximum 1MB of display memory. Each cursor storage area takes up 1024 bytes of display memory which is exactly large enough to hold a 64x64x2 cursor pattern.

Cursor Data Array Format and Layout

Cursor data is stored in display memory as shown:

	<u>32x32 2bpp Cursor</u>				
Offset 000h 004h 008h 00Ch  0FCh	Line 0 1 1  31	$ \frac{Plane \ 0}{A7-0} \\ A23-16 \\ A7-0 \\ A23-16 \\ \\ A23-16 $	<u>Plane 1</u> X7-0 X23-16 X7-0 X23-16  X23-16	Plane 2 A15-8 A31-24 A15-8 A31-24  A31-24	Plane 3 X15-8 X31-24 X15-8 X31-24  X31-24
oren	51			-	-
		<u>64x6</u>	4 2bpp Cur	sor / Pop-	Up
Offset 000h 004h 008h 00Ch 010h 014h	Line 0 0 0 1 1	e <u>Plane 0</u> A7-0 A23-16 A39-32 A55-48 A7-0 A23-16	Plane 1 X7-0 X23-16 X39-32 X55-48 X7-0 X23-16	Plane 2 A15-8 A31-24 A47-40 A63-56 A15-8 A31-24	Plane 3 X15-8 X31-24 X47-40 X63-56 X15-8 X31-24
3FCh	63	A55-48	X55-48	 A63-56	X63-56
		<u>128x</u>	128 1bpp P	op-Up	
Offset 000h 004h 008h 00Ch 010h 014h	Line 0 0 0 1 1	e <u>Plane 0</u> P7-0 P39-32 P71-64 P103-96 P7-0 P39-32	Plane 1 P15-8 P47-40 P79-72 P111-104 P15-8 P47-40	Plane 2 P23-16 P55-48 P87-80 P119-112 P23-16 P55-48	Plane 3 P31-24 P63-56 P95-88 P127-120 P31-24 P63-56

<sup>...</sup>7FCh 127 P103-96 P111-104 P119-112 P127-120

A7/X7 is the left-most pixel of the cursor pattern displayed on the screen for all cursor types. Note that 32x32 cursors take up 256 bytes each (the upper 3/4 of the 1KB space allocated for each cursor storage location in display memory is unused). 128x128 cursors (pop-ups) take up 2KB each, so require A10 of the base address to be set to 0.

Cursor data array elements map as follows:

Ann	Xnn	And/Xor Type	4-Color Type
0	0	Color 0	Color 0
0	1	Color 1	Color 1
1	0	Transparent	Color 2
1	1	Inverted	Color 3

where colors 0 and 1 are defined by DR09 and colors 2 and 3 are defined by DR0A. Each pixel in 2-color (1bpp) cursors (pop-ups) may be either color 0 or color 1.



#### Display Memory Base Address Formation

The address bits in the cursor base address register DR0C are aligned so they are in the proper position corresponding to the CPU address required to write to display memory. However, there are two methods of addressing display memory, VGA-style and 'Linear Frame Buffer' style, so the actual CPU address for loading a cursor data array must be constructed differently depending on the addressing method used. If VGA addressing is used, the lower 16-bits of DR0C may be used as an offset into the 64KB VGA address space (starting at either 0A0000h or 0B0000h depending on whether the VGA is set for text mode or graphics mode). DR0C bits 16-19 would then be used to control the VGA's paging mechanism to set the 64KB CPU aperture into display memory to the correct location for storing the cursor pattern (see XR0B, XR10, and XR11). If 'linear frame buffer' addressing is used, the entire 1MB of display memory can be accessed directly and the base value in DROC may be used directly as a 24-bit offset into a programmable 1MB space in system memory (specified in the Linear Addressing Base register XR08).

#### VGA Controller Programming

In order to copy the cursor data pattern to the controller, the VGA controller must be properly programmed for 32-bit direct access to all 4 planes. Proper programming for the controller consists of putting the controller in either 'text' or 'graphics' mode and then setting the following registers as indicated:

SR04 =0Eh	Sequencer Memory Mode
SR02 =0Fh	Sequencer Plane Mask
GR05 =00h	Graphics Controller Mode
GR06 = 04h (text mode)	Graphics Controller Misc
=05h (gr mode)	Graphics Controller Misc
XR0B=x5h	Paging Control

This sets up the VGA controller to allow 32-bit direct access to all 4 planes of all 1MB of display memory in a linear fashion. It also sets the VGA memory aperture to a 64KB space at 0A0000h independent of initial graphics or text mode settings.

#### Copying Cursor Data to Display Memory

Once the base address for the cursor data pattern in display memory has been determined and the VGA has been properly programmed, the cursor data pattern may be copied from system memory to display memory. The following program sequence shows an example of one method which may be used:

es:edi = display memory base address for cursor ds:si = address of AND array in system memory ds:bx = address of XOR array in system memory

MOV	AL,	[SI+1]
MOV	AH,	[BX+1]
SHL	EAX	,16
MOV	AL,	[SI]
MOV	AH,	[BX]
STOSD		

#### Setting the Cursor Position, Type, and Base Address

Following storage of the cursor data array in display memory, the location of the cursor in display memory is set via the Cursor Base Address register (DROC) and the X-Y coordinates for positioning the cursor are written to the Cursor Position Register (DROB). The cursor type and X/Y zoom (H/V pixel replication) factors are then set and the cursor enabled via the Cursor Control Register (DRO8).

To update the cursor position, a 32-bit write (or two 16-bit writes) are performed to the Cursor Position Register (DR0B). This new position will take effect on the next frame (synchronized to VSync).

When the cursor changes shape, it should normally be disabled, reprogrammed as described above, and then re-enabled. Alternately, a new shape may be stored in a different location in display memory, the cursor screen XY location updated (via DR0B), then the new cursor selected as the active cursor (by reprogramming the base register DR0C). Cursor base register changes are also synchronized to VSync to avoid glitching of the cursor on the display.



# **Flat Panel Timing**

## Overview

A number of extension registers in the 65540 / 545 control the panel interface, including the functions of the interface pins and the timing sequences produced for compatibility with various types of panels. Some key registers of interest for panel interfacing are:

- XR1C H Panel Size (# of characters 1)
- XR68 V Panel Size (# of scan lines 1) bits 0-7 (XR65[1]=Vsize bit-8, XR65[6]=bit-9)
- XR4F Panel Format 2 (Bits/pixel,M/LP function)
- XR50 Panel Format 1 (FRC, dither, clkdiv, VAM)
- XR51 Display Type (Panel type, clk/LP control)
- XR53 Panel Format 3 (FRC opt, pixel packing)
- XR54 Panel Interface (FLM/LP Control)
- XR5E M(ACDCLK)Control
- XR6F Frame Buffer Control

This section summarizes the function of the various fields of the above registers as they pertain to panel interfacing. Detailed timing diagrams are shown for output of data and control sequences to a variety of panel types. The 65540 / 545 highly configurable controllers can interface to virtually all existing monochrome LCD, EL, and Plasma panels and all color LCD STN and TFT panels. The panel types supported are:

Single panel-Single drive (SS) Monochrome

- 1 pixel/clock, 8bits/pixel
- 2 pixels/clock, 8 bits/pixel
- 4 pixels/clock, 4bits/pixel
- 8 pixels/clock, 2bit/pixel
- 16 pixels/clock, 1 bit/pixel

Dual panel-Double drive (DD) Monochrome

- 8 pixels/clock, 1 bit/pixel
- 16 pixels/clock, 1 bit/pixel

Single panel-Single drive (SS) Color TFT

- 1 pixel/clock, 16 bit/pixel 5-6-5 RGB
- 1 pixel/clock, 24 bit/pixel 8-8-8 RGB
- 2 pixels/clock, 12 bit/pixel 4-4-4 RGB

Single panel-Single drive (SS) Color STN 2 2/3 pixels/clock, 3 bit/pixel 1-1-1 RGB 5 1/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

Dual panel-Double drive (DD) Color STN 2 2/3 pixels/clock, 3 bit/pixel 1-1-1 RGB 5 1/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

## **Panel Size**

The horizontal panel size register (XR1C) is an 8-bit register programmed with panel width (minus one) in units of 8-pixel characters (e.g., a 640x480 panel is 80 'characters' wide so XR1C would be programmed with 79 decimal). The vertical panel size register is programmed with the panel height (minus one) in scan lines (independent of single or dual panel type). The programmed value is 10 bits in size with the 8 lsbs in XR68 and the overflow in XR65 bits 1 and 6. The maximum panel resolution supported is 2048 x 1024.

## **Panel Type**

The panel type (PT) is determined by XR51 bits 1-0:

- 00 Single panel-Single drive (SS)
- **11** Dual panel-Double drive (DD)

For DD panels, XR6F bit-0 (Frame Buffer Enable) and/or bit-1 (Frame Accelerator Enable) must also be set (either external or embedded may be used).

## **TFT Panel Data Width**

XR50 bit-7 controls output width for TFT panels:

- **0** 16-bit color TFT panel interface (565 RGB)
- 1 24-bit color TFT panel interface (888 RGB)



## **Display Quality Settings**

## Frame Rate Control (FRC)

The 65540 / 545 provides 2 and 16 level FRC to generate multiple gray / color levels. FRC selection is determined by XR50 bits 1-0:

- 00 No FRC
- 01 16-frame FRC (color or mono STN panels)
- **10** 2-frame FRC (color TFT or mono panels)

Three options are provided for FRC control:

FRC option 1 (XR53[2]) (always set to 1) FRC option 2 (XR53[3]) (always set to 1) FRC option 3 (XR53[6]) (for 2-frame FRC only):

- **0** FRC data changes every frame
- 1 FRC data changes every other frame

A setting of 0 typically results in better display quality, but panels with an internal 'M' signal typically recommend this bit be set to 1 for longer panel life.

XR6E is also provided for FRC polynomial control. The values of the 'm' and 'n' parameters are typically set by trial and error (recommended settings are given elsewhere in this manuals for selected panels as derived by Chips and Technologies).

## <u>Dither</u>

The 65540 / 545 also provides Dither capability to generate multiple gray / color levels. Ditherselection is determined by XR50 bits 3-2:

- 00 No Dither
- 01 Enable Dither for 256-color modes only
- **10** Enable Dither for all modes

## M Signal Timing

Register XR5E (M/ACDCLK Control) is provided to control the timing of the M (sometimes called ACDCLK) signal. XR5E bit-7 selects between two types of timing control:

- **0** Use XR5E bits 0-6 to determine M signal timing (bits 0-6 are programmed with the number of HSYNCs between phase changes minus 2)
- 1 M phase changes every frame if the frame buffer is used, otherwise the phase changes every other frame

XR4F bit-6 controls the M pin output. If set, the M pin will output flat panel BLANK# / Display Enable (DE) instead of the normal M signal (and XR5E will be ignored).

## $\underline{Gray \, / \, Color \, Levels}$

Gray / color levels are selected via XR4F bits 2-0 (somewhat misleading called 'Bits Per Pixel'):

	<u>No FRC</u>					
001 010 011 100 101 110 111	# of msbs Used to Generate <u>Gray/Color Levels</u> 1 2 3 4 5 6 8	Gray / Color Levels 2 4 8 16 32 64 256	Gray / Color Levels with <u>Dithering</u> 5 13 29 61 125 253 n/a			
	2-Frame FRC (Color TFT or Monochrome Panels)					
010 011 100 101	# of msbs Used to Generate <u>Gray/Color Levels</u> 1 2 3 4	Gray / Color Levels 3 5 15 31				
	16-Fra (Color or Monocl	me FRC	'N Panels)			
001 010 011 100	# of msbs Used to Generate <u>Gray/Color Levels</u> 1 2 3 4	Gray / Color Levels 2 4 8 16	Gray / Color Levels with Dithering 5 13 29 61			

The setting programmed into XR4F bits 0-2 above determines how many most-significant color-bits / pixel are used to generate flat panel video data. In general, 8 bits of monochrome data or 8 bits/color of RGB color data enter the flat panel logic for every dot clock. Not all of these bits, however, are used to generate output colors / gray scales, depending on the type of panel used, graphics / text mode, and the gray-scaling algorithm chosen (the actual number of bits used is indicated in the table above). Also note that settings which achieve higher gray / color levels may not necessarily produce acceptable display quality on some (or any) currently available panels. This document contains recommended settings for various popular panels that Chips & Technologies has found to produce acceptable results with those panels. Customers may modify these settings to achieve a better match with their requirements.



#### **Pixels Per Shift Clock**

The 65540 / 545 can be programmed to output 1, 2, 4, 8, or 16 pixels per shift clock. This is achieved by programming the frequency ratio between the dot clock and the shift clock. The shift clock divide (CD) is set by XR50 bits 6-4. For monochrome panels, the valid settings are:

000 001 010 011	Shift <u>Clock</u> Dot clk Dclk / 2 Dclk / 4 Dclk / 8	Pixels Per Shift Clock without Frm Acc 1 2 4 8	/0 1	Clock <u>m Acc</u> 2
100	Dclk/16		n/	-
Pixels		Valid	16-Bit	Valid
Per Shif	t Panel	Outputs	Panel	Outputs
Clock	Interface	e (8-bit)	Interface	(16-bit)
1	8bpp	P8-15	8bpp	P8-15
2		P8-15 (8-11 1st)	8bpp	P0-15
4	2bpp	P8-15 (8-9 1st)		P0-15
8	11	P1,3,5, (1 1st)		P0-15
16	n/a	n/a	1bpp	P0-15

The pixel on the lowest numbered output pin is always the first pixel output (the pixel shown first on the left side of the screen). For example, for 8 pixels per clock, 1bpp on an 8-bit interface, P1 is the first pixel, P3 is the second, etc. For 16 pixels per clock, 1 lbpp on a 16-bit interface, P0 is the first pixel, P1 is the second, etc. For 4 pixels per clock, 2bpp on an 8-bit interface, P8-9 is the first pixel, P10-11 is the second, etc.

	24bit	24bit	16bit	8bit	16bit	16bit	16bit
	Color	Color	Color	Mono	Mono	Mono	Mono
Pix/clk:	1	2	1	1	2	4	8
CD:	000	<u>001</u>	<u>000</u>	<u>000</u>	<u>001</u>	<u>010</u>	<u>011</u>
P0 [	B0n	B4n	B3n	_	G0n	G4n	G6n
P1	B1n	B5n	B4n	-	G1n	G5n	G7n
P2	B2n	B6n	B5n	_	G2n	G4n+1	G6n+1
P3	B3n	B7n	B6n	-	G3n	G5n+1	G7n+1
P4	B4n	B4n+1	B7n	G0n†	G0n+1	G4n+2	G6n+2
P5	B5n	B5n+1	G2n	G1n†	G1n+1	G5n+2	G7n+2
P6	B6n	B6n+1	G3n	G2n†	G2n+1	G4n+3	G6n+3
P7	B7n	B7n+1	G4n	G3n†	G3n+1	G5n+3	G7n+3
P8	G0n	G4n	G5n	G0n	G4n	G6n	G6n+4
P9	G1n	G5n	G6n	G1n	G5n	G7n	G7n+4
P10	G2n	G6n	G7n	G2n	G6n	G6n+1	G6n+5
P11	G3n	G7n	R3n	G3n	G7n	G7n+1	G7n+5
P12	G4n	G4n+1	R4n	G4n	G4n+1	G6n+2	G6n+6
P13	G5n	G5n+1	R5n	G5n	G5n+1	G7n+2	G7n+6
P14	G6n	G6n+1	R6n	G6n	G6n+1	G6n+3	G6n+7
P15	G7n	G7n+1	R7n	G7n	G7n+1	G7n+3	G7n+7
P16	R0n	R4n	_	_	-	_	_
P17	R1n	R5n	_	_	_	_	-
P18	R2n	R6n	_	_	-	_	-
P19	R3n	R7n	_	_	_	_	-
P20	R4n	R4n+1	_	_	-	_	-
P21	R5n	R5n+1	_	-	-	_	-
P22	R6n	R6n+1	_	_	_	_	-
P23	R7n	R7n+1	_	_	_	_	-
<sup>†</sup> For information only, not recommended for panel connections							

The number of bits per pixel is determined as follows:

1bpp: Bits/Pixel=000 or 001 or 16-Frame FRC or 2-Frame FRC with Bits/Pixel=010 2bpp: Not 1bpp and CD=011 (8 Pixels/Clock)

4bpp: Not 1bpp and CD=010 (4 Pixels/Clock)

8bpp: Not 1bpp and CD=001 (2 Pixels/Clock) or Not 1bpp and CD=000 (1 Pixels/Clock)

Valid Color TFT panel shift clock divide settings are:

	Pixels					
	per	TFT	TFT	"B0-n"	"G0-n"	"R0-n"
	Shift	Output	Output	Panel	Panel	Panel
	Clock	Width	Format	Outputs	Outputs	Outputs
000	1	16	5-6-5	P0-4	P5-10	P11-15
		24	8-8-8	P0-7	P8-15	P16-23
001	2	24	4-4-4	P0-3	P8-11	P16-19
				P4-7	P12-15	P20-23

For 2 pixels/shift clock, the first pixel output is on P0-3, 8-11, and 16-19.

For Color STN, valid shift clock divide settings are:

	Pixels Per Clock	Pixels Per Clock
	without	with
	FrameAcceleration	FrameAcceleration
	SS or DD Panels	DD Panels Only
000	1	2
001	2	4
010	4	n/a

For Color STN data, pixel output sequences are controlled by the 'Color STN Pixel Packing' bits (XR53[5-4]) described on the following page (packing may be selected as '3-Bit Pack', '4-Bit Pack', or 'Extended 4-Bit Pack' sometimes referred to in this document as 3bP, 4bP, and X4bP). All cases in the above table can use 3-Bit Pack or 4-Bit Pack. Extended 4-Bit Pack is only used for the single case of 2 pixels per shift clock without frame acceleration. Pixel Packing is not used for EL/Plasma, Monochrome DD, or Color TFT panels so the pixel packing bits should be set to 00 for all panels except color STN.

#### Shift Clock Divide

The above clock divide ('CD') bits (XR50 bits 6-4) affect both shift clock and data out. XR51[3] (Shift Clock Divide or SD) may be set so that only the shift clock (and not the video data) is further divided by two beyond the setting of XR50 bits 6-4. This has the effect of causing a new pixel to be output on every clock edge (i.e., both rising and falling) instead of just every falling clock edge (the first pixel output on every scan line will be on the rising edge).

Extended 4-Bit Pack for Color STN panels requires that the SD bit (XR51[3]) be set to 1. In all other cases in the Color STN table above, either setting may be used.



## Color STN Pixel Packing (Pixel Output Order)

For color STN panels, pixel packing must be selected via XR53 bits 5-4:

	Packing	CD Settings Allowable
00	3-Bit Pack	SS: 000, 001, or 010
		DD: 000, 001 (010 w/o FA)
01	4-Bit Pack	SS: 000, 001, or 010
		DD: 000, 001 (010 w/o FA)
11	Ext'd 4-Bit Pack	SS: 001 (8bit panels only)

These settings are valid for color STN panels only (these bits must be set to 00 for monochrome and color TFT panels).

Pixel output order for 3-Bit Pack STN-SS panels without frame acceleration:

	Shf	=000 <u>Clk I</u> <u>2nd</u>	Edge	Shi	ft Cl	(2p/ ock ] <u>3rd</u>	Edge	Shi	ft Cl	(4p) ock <u>3rd</u>	Edge
P0	_	_	_								
P1	R1	R2	R3	 R1	R3	R5		R1	R5	R9	
P2	G1	G2	G3	 G1	G3	G5		G1	G5	G9	
P3	B1	B2	B3	 B1	B3	B5		B1	B5	<b>B</b> 9	
P4				 							
P5	_	_	_	R2	R4	R6		R2	R6	R10	
P6	_	_	_	G2	G4	G6		G2	-	G10	
P7				B2	B4	B6		B2		B10	
P8				$\mathbf{D}_{\mathbf{Z}}$	D4	00	•••	D2	00	DIU	
P9	_	_	_	_	-	_		R3	R7	R11	
	_	_	_	_	_	_					•••
P10	_	_	-	-	-	_		G3	G7	G11	
P11	_	_	_	_	—	_		B3	B7	B11	
P12	_	_	_	_	_	_			_	_	
P13	_	_	_	_	_	_		R4	R8	R12	
P14	_	_	_	_	_	_		G4		G12	
P15	_	_	_	_	_	_		B4		B12	
								<u> </u>			

#### 4b Pack, CD=001 Ext'd 4b Pack, CD=001 Shift Clock Edge Shift Clock Edge

	binit croth Bage	<u>Shirt Cloth Buge</u>	
	<u>1st</u> <u>2nd</u> <u>3rd</u> <u>4th</u>	<u>1st</u> 2nd 3rd 4th 5th 6th 7t	h
P0	R1 B3 G6	R1 G1 G6 B6 B11 R12	
P1	G1 R4 B6	B1 R2 R7 G7 G12 B12	
P2	B1 G4 R7	G2 B2 B7 R8 R13 G13	
P3	R2 B4 G7	R3 G3 G8 B8 B13 R14	
P4	G2 R5 B7	B3 R4 R9 G9 G14 B14	
P5	B2 G5 R8	G4 B4 B9 R10 R15 G15	
P6	R3 B5 G8	R5 G5 G10 B10 B15 R16	
P7	G3 R6 B8	B5 R6 R11 G11 G16 B16	

The pixel sequence for 3-bit Pack repeats with either 1, 2, or 4 pixels every shift clock edge depending on the setting of the clock divide (CD) field. The pixel sequence for 4-bit Pack repeats with 8 pixels every 3 shift clock edges. The sequence for Extended 4-Bit Pack repeats with 16 pixels every 6 shift clock edges. Extended 4-bit Pack is used only for 8-bit color STN-SS panels. It is not used for color STN DD panels or for 16-bit color STN interfaces.

Pixel output order for 4-Bit Pack 8-bit STN DD panels:

	Shif	t Clo	ock E	Edge
	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	4th
Upper				
PO	R1	G2		
P1	G1	B2	R4	
P2	B1	R3	G4	
P3	R2	G3	B4	
Lower				
P4	R1	G2	B3	
P5	G1	B2	R4	
P6	B1	R3	G4	
P7	R2	G3	B4	

The pixel sequence repeats with 8 pixels (4 for each of the upper and lower panels) every 3 shift clock edges. Clock divide must be set to 000 with Frame Acceleration and 001 without Frame Acceleration.

Pixel output order for 16-bit STN panels (4bit Pack):

	-		
	STN-SS Panels		STN-DD Panels
	Shift Clock Edge		Shift Clock Edge
	1st 2nd 3rd 4th		
			<u>1st</u> 2nd 3rd 4th
P0	R1 G6 B11	Upper	:
P1	G1 B6 R12	PÔ	R1 B3 G6
P2	B1 R7 G12	P1	G1 R4 B6
P3	R2 G7 B12	P2	B1 G4 R7
P4	G2 B7 R13	P3	R2 B4 G7
P5	B2 R8 G13	DO	
P6	R3 G8 B13	P8	G2 R5 B7
P7	G3 B8 R14	P9	B2 G5 R8
P8	D2 D0 C14	P10	R3 B5 G8
		P11	G3 R6 B8
P9	R4 G9 B14	т	📖
P10	G4 <u>B9</u> R15	Lower	
P11	B4 R10G15	P4	R1 B3 G6
P12	R5 G10B15	P5	G1 R4 B6
P13	G5 B10R16	P6	B1 G4 R7
P14	B5 R11G16	P7	R2 B4 G7
P15	R6 G11B16	DIA	
115	K0 [011 <u>B10</u>	P12	G2 R5 B7
		P13	B2 G5 R8
		P14	R3 B5 G8
		P15	G3 R6 B8
			1 00 1 10 <u>100</u>

For STN-SS panels the pixel sequence repeats with 16 pixels every 3 shift clock edges (5-1/3 pixels per shift clock edge). Clock divide must be set to 010.

For STN-DD panels the pixel sequence repeats with 16 pixels (8 for each of the upper and lower panels) every 3 shift clock edges (2-2/3) pixels per shift clock edge per panel). Clock divide must be set to 001 with Frame Acceleration and 010 without Frame Acceleration.



## **Output Signal Timing**

## LP Signal Timing

LP output polarity is controlled by XR54[6] (0=positive, 1=negative). Setting XR4F bit-7, however, causes the LP pin to output flat panel BLANK# / DE instead of the normal LP signal (and all other LP timing control parameters will be ignored). Some panels (e.g., Plasma and EL) require LP to be active during vertical blank time. XR51[7] may be set to enable this. Otherwise LP pulses are not generated during vertical blank.

#### FLM Output Signal Timing

FLM signal output polarity is controlled by XR54[7] (0=positive, 1=negative).

#### BLANK#/DE Output Signal Timing

The polarity of the BLANK# / DE output (if selected for output on M, LP, or FLM as indicated above) may be controlled by XR54[0] (0=positive, 1=negative). XR54[1] selects whether BLANK# / DE outputs both H and V (0) or just H (1). XR51[2] selects whether BLANK# / DE is generated from CRT Blank or Flat Panel Blank.

#### SHFCLK Output Signal Timing

XR51[5] (Shift Clock Mask or <u>SM</u>) may be set to force the shift clock output low outside the display enable interval.

## **Pixel Timing Diagrams**

Pixel output timing sequences are shown for the following panel configurations:

#### 1) SS Monochrome Plasma/EL

Single Panel-Single Drive (Panel Type = 00) Plasma/ELPanel 2 pixels/shift clock, 4 bits/pixel (CD = 001)

### 2) DD Monochrome LCD

Dual Panel-Double Drive (Panel Type = 11) Monochrome LCD Panel 8 pixels/shiftclk, 1bit/pixel, CD = 011 (010 with FB) 16 pixels/shiftclk, 1bit/pixel, CD = 100 (011 with FB)

#### 3) SS Color TFT LCD

Single Panel-Single Drive (Panel Type = 00) Color TFT LCD Panel 4/5/6/8 bits/color/pixel (12/16/18/24 bits total) 1 pixel/shift clock, 16-bit 5-6-5 RGB, CD=000 1 pixel/shift clock, 24-bit 8-8-8 RGB, CD=000 2 pixels/shift clock, 24-bit 4-4-4 RGB, CD=001


## 4) SS Color STN LCD

Single Panel-Single Drive (Panel Type = 00) Color STN LCD Panel 1 bit/color/pixel (3 bits total) 1-1-1 RGB 1 pixel/shiftclk (3bit), CD=000 2 pixels/shiftclk (6bit), CD=001 2-2/3 pixels/shift clock (8bit), CD=010 5-1/3 pixels/shift clock (8bit), CD=010, SD=1 5-1/3 pixels/shift clock (16bit), CD=010

## 5) **DD Color STN LCD**

Dual Panel-Dual Drive (Panel Type = 11) Color STN LCD Panel All timings = 1 bit/color/pixel (3 bits total) RGB 2-2/3 pixels/shift clock (8-bit), CD=001 5-1/3 pixels/shift clock (16-bit), CD=010






<sup>†</sup> EL panels use the rising edge of SHFCLK to clock in panel data, so the SHFCLK output from the 65540 / 545 must be inverted prior to driving the panel


## Panel Timing - Monochrome 16-Gray-Level EL/Plasma 8-Bit Interface






FA = Frame Accelerator (Imbedded or External)

Panel Timing - Monochrome LCD DD 8-Bit Interface







FA = Frame Accelerator (Embedded or External)

Panel Timing - Monochrome LCD DD 16-Bit Interface



DCLK			
SHFCLK			
PO	<b>X</b> B0(0) <b>X</b> B1(0) <b>X</b>	X B0(0) X	B2(0) X
P1	<b>X</b> B0(1) <b>X</b> B1(1) <b>X</b>	<b>X</b> B0(1) <b>X</b>	B2(1) X
P2	<b>X</b> B0(2) <b>X</b> B1(2) <b>X</b>	<b>X</b> B0(2) <b>X</b>	B2(2)
P3	<b>X</b> B0(3) <b>X</b> B1(3) <b>X</b>	<b>X</b> B1(0) <b>X</b>	B3(0)
P4	<b>X</b> B0(4) <b>X</b> B1(4) <b>X</b>	<b>X B</b> 1(1) <b>X</b>	B3(1)
P5	<b>X</b> G0(0) <b>X</b> G1(0) <b>X</b>	<b>X</b> B1(2) <b>X</b>	B3(2)
P6	<b>X</b> G0(1) <b>X</b> G1(1) <b>X</b>	<b>X G</b> 0(0) <b>X</b>	G2(0)
P7	<b>X</b> G0(2) <b>X</b> G1(2) <b>X</b>	<b>X G</b> 0(1) <b>X</b>	G2(1)
P8	<b>X</b> G0(3) <b>X</b> G1(3) <b>X</b>	<b>X</b> G0(2) <b>X</b>	G2(2)
P9	<b>X</b> G0(4) <b>X</b> G1(4) <b>X</b>	<b>X</b> G1(0) <b>X</b>	G3(0)
P10	<b>X</b> G0(5) <b>X</b> G1(5) <b>X</b>	<b>X</b> G1(1) <b>X</b>	G3(1)
P11	<b>X</b> R0(0) <b>X</b> R1(0) <b>X</b>	<b>X</b> G1(2) <b>X</b>	G3(2)
P12	<b>X</b> R0(1) <b>X</b> R1(1) <b>X</b>	X R0(0) X	R2(0)
P13	<b>X</b> R0(2) <b>X</b> R1(2) <b>X</b>	<b>X R</b> 0(1) <b>X</b>	R2(1)
P14	X R0(3) X R1(3) X	<b>X</b> R1(0) <b>X</b>	R3(0)
P15	<b>X</b> R0(4) <b>X</b> R1(4) <b>X</b>	<b>X</b> R1(1) <b>X</b>	R3(1) X
CD: FRC: Bits/Pixel: PixelFormat: DataWidth:	000 (1 Pixel / Clock) 10 (2 Frame) 110 (6 bits/pixel) 5-6-5 RGB 16-Bit †	001 (2 Pixe 10 (2-F 011 (3 bi 2-3-3 16-E	Frame) ts/pixel) RGB

† Panels with 9 or 12-bit data interfaces would use this setting and only connect to the msbs of each color

Panel Timing - Color LCD TFT 9/12/16-Bit Interface



DCLK		
SHFCLK		
PO	<b>X</b> B0(0) <b>X</b> B1(0) <b>X</b>	<b>X</b> B0(0) <b>X</b> B2(0) <b>X</b>
P1	<b>X</b> B0(1) <b>X</b> B1(1) <b>X</b>	<b>X</b> B0(1) <b>X</b> B2(1) <b>X</b>
P2	<b>X</b> B0(2) <b>X</b> B1(2) <b>X</b>	<b>X</b> B0(2) <b>X</b> B2(2) <b>X</b>
Р3	<b>X</b> B0(3) <b>X</b> B1(3) <b>X</b>	<b>X</b> B0(3) <b>X</b> B2(3) <b>X</b>
P4	<b>X</b> B0(4) <b>X</b> B1(4) <b>X</b>	<b>X</b> B1(0) <b>X</b> B3(0) <b>X</b>
P5	<b>X</b> B0(5) <b>X</b> B1(5) <b>X</b>	<b>X</b> B1(1) <b>X</b> B3(1) <b>X</b>
P6	<b>X</b> B0(6) <b>X</b> B1(6) <b>X</b>	<b>X</b> B1(2) <b>X</b> B3(2) <b>X</b>
P7	<b>X</b> B0(7) <b>X</b> B1(7) <b>X</b>	<b>X</b> B1(3) <b>X</b> B3(3) <b>X</b>
P8	<b>X</b> G0(0) <b>X</b> G1(0) <b>X</b>	<b>X</b> G0(0) <b>X</b> G2(0) <b>X</b>
P9	$\chi$ G0(1) $\chi$ G1(1) $\chi$	$\mathbf{X}$ G0(1) $\mathbf{X}$ G2(1) $\mathbf{X}$
P10	<b>X</b> G0(2) <b>X</b> G1(2) <b>X</b>	<b>X</b> G0(2) <b>X</b> G2(2) <b>X</b>
P11	<b>X</b> G0(3) <b>X</b> G1(3) <b>X</b>	<b>X</b> G0(3) <b>X</b> G2(3) <b>X</b>
P12	$\chi$ G0(4) $\chi$ G1(4) $\chi$	<b>X</b> G1(0) <b>X</b> G3(0) <b>X</b>
P13	<b>X</b> G0(5) <b>X</b> G1(5) <b>X</b>	$\chi$ G1(1) $\chi$ G3(1) $\chi$
P14	<b>X</b> G0(6) <b>X</b> G1(6) <b>X</b>	<b>X</b> G1(2) <b>X</b> G3(2) <b>X</b>
P15	<b>X</b> G0(7) <b>X</b> G1(7) <b>X</b>	<b>X</b> G1(3) <b>X</b> G3(3) <b>X</b>
P16	<b>X</b> R0(0) <b>X</b> R1(0) <b>X</b>	<b>X</b> R0(0) <b>X</b> R2(0) <b>X</b>
P17	<b>X</b> R0(1) <b>X</b> R1(1) <b>X</b>	<b>X</b> R0(1) <b>X</b> R2(1) <b>X</b>
P18	<b>X</b> R0(2) <b>X</b> R1(2) <b>X</b>	<b>X</b> R0(2) <b>X</b> R2(2) <b>X</b>
P19	<b>X</b> R0(3) <b>X</b> R1(3) <b>X</b>	<b>X</b> R0(3) <b>X</b> R2(3) <b>X</b>
P20	<b>X</b> R0(4) <b>X</b> R1(4) <b>X</b>	<b>X</b> R1(0) <b>X</b> R3(0) <b>X</b>
P21	<b>X</b> R0(5) <b>X</b> R1(5) <b>X</b>	<b>X</b> R1(1) <b>X</b> R3(1) <b>X</b>
P22	<b>X</b> R0(6) <b>X</b> R1(6) <b>X</b>	<b>X</b> R1(2) <b>X</b> R3(2) <b>X</b>
P23	<b>X</b> R0(7) <b>X</b> R1(7) <b>X</b>	<b>X</b> R1(3) <b>X</b> R3(3) <b>X</b>
CD: FRC: Bits / Pixel: Pixel Format: DataWidth:	000 (1 Pixel / Clock) 00 (no FRC) 111(8 bits/pixel) 8-8-8 RGB 24-Bit †	001 (2 Pixels / Clock) 10 (2-Frame) 100/101 (4 or 5 bits/pixel) 4-4-4 RGB 24-Bit †

† Panels with 18-bit data interfaces would use this setting and only connect to the msbs of each color

Panel Timing - Color LCD TFT 18/24-Bit Interface





DCLK					
IDCLK					
IDCLK/2					
SHFCLKU (Pin 70)					
SHFCLKL (Pin 81)	▼		▼		▼
P0 X R1	G1	G6	( <u> </u>	B11	<b>X</b> R12
P1 X B1	R2	R7	( <u>G7</u> )	G12	<b>X</b> B12
P2 X G2	(B2)	B7	( <u>R8</u> )	R13	<b>X</b> G13
P3 X R3	G3 )	G8	( <u> </u>	B13	<b>X</b> R14
P4 X B3	(R4)	R9	( <u>G</u> 9 )	G14	<b>X</b> B14
P5 X G4	B4	B9	( <u>R10</u> )	R15	<b>X</b> G15
P6 X R5	(G5)	G10	<b>(</b> B10 <b>)</b>	B15	<b>X</b> R16
P7 X <u>B5</u>	R6	R11	G11	G16	<b>X</b> B16

PT:	00 (SS Panel)	
CD:	010 (5-1/3 Pixels / Clock)	16 Pixels are
FRC:	01 (16-Frame)	transferred
PixelPacking:	11 (Extended 4-Bit Pack)	every 16 dot clocks
Bits / Pixel:	100 (4 bits / pixel)	(6 shift clock edges)
Frame Buffer/Acceleration:	Disabled/Disabled	

Panel Timing - Color LCD STN 8-Bit (Extended 4-Bit Pack) Interface



DCLK						
IDCLK						
SHFCLK (IDCLK/2	<u> </u>	▼	▼		•	<b>↓</b>
P0	<b>X</b> R1	<b>X</b> G6	<b>B</b> 11	R17	G22	B27
P1	<b>X</b> G1	Х Вб	R12	G17	B22	R28
P2	<b>X</b> B1	<b>X</b> R7	G12	B17	R23	G28
P3	<b>X</b> R2	<b>X</b> G7	B12	R18	G23	B28
P4	<b>X</b> G2	Х В7	R13	G18	B23	R29
P5	Х В2	<b>X</b> R8	G13	B18	R24	G29
P6	<b>X</b> R3	<b>X</b> G8	B13	R19	G24	B29
P7	<b>X</b> G3	Х В8	R14	G19	B24	R30
P8	Х ВЗ	<b>X</b> R9	G14	B19	R25	G30
P9	<b>X</b> R4	<b>X</b> G9	B14	R20	G25	B30
P10	<b>X</b> G4	Х В9	R15	G20	B25	R31
P11	Х В4	<b>X</b> R10	G15	B20	R26	G31
P12	<b>X</b> R5	<b>X</b> G10	B15	R21	G26	B31
P13	<b>X</b> G5	<b>X</b> B10	R16	G21	B26	R32
P14	Х В5	<b>X</b> R11	G16	B21	R27	G32
P15	<b>X</b> R6	<b>X</b> G11	B16	R22	G27	B32

PT: CD: FRC: PixelPacking: Bits/Pixel: FrameBuffer/Acceleration: 00 (SS Panel) 010 (5-1/3 Pixels / Clock) 01 (16-Frame) 01 (4-Bit Pack) 100 (4 bits / pixel) Disabled/Disabled

Panel Pixel Timing - Color LCD STN 16-Bit (4-Bit Pack) Interface



DCLK	
(IDCLK)	★ ★ ↓ ★
$PO \underline{X} R(1,1) \underline{X} G(2,1) \underline{X}$	B(3,1) X R(5,1) X G(6,1) X
P1 $X = G(1,1)$ $B(2,1)$	$R(4,1) \qquad \qquad X \qquad G(5,1) \qquad X \qquad B(6,1) \qquad X \qquad $
P2 $B(1,1)$ $R(3,1)$	$G(4,1) \qquad \qquad X \qquad B(5,1) \qquad X \qquad R(7,1) \qquad X$
$P3 \underline{\hspace{0.1cm}} R(2,1) \underline{\hspace{0.1cm}} G(3,1) \underline{\hspace{0.1cm}} \underline{\hspace{0.1cm}} $	$B(4,1) \qquad \qquad X \qquad R(6,1) \qquad X \qquad G(7,1) \qquad X \qquad $
P4 $X = R(1,241) \times G(2,241) \times G(2,241)$	B(3,241) X R(5,241) G(6,241) X
P5 (G(1,241) B(2,241)	R(4,241) (G(5,241) (B(6,241) )
P6 <u>X</u> B(1,241) X R(3,241) X	G(4,241) X B(5,241) X R(7,241) X
P7 X R(2,241) X G(3,241) X	B(4,241) X R(6,241) G(7,241) X
PT:	11 (DD Panel)
CD:	000 (2-2/3 Pixels / Clock)
FRC:	01 (16-Frame)
Bits / Pixel:	100 (4 bits/pixel)
PixelPacking:	01 (4-Bit Pack)
FrameBuffer/Acceleration:	

8 Pixels (4 each for the upper and lower panels) are transferred every 4 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD8-Bit (4-BitPack) Interface - With Frame Acceleration



DCLK					
IDCLK					
SHFCLK (IDCLK/2)				•	
$P0 \underline{\qquad} R(1,1)$	<b>X</b> G(2,1)	<b>X</b> B(3,1)	R(5,1)	G(6,1)	X
P1 $G(1,1)$	<b>X</b> B(2,1)	<b>X</b> R(4,1)	G(5,1)	B(6,1)	X
P2 $B(1,1)$	R(3,1)	<b>X</b> G(4,1)	B(5,1)	R(7,1)	X
P3 R(2,1)	G(3,1)	<b>X</b> B(4,1)	R(6,1)	G(7,1)	X
P4 R(1,241	) <b>X</b> G(2,241)	<b>X</b> B(3,241)	R(5,241)	G(6,241)	X
P5 G(1,241	) <b>X</b> B(2,241)	<b>X</b> R(4,241)	G(5,241)	B(6,241)	X
P6 B(1,241	) <b>X</b> R(3,241)	<b>X</b> G(4,241)	B(5,241)	R(7,241)	X
P7 <b>R</b> (2,241	) <b>X</b> G(3,241)	<b>X</b> B(4,241)	R(6,241)	G(7,241)	X
	PT:	11 (DD Panel)			
	CD:	001 (2-2/3 Pixels / C			
	FRC:	01 (16-Frame)	)		
	Bits / Pixel:	100 (4 bits/pixe	l)		
	Pixel Packing:	01 (4-Bit Pack	x)		
FrameB	uffer/Acceleration:	Enabled/Disabl	ed		

8 Pixels (4 each for the upper and lower panels) are transferred every 8 Dot Clocks (3 Shift Clock Edges)

## Panel Pixel Timing - Color LCD STN-DD 8-Bit (4-Bit Pack) Interface - Without Frame Acceleration



				®
5	Γ		Э	

DCLK IDCLK						
SHFCLK (IDCLK /2)		•		•		▼
P0	<b>X</b> R(1,1) <b>X</b>	B(3,1)	X	G(6,1)	<b>X</b> R(9,1) <b>X</b>	B(11,1)
P1	X = G(1,1)	R(4,1)	_X_	B(6,1)	<b>X</b> G(9,1) <b>X</b>	R(12,1)
P2	$\mathbf{X} = \mathbf{B}(1,1) = \mathbf{X}$	G(4,1)	_X_	R(7,1)	<b>X</b> B(9,1) <b>X</b>	G(12,1)
P3	<b>X</b> R(2,1) <b>X</b>	B(4,1)	_X_	G(7,1)	<b>X</b> R(10,1) <b>X</b>	B(12,1)
P4	<b>X</b> R(1,241) <b>X</b>	B(3,241)	_X_	G(6,241)	<b>X</b> R(9,241) <b>X</b>	B(11,241)
P5	<b>X</b> G(1,241) <b>X</b>	R(4,241)	_X_	B(6,241)	<b>X</b> G(9,241) <b>X</b>	R(12,241)
P6	<b>X</b> B(1,241) <b>X</b>	G(4,241)	_X_	R(7,241)	<b>X</b> B(9,241) <b>X</b>	G(12,241)
P7	<b>X</b> R(2,241) <b>X</b>	B(4,241)	X	G(7,241)	<b>X</b> R(10,241) <b>X</b>	B(12,241)
P8	<b>X</b> G(2,1) <b>X</b>	R(5,1)	_X_	B(7,1)	<b>X</b> G(10,1) <b>X</b>	R(13,1)
P9	<b>X</b> B(2,1) <b>X</b>	G(5,1)	_X_	R(8,1)	<b>X</b> B(10,1) <b>X</b>	G(13,1)
P10	<b>X</b> R(3,1) <b>X</b>	B(5,1)	_X_	G(8,1)	<b>X</b> R(11,1) <b>X</b>	B(13,1)
P11	<b>X</b> G(3,1) <b>X</b>	R(6,1)	_X_	B(8,1)	<b>X</b> G(11,1) <b>X</b>	R(14,1)
P12	<b>X</b> G(2,241) <b>X</b>	R(5,241)	_X_	B(7,241)	<b>X</b> G(10,241) <b>X</b>	R(13,241)
P13	<b>X</b> B(2,241) <b>X</b>	G(5,241)	_X_	R(8,241)	<b>X</b> B(10,241) <b>X</b>	G(13,241)
P14	X R(3,241) X	B(5,241)	_X_	G(8,241)	<b>X</b> R(11,241) <b>X</b>	B(13,241)
P15	<b>X</b> G(3,241) <b>X</b>	R(6,241)	_X_	B(8,241)	<b>X</b> G(11,241) <b>X</b>	R(14,241)
	Frame Buffer/	PT: CD: FRC: Pixel Packing: Bits / Pixel: Acceleration:	00	11 (DD Pane 01 (5-1/3 Pixels 01 (16-Fran 01 (4-Bit Pa 100 (4 bits / p Enabled/Ena	/ Clock) ne) ck) ixel)	

16 Pixels (8 each for the upper and lower panels) are transferred every 8 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing-Color LCD STN-DD 16-Bit (4-Bit Pack) Interface - With Frame Acceleration



DCLK IDCLK			
IDCLK /2			
SHFCLK (IDCLK /4)		▼	
P0	R(1,1)	<b>B</b> (3,1)	G(6,1)
P1	G(1,1)	<b>R</b> (4,1)	B(6,1)
P2	<u>B(1,1)</u>	<b>X</b> G(4,1)	R(7,1)
P3	R(2,1)	<b>X</b> B(4,1)	G(7,1)
P4	R(1,241)	B(3,241)	G(6,241)
P5	G(1,241)	R(4,241)	B(6,241)
P6	B(1,241)	<b>X</b> G(4,241)	R(7,241)
P7	R(2,241)	<b>X</b> B(4,241)	G(7,241)
P8	G(2,1)	<b>R</b> (5,1)	B(7,1)
P9	B(2,1)	<b>G</b> (5,1)	R(8,1)
P10	R(3,1)	<b>X</b> B(5,1)	G(8,1)
P11	G(3,1)	<b>X</b> R(6,1)	B(8,1)
P12	G(2,241)	R(5,241)	B(7,241)
P13	B(2,241)	<b>G</b> (5,241)	R(8,241)
P14	R(3,241)	<b>X</b> B(5,241)	G(8,241)
P15	G(3,241)	<b>X</b> R(6,241)	B(8,241)
	PT: CD: FRC: Pixel Packing: Bits / Pixel: FrameBuffer/Acceleration:	11 (DD Panel) 010 (5-1/3 Pixels / Clock) 01 (16-Frame) 01 (4-Bit Pack) 100 (4 bits / pixel) Enabled/Disabled	

16 Pixels (8 each for the upper and lower panels) are transferred every 16 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing-Color LCD STN-DD 16-Bit (4-Bit Pack) Interface-Without Frame Acceleration



## **Programming and Parameters**

## GENERAL PROGRAMMING HINTS

The values presented in this section make certain assumptions about the operating environment. The flat panel clock ('dot clock') is assumed to be generated by the internal clock synthesizer. The values programmed into the SmartMap<sup>TM</sup> control registers (XR61 and XR62) give a threshold of 3 with foreground and background shift of 3 but SmartMap<sup>TM</sup> is turned off. To enable it, set XR61 bit-0 = 1. The 65540 and 65545 provide programmability of the gray scaling algorithm by adjusting 'm' and 'n' polynomial values in extended register 6E.

The horizontal parameter values presented here are the minimum required for each panel type. For high resolution panels, these parameters may be changed to suit the panel size. The horizontal values equal the number of characters clocks output per line. In dual drive panels this value includes both panels. Therefore, the horizontal values are double those expected.

Due to pipelining of the horizontal counters, certain sync or blank values may result in no display. Generally, the horizontal blank start must equal the display end and the blank end must equal the horizontal total. The horizontal sync start and end values have a wide range of acceptable values. The 65540 / 545 also has the versatility to program an LP delay to aid in interfacing to panels with a wide variety of timing requirements.

In order to program the 65540 / 545 for simultaneous display, two FLM signals are required. The first shorter FLM will match the normal FLM frequency as the data is displayed on the first half of the CRT display data. The second FLM will be longer to allow for the CRT blank time. The FLM delay is programmed in XR2C and should be equal to the CRT blank time — FLM front porch — FLM width.

For flat panel types and sizes not presented here, start with the parameters for a panel that most closely resembles the target panel. Adjust the flat panel configuration registers as needed and adjust the horizontal and vertical parameters as needed. Adaption to a non-standard panel is usually a trial and error process.

These parameters are recommended by Chips and Technologies, Inc. for the 65540 / 545. They have been tested on several different flat panel displays. Customers should feel free to test other register values to improve the screen appearance or to customize the 65540 / 545 for other flat panel displays.



## EXTENSION REGISTER VALUES

The 65540 / 545 controller can be programmed for a wide variety of flat panels, compensation techniques and backwards compatibility. The following pages provide the following 65540 / 545 Extension Register Value tables:

<u>Table</u> #1 #2	Exten <u>Regis</u> Minir Additi	<u>sters</u> num	Display Type Description Parameters for Initial Boot (Analog CRT VGA Mode) Parameters for Emulation Modes	Panels	
#3	Additi	ional	640x480 Monochrome LCD-DD (Panel Mode Only)	Epson EG-9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC	
#4	Additi	ional	640x480 Monochrome LCD-DD (Simultaneous Mode Displa	ay)	
#5	Additi	ional	640x480 Color TFT LCD (Panel Mode Only)	Hitachi TX26D02VC2AA Sharp LQ9D011 Toshiba LTM-09C015-1	
#6	Additi	ional	640x480 Color TFT LCD (Simultaneous Mode Display)		
#7	Additi	ional	640x480 Color STN-SS LCD - 4-Bit Pack (Panel Mode & Simultaneous Mode Display)	Sanyo LM-CK53-22NEZ Sanyo LCM5327-24NAK Sanyo LCM5330	
#8	#8 Additional 640x480 Color STN-SS I		640x480 Color STN-SS LCD - Extended 4-Bit Pack	Sharp LM64C031	
#9	Additi	ional	640x480 Color STN-DD LCD - 16-Bit Interface (Panel & Simultaneous Mode Display)	Sharp LM64C08P Sanyo LCM5331-22NTK Hitachi LMG9721XUFC Toshiba TLX-8062S-C3X Optrex DMF-50351NC-FW	
#10 #11	Additi Additi		640x480 16 Internal Gray Scale Plasma 640x480 16 Internal Gray Scale EL		
<u>Table #</u>	Table #1specifies the minimum Extension Register values required for the 65540 / 545 to boot to VGA mode on an analog CRT monitor.				
<u>Table #</u>	<u>Table #2</u> specifies the <u>additional Extension Register values required for <u>emulation of EGA, CGA, MDA</u> <u>and Hercules backwards compatibility modes</u>. The registers in Table #2 should be used i conjunction with the registers specified in Table #1. For registers listed in both tables, use the values in Table #2 (shown in bold text).</u>				
Tables #3-11       specify the additional Extension Register values required to support various panels. The regist in Tables #3-11 should be used in conjunction with the registers specified in Table #1 (a optionally Table #2). For registers listed in more than one table, use the values in Tables #3-(shown in bold text).					



## Table #1 - Parameters for Initial Boot

Initial Boot-Up Extension Register Values for VGA Display on an Analog CRT Monitor

<u>Register</u>	Value (in Hex)	<u>Register</u>	<b>Comments</b>
XR02	01	CPU Interface Control 1	
XR04	A1	Memory Control 1	Note 1
XR05	00	Memory Control 2	
XR06	00	Palette Control	
XR08	00	Linear Addressing Base	
XR0B	00	CPU Paging	
XR0C	00	Start Address Top	
XR0D	00	Auxiliary Offset	
XR0E	80	Text Mode Control	
XR0F	10	Software Flags 0	Note 2
XR10	00	Single/Low Map	
XR11	00	High Map	
XR14	00	Emulation Mode	
XR15	00	Write Protect	
XR16	00	Vertical Overflow	
XR17	00	Horizontal Overflow	
XR1E	00	Alternate Offset	
XR1F	00	Virtual EGA Switch	
XR24	12 59	Alternate Max Scanline	
XR25 XR28		Horizontal Virtual Panel Size	
XR28 XR29	80 4C	Video Interface	
XR29	40	Half Line Compare Software Flags 1	Note 2
XR30	00	Clock Divide Control	(Initialize Memory Clock)
XR30 XR31	6B	Clock M-Divisor	(Initialize Memory Clock)
XR31 XR32	3C	Clock N-Divisor	(Initialize Memory Clock)
XR32 XR33	20	Clock Control	(Initialize Memory Clock)
XR30	03	Clock Divide Control	(Initialize Clock 2)
XR30 XR31	4E	Clock M-Divisor	(Initialize Clock 2)
XR32	59	Clock N-Divisor	(Initialize Clock 2)
XR33	00	Clock Control	(Initialize Clock 2)
XR44	10	Software Flags 2	Note 2
XR45	00	Software Flags 3	Note 2
XR51	63	Display Type	
XR52	40	Power Down Control	
XR53	00	Panel Format 3	
XR54	32	Panel Interface	
XR5F	06	Power Down Mode Refresh	
XR60	88	Blink Rate Control	
XR61	2E	SmartMap <sup>™</sup> Control	
XR62	07	SmartMap <sup>™</sup> Shift Parameter	
XR63	41	SmartMap <sup>™</sup> Color Mapping Control	
XR70	80	Setup / Disable Control	
XR72	24	External Device I/O	

Note: 1) Memory Control Register 1 is automatically re-programmed with the proper display memory configuration by the BIOS
2) The Software Flag Registers are used by the BIOS and should not be re-programmed



## Table#2 - ParametersforEmulationModes

Extension Register Values for CRT-Only, Panel-Only, & Simultaneous CRT / Panel Display

<u>Register</u>	Value (in Hex)	Register	<b>Comments</b>
XR14 XR15	00 18	Emulation Mode Write Protect	EGA Emulation EGA Emulation
<u>Register</u>	Value (in Hex)	Register	<b>Comments</b>
<b>XR14</b> <b>XR15</b> XR18 XR19 XR1A XR1B XR1C XR1D <b>XR1E</b> <b>XR7E</b>	01 0D 27 2B A0 2D 28 10 14 30	Emulation Mode Write Protect Alternate Horizontal Display Enable End Alternate Horizontal Retrace Start Alternate Horizontal Retrace End Alternate Horizontal Total Alternate Horizontal Blanking Start Alternate Horizontal Blanking End Alternate Offset CGA / Hercules Color Select	CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation
<u>Register</u>	Value (in Hex)	<u>Register</u>	<b>Comments</b>
XR14 XR15 XR7E	52 0D 0F	Emulation Mode Write Protect CGA / Hercules Color Select	MDA Emulation MDA Emulation MDA Emulation
<u>Register</u>	Value (in Hex)	Register	<b>Comments</b>
XR0D XR14 XR15 XR18 XR19 XR10 XR10 XR10 XR10 XR10 XR10 XR10	02 52 0D 59 60 8F 6E 5C 31 16	Auxiliary Offset Emulation Mode Write Protect Alternate Horizontal Display Enable End Alternate Horizontal Retrace Start Alternate Horizontal Retrace End Alternate Horizontal Total Alternate Horizontal Blanking Start Alternate Horizontal Blanking End Alternate Offset	Hercules Emulation Hercules Emulation Hercules Emulation Hercules Emulation Hercules Emulation Hercules Emulation Hercules Emulation Hercules Emulation Hercules Emulation
XR7E	<b>0F</b>	CGA / Hercules Color Select	Hercules Emulation



## Table #3 - Parameters for 640x480 Monochrome LCD-DD Panels (Panel Mode Only)

Extension Register Values for Epson EG9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC

<u>Register</u>	Value (in Hex)	<u>Register</u>	Comments
<b>XR06</b>	02	Palette Control	Disable Internal DAC
XR19	57	Alternate Horizontal Sync Start	
XR1A	19	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	50	LP Delay (CMPR enabled)	
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	25	Panel Format 1	
XR51	67	Display Type	
<b>XR52</b>	41	Power Down Control	
XR53	<b>0</b> C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	E4	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	EO	Alternate Vertical Sync Start	
XR67	01	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	00	Programmable Output Drive	
XR6E	26	Polynomial FRC Control Register	Optimize for best display quality
XR6F	1B	Frame Buffer Control	



## Table #4 - Parameters for 640x480 Monochrome LCD-DD Panels (Simultaneous Mode Display)

Extension Register Values for Epson EG9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC

<u>Register</u>	Value (in Hex)	Register	<b>Comments</b>
XR19	55	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	21	FLM Delay	
XR2D	50	LP Delay (CMPR enabled)	
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	25	Panel Format 1	
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0B	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	26	Polynomial FRC Control Register	Optimize For LCD
XR6F	1B	Frame Buffer Control	



## Table #5 - Parameters for 640x480 Color TFT Panels (Panel Mode Only)

Extension Register Values for Hitachi TX26D02VC2AA Sharp LQ9D011 (set to accommodate the DE signal) Toshiba LTM-09C015-1

<u>Register</u>	<u>Value (in Hex)</u>	Register	Comm	ients
XR06	<b>C2</b>	Palette Control	Color	Reduction
XR19	56	Alternate Horizontal Sync Start		
XR1A	13	Alternate Horizontal Sync End		
XR1B	5F	Alternate Horizontal Total		
XR1C	4F	Horizontal Panel Size		
XR2C	04	FLM Delay		
XR2D	4F	LP Delay (CMPR enabled)		
XR2E	4F	LP Delay (CMPR disabled)		
XR2F	0F	LP Width		
XR4F	44	Panel Format 1		
XR50	02	Panel Format 2		
XR51	<b>C4</b>	Display Type		
XR52	41	Power Down Control		
XR53	<b>0</b> C	Panel Format 3		
XR54	FA	Panel Interface	Set to	F9 for Toshiba color panels
XR55	E5	Horizontal Compensation		
XR56	00	Horizontal Centering		
XR57	1B	Vertical Compensation		
XR58	00	Vertical Centering		
XR59	84	Vertical Line Insertion		
XR5A	00	Vertical Line Replication		
XR5B	8F	Power Sequencing Delay		
XR5D	10	FP Diagnostic		
XR5E	80	M(ACDCLK) Control		
XR64	01	Alternate Vertical Total		
XR65	26	Alternate Overflow		
XR66	DF	Alternate Vertical Sync Start		
XR67	OC	Alternate Vertical Sync End		
XR68	DF	Vertical Panel Size		
XR6C	02	Programmable Output Drive		
XR6E	BD	Polynomial FRC Control	Optimi	ize for best display quality
XR6F	00	Frame Buffer Control		





## Table #6 - Parameters for 640x480 Color TFT Panels (Simultaneous Mode Display)

Extension Register Values for Hitachi TX26D02VC2AA Sharp LQ9D011 (set to accommodate the DE signal) Toshiba LTM-09C015-1

<u>Register</u>	Value (in Hex)	Register	Comments
<b>XR06</b>	CO	Palette Control	Color Reduction
XR19	55	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	00	FLM Delay	
XR2D	4F	LP Delay (CMPR enabled)	
XR2E	4F	LP Delay (CMPR disabled)	
XR2F	0F	LP Width	
XR4F	44	Panel Format 2	
XR50	02	Panel Format 1	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
XR54	FA	Panel Interface	Set to F9 for Toshiba color panels
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0C	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	OC	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	~
XR6E	BD	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



# Table #7 - Parameters for 640x480Color STN-SS Panels with 16-Bit Interface 4-Bit Pack(Panel & Simultaneous Mode Display)

Extension Register Values for	Sanyo LM-CK53-22NEZ
C C	Sanyo LCM5327-24NAK
	Sanyo LCM5330

<u>Register</u>	Value (in Hex)	<u>Register</u>	<u>Comments</u>
XR06	C2	Palette Control	C0 for Simultaneous Display
XR19	56	Alternate Horizontal Sync Start	55 for Simultaneous Display
XR1A	19	Alternate Horizontal Sync End	00 for Simultaneous Display
XR1B	59	Alternate Horizontal Total	5F for Simultaneous Display
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	22 for Simultaneous Display
XR2D	5C	LP Delay (CMPR enabled)	62 for Simultaneous Display
XR2E	5C	LP Delay (CMPR disabled)	62 for Simultaneous Display
XR2F	5C	LP Width	60 for Simultaneous Display
XR4F	44	Panel Format 1	
XR50	25	Panel Format 2	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	1C	Panel Format 3	
XR54	<b>3A</b>	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR50	10	Panel Format 1	
XR5E	80	M (ACDCLK) Control	
XR64	E4	Alternate Vertical Total	0B for Simultaneous Display
XR65	07	Alternate Overflow	26 for Simultaneous Display
XR66	E1	Alternate Vertical Sync Start	EA for Simultaneous Display
XR67	02	Alternate Vertical Sync End	0C for Simultaneous Display
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	61	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



## Table #8 - Parameters for 640x480 Color STN-SS Panels with 8-Bit Interface (Extended 4-Bit Pack)

Extension Register Values for Sharp LM64C031

<u>Register</u>	Value (in Hex)	<u>Register</u>	Comments
<b>XR06</b>	<b>C2</b>	Palette Control	C0 simultaneous mode
XR19	56	Alternate Horizontal Sync Start	55 simultaneous mode
XR1A	00	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	5F simultaneous mode
XR1C	4F	Horizontal Panel Size	
XR2C	02	FLM Delay	2B simultaneous mode
XR2D	50	LP Delay (CMPR enabled)	
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	15	Panel Format 1	
XR51	6C	Display Type	
XR52	41	Power Down Control	
XR53	<b>3</b> C	Panel Format 3	
XR54	<b>3A</b>	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	E8	Alternate Vertical Total	15 simultaneous mode
XR65	07	Alternate Overflow	26 simultaneous mode
XR66	E1	Alternate Vertical Sync Start	EA simultaneous mode
XR67	02	Alternate Vertical Sync End	OC simultaneous mode
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	36	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



# Table #9 - Parameters for 640x480 Color STN-DD Panels with 16-Bit Interface with Frame Acceleration (Panel & Simultaneous Mode Display)

Extension Register Values for Sharp LM64C08P Sanyo LCM5331-22NTK Hitachi LMG9721XUFC Toshiba TLX-8062S-C3X Optrex DMF-50351NC-FW

<u>Register</u>	Value (in Hex)	Register	<u>Comments</u>
<b>XR06</b>	C2	Palette Control	
XR19	57	Alternate Horizontal Sync Start	
XR1A	19	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	15	FLM Delay	22 for no frame acceleration
XR2D	50	LP Delay (CMPR enabled)	9E for no frame acceleration
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	04	Panel Format 1	
XR50	25	Panel Format 2	35 for no frame acceleration
XR51	67	Display Type	
XR52	41	Power Down Control	
<b>XR53</b>	1C	Panel Format 3	
XR54	<b>3A</b>	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Replication	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	OB	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	$\frac{0}{0}$	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	33	Polynomial FRC Control	Optimize for best display quality.
XR6F	1B	Frame Buffer Control	9F for external frame buffer with frame acceleration. 99 for external frame buffer without frame acceleration.

Note: 1) Bold text indicates registers with values different from those shown in Table #1

2) Non-bold text indicates additional registers (not included in Table #1)



## Table #10 - Parameters for 640x480 Plasma Panels with 16 Internal Gray Levels

Extension Register Values for Matsushita S804

<u>Register</u>	Value (in Hex)	<u>Register</u>	<u>Comments</u>
XR19	60	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	60	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	62	LP Delay (CMPR enabled)	
XR2E	6D	LP Delay (CMPR disabled)	
XR2F	08	LP Width	
XR4F	04	Panel Format 1	
XR50	17	Panel Format 2	
XR51	<b>C4</b>	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
<b>XR54</b>	39	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0D	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	E8	Alternate Vertical Sync Start	
XR67	0A	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	0D	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



## Table # 11 - Parameters for 640x480 EL Panels with 16 Internal Gray Levels

Extension Register Values for Sharp LJ64ZU50

<u>Register</u>	Value (in Hex)	<u>Register</u>	<u>Comments</u>
XR19	52	Alternate Horizontal Sync Start	
XR1A	15	Alternate Horizontal Sync End	
XR1B	54	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	0C	FLM Delay	
XR2D	4F	LP Delay (CMPR enabled)	
XR2E	$4\mathrm{E}$	LP Delay (CMPR disabled)	
XR2F	81	LP Width	
XR4F	04	Panel Format 1	
XR50	17	Panel Format 2	
XR51	44	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
<b>XR54</b>	<b>F9</b>	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	FO	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	E5	Alternate Vertical Sync Start	
XR67	05	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	9D	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	



®



# **Application Schematic Examples**

This section includes schematic examples showing various 65540 / 65545 interfaces. The schematics are divided into into three main groups:

## 1) System Bus Interface

- ISA (PC/AT) Bus (16-bit)
- VL-Bus / 486 CPU-Direct Local Bus (1x Clock) (32-bit)
  PCI Local Bus (32-bit)
- 2) Display Memory Interface

## 3) CRT/Panel/Video Interface

To design a system around the 65540 or 65545, one schematic page would be selected from each of the groups above.

Selection of a bus interface for the VGA controller is generally dictated by the type of bus and CPU available in the system. If performance is a concern, however, and a 386 or 486 CPU is being used, a local bus interface should be considered and linear addressing support should be implemented. Linear addressing improves performance in GUI environments such as Windows<sup>TM</sup> by allowing the software used to access display memory (typically the Windows Driver) to be more efficient. Clock connections are shown as part of the bus interface diagrams. A 14.31818 MHz reference crystal is shown, although if a clean source of 14.31818 MHz is available in the system, it may be input on XTALI and the crystal would then not be required.

Generally, 256Kx16 DRAMs would be used for display memory, although, if desired, the memory interface may be designed to use 256Kx4's instead. 256Kx16 DRAMs come in two types: one write enable (WE#) with two CAS# inputs (one for the high byte and one for the low byte) or one CAS# input with two write enables (one for the high byte and one for the low byte). Either variety of DRAM may be used (default is to the 2-CAS variety with a programming option in the 65540 / 545 to change the memory control outputs for compatibility with either type). CHIPS' BIOS is able to detect which type is connected and program the controller accordingly. It is also possible to lay out a PCB to allow either type to be used. The memory interface diagram also shows how to interface the 6554x to CHIPS' PC-Video products to provide live video overlay capability.

An interface diagram is included showing connections to a standard CRT display. Panel interfaces, however, are not as standardized (generally every panel interface is different). To show how to interface to a wide variety of commonly available panels, the interface diagram in this section shows the connections used on CHIPS' DK (Development Kit) Printed Circuit Board from the 6554x chip to connectors defined by CHIPS on that board. In the following section of this document, examples are included showing connections from those DK board connectors to a number of typical panels. The DK board connectors are used to simplify evaluation of the 6554x with various panels; a real system would not typically use the connectors shown, but would instead interface directly to the connector(s) used by the panel manufacturer.

		Annlicat	ion Schema	tic Examples
	207			
(B02) <u>RESET 33 ohm</u> → 14 21010  ∏	$-\frac{207}{203}$ C	RESET#		((55.45.0.1.)
	204	XIALI	ICA Due	(65545 Only)
ALE	$\frac{22}{2}$	XTALO ADS# M/IO#	<u>ISA Bus</u> <ale></ale>	<u>PCI Bus</u> "FRAME#"
$\begin{array}{c c} & \underline{AEN} & \underline{\pm} \\ \hline & \underline{A11} & \underline{MEMR\#} \end{array}$	110	11/10#	<aen></aen>	"PAR"
$-C09 \rightarrow IOPD#$	$-\frac{11}{27}C$	W/R#	<memr#></memr#>	"IDSEL"
$\rightarrow B14$ RDY	24	T D D T T U	) <iord#> <rdy></rdy></iord#>	"STOP#" "TRDY#"
$\sim 10 \text{ WK}$	<b>_</b>	* * ** ****	<iowr#></iowr#>	"DEVSEL#"
<u>C10</u> <u>MEMW#</u>	$\frac{-23}{-23}$		<memw#></memw#>	
Use as ENABKL	53	A27 (ENABKL		
Use as ACTI —	30	A26 (ACTI A25	) <irq></irq>	"SERR#"
Use as ROMCS# if required	29	A24	<romcs#></romcs#>	
$\begin{array}{c} \hline C02 \\ \hline LA23 \\ \hline LA22 \end{array}$	28 201	A23	<la23></la23>	"Reserved"
	200	A22	<la22></la22>	"CLK"
$\sim \frac{C04}{C05} \sim LA20$	199	A21 A20 65540	<la21> <la20></la20></la21>	"Reserved" "Reserved"
<u>A12</u> <u>A19</u>	198	Δ19	<la20> <la19></la19></la20>	"Reserved"
$\begin{array}{c} A12 \\ A13 \\ A14 \end{array}$	<u>197</u> 196	A18 <b>Or</b>	<la18></la18>	"Reserved"
A14 A16	<u>190</u> 195	A17 65545	<la17></la17>	"Reserved"
$\rightarrow A15$ A15	194	1110	<a16> <a15></a15></a16>	"Reserved" "Reserved"
( A17 ) A14	193	A15 Bus	1 4.	"Reserved"
A18 A13	<u>192</u> 191	A14 Interface	<a13></a13>	"Reserved"
$\begin{array}{c} A19 \\ A19 \\ A20 \end{array} \xrightarrow{A12} A11 \end{array}$	<u>191</u> 190	A12 Default	<a12></a12>	"Reserved"
A20 A10	189	All Names	<a11></a11>	"Reserved"
$ \xrightarrow{A21} A9 $	188	A10 Indicate A9 VL-Bus	<a10> <a9></a9></a10>	"Reserved" "Reserved"
A23 $A8$	187	LAO VL-DUS	<a9></a9>	"Reserved"
$A_{24}$ $A_{7}$	186	A6 or 1x/2x A7 486 CPU	<a7></a7>	"Reserved"
$\begin{array}{c} \hline A25 \\ \hline A25 \\ \hline A26 \\ \hline A5 \end{array}$	<u>185</u> 183	A6 Direct	<a6></a6>	"Reserved"
A20 A4	182	A5 Local Bus	<a5></a5>	"Reserved"
A27 $A3$	180	+ A4 + A3	<a4> <a3></a3></a4>	"Reserved" "Reserved"
$(- \lambda 20)$ $- A2$	179		<a3></a3>	"Reserved"
$\begin{array}{c} \xrightarrow{A29} \\ B19 \\ A20 \\ A1 \end{array}$	$\frac{10}{21}$ C	BE3#	<rfsh#></rfsh#>	"C/BE3#"
(A30) DIE#	32	BE2#	<a1></a1>	"C/BE2#"
$\begin{array}{c} \hline C01 \\ \hline A31 \end{array}$	$\frac{32}{43}$ C	BE1# BE0#	<bhe#> <a0></a0></bhe#>	"C/BE1#" "C/BE0#"
( Circuit Evample		D31	<reserved></reserved>	"AD31"
$+5\sqrt{-53}$ , $529$ , $510$	$\frac{2}{3}$	D30	<reserved></reserved>	"AD30"
GND = B1, B10,B31,D18	$\frac{3}{4}$	D29	<reserved></reserved>	
NOTE: Additional data output drive may be enabled by programming	5	D28 D27	<reserved> <reserved></reserved></reserved>	
XR6C bit 3=0.	6	D27 D26	<reserved></reserved>	
NOTE: The 6554x may be configured for ISA operation by connecting pin	7 8	D25	<reserved></reserved>	"AD25"
146 (AA1/ISA#) to GND via a 4.7K resistor.	13	D24	<reserved></reserved>	
	1 <u>14</u>	D23	<reserved></reserved>	
<b>NOTE:</b> Can use external 14.31818MHz oscillator into XTALI (with XTALO not connected) by connecting rin 150 (AA5/OC#) to CND via a	15	D22 D21	<reserved> <reserved></reserved></reserved>	
not connected) by connecting pin 150 (AA5/OC#) to GND via a 4.7K resistor.	<u>16</u> 17	D20	<reserved></reserved>	
	18	D19	<reserved></reserved>	"AD19"
D02 MEMCS16#	19	D18	<iocs16#></iocs16#>	
$\begin{array}{c} \underline{D01} \\ \underline{B08} \end{array} \begin{array}{c} \underline{ZWS\#} \\ \underline{D15} \end{array}$	20	D17 D16	<mcs16#> <zws#></zws#></mcs16#>	"AD17" "AD16"
	33	D15	<d15></d15>	"AD15"
$\begin{array}{c} \hline C17 \\ \hline C17 \\ \hline D13 \\ \hline \end{array}$	<u>34</u> 35	D14	<d14></d14>	"AD14"
-C10 D12	36	D13	<d13></d13>	"AD13"
$\sim \frac{C15}{C14}$ $\sim D11$	37	D12 D11	<d12> <d11></d11></d12>	"AD12" "AD11"
$\sim 13$ $\rightarrow 10$	38	D10	<d11> <d10></d10></d11>	"AD11"
$\begin{array}{c} \hline 0.09 \\ \hline 0.02 \\ \hline 0.01 \\ \hline 0.08 \\ \hline \end{array}$	$\frac{40}{41}$	D9	<d9></d9>	"AD9"
	41	D8	<d8></d8>	"AD8"
A02 D06	45	D7	<d7></d7>	"AD7" "AD6"
$\sim A03 \rightarrow D05$	46	D6 D5	<d6> <d5></d5></d6>	"AD6" "AD5"
<u>A05</u> <u>D04</u>	47	D3 D4	<d3></d3>	"AD3"
(A06) $D03$ $D02$	$\frac{48}{49}$	D3	<d3></d3>	"AD3"
	50	D2	<d2></d2>	"AD2"
$\left( \begin{array}{c} A08 \\ A09 \end{array} \right) \begin{array}{c} D00 \\ D00 \end{array}$	51	D1 D0	<d1> <d0></d0></d1>	"AD1" "AD0"



#### Application Schematic Examples \_


		Appl	ication Schematic	Examples
To Systems LogicSYSRESET#	(VL-B42) RESET#	207 203 RESET#		
486 S-Series 486DX/SX	14.31818 MHz	203 XTALI		(65545 Only)
196pin PQFP Cx486S/S2 CPU 145 CPU S17 ADS#		-22 XIALO	ISA Bus	PCI Bus
$(\underline{CPU}-\underline{143})$ $(\underline{CPU}-\underline{S17})$ $MIO#$	VL-A45 VL-B44 M/IO#	-31 ADS#	<ale></ale>	"FRAME#"
$\begin{array}{c} (\underline{CPU-111} \\ (\underline{CPU-120} \\ (\underline{CPU-120} \\ (\underline{CPU-N17} \\ (CPU-N1$	VI_B45 W/R#	$-\frac{51}{27}$ M/IO# $-\frac{11}{27}$ W/R#	<aen> <memr#></memr#></aen>	"PAR" "IDSEL"
CPUL123 CPULC3 CPUCLK	VI D56 LCLK	$\frac{2}{1}$ ICIK (	2XCLK) <iord#></iord#>	"STOP#"
$(\underline{CPU-133}) - (\underline{CPU-F16}) + \underline{RDY\#}$	VL-A48 VL-A48 LDEV#	$-\frac{24}{25}$ LRDY#	<rdy></rdy>	"TRDY#"
To Local Bus Control Logic –	UL-A49 DDVDTNH	$-\frac{1}{23}$ UDEV#	<iowr#></iowr#>	"DEVSEL#"
(CPU-9) (CPU-??) A27 or ENABKL	<u>VL-B48</u>	$-\frac{1}{54}$ KKIN#		"IRDY#"
$\begin{array}{c} CPU-9 \\ CPU-9 \\ CPU-22 \\ \end{array} \\ \begin{array}{c} A26 \text{ or } ACTI \\ \end{array}$	$\left( \begin{array}{c} VL-B24 \\ VL-A23 \end{array} \right) \begin{array}{c} A27 \\ A26 \\ A25 \end{array}$	<u> </u>	NABKL) (ACTI)	
$(CPU_{-7})$ $(CPU_{-22})$ $A25$	VI B25 AZS	30 125	<irq></irq>	"SERR#"
(CPU-5) $(CPU-??)$ $A24$	(VL-A25) $A24$	$-\frac{29}{28}$ A24	<romcs#></romcs#>	"PERR#"
$(CPU-4)$ $\mathcal{F}(CPU-S3)$ $\mathcal{F}_{A22}$	t VL-B20 $har$	201 A23	<la23></la23>	"Reserved"
$\begin{array}{c} \hline CPU-3 \\ \hline CPU-2 \\ \hline CPU-05 \\ \hline A21 \\ \hline A20 \\ \hline A21 \\ $	$\left( \begin{array}{c} VL-A26 \\ VL-B27 \end{array} \right) \begin{array}{c} A22 \\ A21 \\ A20 \end{array}$	$201 \\ 200 \\ A21 \\ A31 $	<la22> <la21></la21></la22>	"CLK" "Reserved"
CPU 103 CPU 08 A20	VI A 28 A20	<u>199</u> <u>A20</u> <b>6</b>	5540 <la20></la20>	"Reserved"
CPU 101 CPU 04 AI9	VI B28 AI9	<u>198</u> A19	<i δ10=""></i>	"Reserved"
$\begin{array}{c} CPU-189 \\ CPU-189 \\ CPU-182 \\ CPU-28 \\ A17 \\ CPU-28 \\$	$\begin{array}{c} VL-B28 \\ \hline VL-A29 \\ \hline VL-D20 \\ \hline A17 \\ \hline A17 \\ \hline \end{array}$	197 A18 196 A17	<b>OF</b> <la18></la18>	"Reserved"
(CPU-183) - (CPU-03) - 16	<u>VL-B30</u> <u>A16</u>	195 AI/ 6	5545 <la17></la17>	"Reserved"
$\begin{array}{c} (\underline{CPU-181}) - (\underline{CPU-Q9}) & \underline{A10} \\ (\underline{CPU-180}) - (\underline{CPU-R7}) & \underline{A15} \\ \end{array}$	$\rightarrow VL-A30$ A15	194	<1110>	"Reserved" "Reserved"
CDU 178 CDU S5 A14	$VI_{-A31}$ A14	193 1 11	- A 1 45	"Reserved"
$\begin{array}{c} CPU-176 \\ CPU-176 \\ CPU-176 \\ CPU-010 \\ A12 \\ \end{array}$	<u>VL-B33</u> A13	$\frac{192}{191}$ A13 Int	terface <a13></a13>	"Reserved"
(CPU-1/4) - (CPU-S/) - 11	$t_{VL}$ -A32 $J_{A11}$		efault <a12></a12>	"Reserved"
(CPU-1/2) = (CPU-R12) = A 10	VL-B34 A10	189 All N	ames <a11></a11>	"Reserved"
$\begin{array}{c} (\underline{CPU-165}) & (\underline{CPU-S13}) & \underline{A10} \\ (\underline{CPU-163}) & (\underline{CPU-Q11}) & \underline{A9} \\ \end{array}$	$\left( \begin{array}{c} VL-A33 \\ VL-B35 \end{array} \right) \begin{array}{c} A10 \\ A09 \\ A09 \end{array}$	100 100	dicate <a10> L-Bus <a9></a9></a10>	"Reserved" "Reserved"
(CDU 161) $(CDU D12)$ Að	VI A34 A00	107 18	L-Dus	"Reserved"
$(CPU_{150}) \rightarrow (CPU_{013}) A/$	$\overline{\text{VL-B36}}$ A07	180 1 47 01	1x/2x < A8 > 5 CPU $< A7 >$	"Reserved"
$\begin{array}{c} CPU-155 \\ CPU-154 \\ CPU-154 \\ CPU-154 \\ CPU-154 \\ CPU-154 \\ A5 \\ CPU-154 \\ A5 \\ CPU-154 \\ A5 \\ CPU-154 \\ CPU-$	<u>VL-A36</u>	183 A6 E	oirect <a6></a6>	"Reserved"
(CPU-134) - (CPU-012) - A4	$\tau$ VL-B3/ $J$ A 04	182 A3 Loc	cal Bus <a5></a5>	"Reserved"
$\begin{array}{c} (\underline{CPU-152}) - (\underline{CPU-S16}) - \underline{A4} \\ (\underline{CPU-150}) - (\underline{CPU-R15}) - \underline{A3} \\ \end{array}$	VL-A37 A03	180 A4	<a4> <a3></a3></a4>	"Reserved" "Reserved"
(CPU 146) $(CPU 014)$ $A2$	VI B40 A02	1/9 42	<a3>&lt;</a3>	"Reserved"
<u>CPU-113</u> <u>CPU-115</u> <u>BE3#</u> <u>CPU-115</u> <u>BE2#</u>	$\begin{array}{c} VL-B40 \\ \hline VL-A44 \\ \hline WL-A42 \\ \hline BE2\# \\ \end{array}$	$-\frac{10}{210}$ BE3#	<rfsh#></rfsh#>	"C/BE3#"
CPU-IIS CPU-JIS BE1#	VL-A42 DE1#	-32 BE2#	<a1></a1>	"C/BE2#"
(CPU-110) $(CPU-110)$ $(CPU-110)$	VL-A41 DE0#	-13 BEI#	<bhe#></bhe#>	"C/BE1#"
CPU-117         CPU-K15         BEU#           CPU-74         CPU-B8         D31	$\left( \begin{array}{c} VL-A39 \\ VL-A20 \end{array} \right) \begin{array}{c} \underline{BE0\#} \\ \underline{D31} \\ \underline{D20} \end{array}$	$-\frac{43}{1}$ BE0#	<a0> <reserved></reserved></a0>	"C/BE0#" "AD31"
CDU 71 $CDU C0$ $D30$	$\int VI P 10 \int D 30$	$-\frac{2}{100}$ D30	<reserved></reserved>	"AD31"
(CPU-69) (CPU-A8) D29	<u>VL-A19</u> <u>D29</u>	$-\frac{3}{4}$ D29	<reserved></reserved>	"AD29"
$(\underline{CPU-6})$ $(\underline{CPU-C8})$ $\underline{D27}$	VL-B18 D27	<u></u>	<reserved></reserved>	"AD28"
(CPU-65) $(CPU-C6)$ $D26$	VL-A18 D26	$-\frac{5}{6}$ D27 	<reserved> <reserved></reserved></reserved>	"AD27" "AD26"
CDU CI CDU DC D25	VI A 16 D25	D25	<reserved></reserved>	"AD20
(CDU 50 ) (CDU A6 ) D24	$f_{\rm VI}$ B16 $D24$	$-\frac{8}{1024}$	<reserved></reserved>	"AD24"
$\begin{array}{c} CPU-39 \\ CPU-55 \\ CPU-44 \\ D22 \\ D22 \\ \end{array}$	VL-B10 VL-A15 D23 D22	$\begin{array}{c c} 13 & D24 \\ \hline 14 & D23 \\ \hline 14 & D22 \end{array}$	<reserved></reserved>	"AD23"
(CPU-53) $-(CPU-A2)$ $-(D21)$	UL-BI5 D21	15 D22	<reserved></reserved>	"AD22"
$\begin{array}{c} (\underline{CPU-51} \\ (\underline{CPU-48} \\ (\underline{CPU-48} \\ (\underline{CPU-41} \\ ) \\ \underline{D20} \\ \underline{D10} \\ D$	VL-A14 D20	15 D21 16 D20	<reserved> <reserved></reserved></reserved>	"AD21" "AD20"
CPULAT CPULBI DI9	VI A 12 DI9	$-\frac{1}{1}$ D19	<reserved></reserved>	"AD19"
$\begin{array}{c} CPU-46 \\ \hline CPU-46 \\ \hline CPU-22 \\ \hline D17 \\ \hline D17 \\ \hline \end{array}$	VL-B12 D18	18 D19 19 D18	<iocs16#></iocs16#>	
$(\underline{CPU-45})$ $(\underline{CPU-D3})$ $\underline{D16}$	t VL-AIL DIC	20 D1/	<mcs16#></mcs16#>	"AD17"
(CPU-44) $(CPU-J3)$ $D15$	VL-BIL D15		<zws#> <d15></d15></zws#>	"AD16"
(CPU-42) (CPU-F3) D13 (CPU-41) (CPU-K3) D14 (CPU-K3) D12	$\left(\begin{array}{c} VL-A09\\ VL-B10\end{array}\right) \xrightarrow{D13}{D14}$	$-\frac{55}{34}$ D15 -25 D14	<d15> <d14></d14></d15>	"AD15" "AD14"
$(CPIL_{30})$ $(CPIL_{D2})$ $DIS$	$VI_{-A08}$ DIS	<u></u> 12	<d14><d14></d14></d14>	"AD14"
(CPU-38) (CPU-G3) D12	VL-A00 VL-B08 D12 D11	$\frac{30}{27}$ D12		"AD12"
(CPU-3/) $(CPU-CI)$ $D10$	VL-A0/	38 DII	Circuit Example	"AD11"
$\begin{array}{c} (\underline{CPU-35} \\ \underline{CPU-32} \\ \underline{CPU-1} \\ \underline{D09} \\ D09$	VL-B0/ D09	<u>40</u> D10 65	54x VL-Bus / 486	AD10"
(CPU-32) (CPU-D1) D09 (CPU-31) (CPU-F2) D08	VI_B05 D08		PU Direct Local	AD9" AD8"
$(CPII_{29})$ $(CPII_{13})$ $D0/$	$VI_{-A05}$ D0/	$-\frac{44}{D7}$	<b>Bus Interface</b>	AD7"
(CPU-27) (CPU-L2) D06	VL-B04 D06	$\frac{45}{46}$ D6		AD6"
(CPU-26) $(CPU-J2)$ $D04$	UL-A04 D04	- <u>47</u> D5	<d5></d5>	"AD5"
(CPU-25) $(CPU-M3)$ $D02$	<u>VL-B03</u> D03	$-\frac{18}{18}$ D4	<d4></d4>	"AD4" "AD2"
$\begin{array}{c} (\underline{CPU-23} \\ (\underline{CPU-20} \\ (\underline{CPU-20} \\ (\underline{CPU-N1} \\ \underline{D02} \\ \underline{D01} $	$\left( \begin{array}{c} VL-A02 \\ VL-B02 \end{array} \right) \begin{array}{c} D03 \\ D02 \\ D01 \end{array}$	$     \frac{40}{49}     D3     D2   $	<d3> <d2></d2></d3>	"AD3" "AD2"
CPU 18 $CPU N2$ $D01$	$VI_{-A01}$ D01	D1	<d2> <d1></d1></d2>	"AD2 "AD1"
$\begin{array}{c} \underline{CPU-17} \\ \underline{CPU-17} \\ \underline{CPU-P1} \\ \underline{D00} \\ D00$	$\underbrace{VL-R01}_{VL-B01}$ D00	51 D1	<d0></d0>	"AD0"




## **Application Schematic Examples**

		Аррисации	Schematic	Examples
n/a REQ# (DCL D18)	(DCLA15) RST# 20	ORESET#		
$\frac{11/C}{GNT#}$	$(\underline{\text{PCI-A15}}) \xrightarrow{\text{RS1}\#} 20$	GRESEI#		
	14.318 MHZ $\square$ 20	XIALI	IGA D	DOLD
$n/c \frac{REQ64\#}{ACKC4\#}$ (PCI-A60)	FRAME# 2	XTALO	ISA Bus	PCI Bus
n/c <u>ACK64#</u> <u>PCI-A60</u>	(PCI-A34) PAR 3	ADS#	<ale></ale>	"FRAME#"
	(PCI-A43) IAK IDSEL 1	O ADS# OM/IO#	<aen></aen>	"PAR"
n/a INTA# (PCL AOC)	PCI-A20 STOP# 2	7 <b>4</b> W/K#	<memr#></memr#>	"IDSEL"
INTR# PCI-A00			() <iord#></iord#>	"STOP#"
I/C - INTCH (PCI-B0/)	PCI-A36 DEVSEL# 2	OLRDY#	<rdy></rdy>	"TRDY#"
H/C - P(I-A0/)	$(PCI-B37) \frac{DEVSEL#}{IDDV#} 2$	d LDEV#	<iowr#></iowr#>	"DEVSEL#"
n/c - INTD # (PCI-B08)	PCI-B35 IRDY# 2	QLDEV# QRRTN# (CRST)	) <memw#></memw#>	"IRDY#"
			.)	
$n/c \frac{PRSNT1#}{PCI-B09}$				
$\frac{11}{C} = \frac{11}{PRSNT2#} + \frac{PCI-B09}{PCI-B09}$	(PCI-B42) SERR# $-3$	/ A25	<irq></irq>	"SERR#"
	PERR# 2	1 1 21	<romcs#></romcs#>	
II/C Deserved PCI-A09		2 1 1 2 2	<la23></la23>	"Reserved"
II/C December CPCI-BI0	(PCI-B16) CLK 20	4.22	<la22></la22>	"CLK"
II/C Personal (PCI-AII)	20	J A 21	<la21></la21>	"Reserved"
II/C PCI-AI4 )	19	1 1 1 20	<la20></la20>	"Reserved"
II/C Reserved PCI-B14	$(PCI-B39) \xrightarrow{LOCK\#} n/c \qquad 19$	<b>N</b> I		"Reserved"
$\frac{\Gamma(\Gamma-A19)}{\Gamma}$	DCI A 41 $JDU# n/c$ 19		<la18></la18>	"Reserved"
To $\left[\frac{+V-I/O}{+V I/O}\right]$ PCI-A10	$\sim DCI A 40$ SDONE $n/c$ 19		<la17></la17>	"Reserved"
$\frac{+v-1/0}{PCL}$ PCL A16	Varman 19		<a16< td=""><td>"Reserved"</td></a16<>	"Reserved"
$\frac{+V-I/O}{DCL P10}$	CFCI-AI2 Value I/C 19	$+$ $ _{\Lambda_{15}}$ interface		
$\frac{1}{1}$	PCI-B12 Keyway n/c		<a15></a15>	"Reserved"
$+$ $V$ $I/O$ $(\Gamma CI-A39)$	PCI-A13 Keyway n/c	A14 Default	<a14></a14>	"Reserved"
	$\int DCI D12 \int Keyway n/c = 10$	A13 Names	<a13></a13>	"Reserved"
+5V (PCI-A05)	DCL A 50 Keyway n/c	TA12 Indicate	<a12></a12>	"Reserved"
- $+$ $3$ $$ PCLB05	DCI D50 Keyway n/o 10	All VL-Bus	<a11></a11>	"Reserved"
-+3V PCL B06	CDCL A 51 Nevway n/a	a = A I U or $1x/2x$	<a10></a10>	"Reserved"
$+3V$ PCL- $\Delta 08$	PCI-A51 Keyway n/c	7 A9 486 CPU	<a9></a9>	"Reserved"
+3V PCL A61		Að Direct	<a8></a8>	"Reserved"
-+3 V DCL P61	CPCI-AUL TCV 12	A7 Local Bus	<a7></a7>	"Reserved"
-+3V DCL A62	$\frac{PCI-B02}{TMS}$ I/C 18		<a6></a6>	"Reserved"
+5V (PCI-B62)	CPCI-AUS TDO		<a5></a5>	"Reserved"
$\left(10-b02\right)$	<u>PUI-B04</u> TDI I/C 19		<a4></a4>	"Reserved"
2.21	$(\underline{PCI-A04})$ $\underline{IDI}$ $n/c$ $\underline{I}$ $\underline{I01}$		<a3></a3>	"Reserved"
+3.3V (PCI-A21)		$\rightarrow \Lambda'$	<a2></a2>	"Reserved"
-+3.3 V PCLB25	(PCI-B26) C/BE3# 1	DE2#	<rfsh#></rfsh#>	"C/BE3#"
+3.3V PCI-A27	(PCI B33) UBE2# 2	DE2#	<a1></a1>	"C/BE2#"
-+3.3 V DCL P21	$\mathcal{L}_{\text{DOLD44}} \cup \mathcal{L}_{\text{BEI}} $ $\mathcal{I}_{\text{BEI}} \longrightarrow \mathcal{I}_{\text{BEI}}$	DE1	<bhe#></bhe#>	"C/BE1#"
+3.3V PCL A33	PCL-452 C/BE0# 4	O BE0#	<a0></a0>	"C/BE0#"
-+3.3 V DCI P26	CPCL B20 AD31	L-D31	<reserved></reserved>	"AD31"
+3.3V PCL A 30	(DOL A 20) AD30	2 D30	<reserved></reserved>	
-+3.5 PCI-B41	(DCLD21) AD29	2 029	<reserved></reserved>	
+3.3V PCL B43	CDCL A 22 AD28	<u>+</u> 28	<reserved></reserved>	
+3.3V DCL A 45	( PCI B23 AD27	<sup>2</sup> D27	<reserved></reserved>	
+3.3V DCL 452	C DCL A 22 ADZ0		<reserved></reserved>	
+3.3V PCI-A55 PCI-B54	CIDOLDO4 AD25	Dar	<reserved></reserved>	
121/	CDCL A25 AD24		<reserved></reserved>	"AD25"
(PCI-A02)	PCLB27 AD25 1	2 023	<reserved></reserved>	"AD24 "AD23"
-12V (PCI-B01)	PCLA28 AD22 I	<u>t</u>	<reserved></reserved>	AD25 "AD22"
	C DCL B20 AD21 1	5 D22 D21	<reserved></reserved>	AD22 "AD21"
	PCI-B29 PCI-A29 AD20 1	$D_{21}$	<reserved></reserved>	AD21 "AD20"
NOTE: Can use external <u>PCI-B03</u>	PCI B30 AD19 1	- D10		AD20 "AD19"
14.31818MHz $\leftarrow$ <u>PCI-B15</u>	ADI8 I		<reserved></reserved>	
oscillator into	AD17 1	$D_{D17}^{10}$	<iocs16#></iocs16#>	"AD18" "AD17"
PCI-A18	<u>PCI-B32</u> AD16 2	D17	< <u>MCS16</u> #>	"AD17" "AD16"
XIALI (with PCI-B22)	$\sim \frac{PCI-A32}{PCI-A44}$ AD15 3	$\frac{1}{2}$ D16	<zws#></zws#>	"AD16" "AD15"
XTALO not $(PCI-A24)$	$\rightarrow \frac{PCI-A44}{PCI-PA5}$ AD14 3		<d15></d15>	"AD15"
connected)by $(PCI-B28)$	$(\Gamma CI-D4J)/(\Lambda D12)$	TD14	<d14></d14>	"AD14"
connecting pin	(PCI-A40) AD12 3		<d13></d13>	"AD13"
Connecting phi	$\frac{PCI-B4}{AD11}$	$_{7}$ DI2	<d12></d12>	"AD12"
150 (AA5/0C#)	$(\underline{PCI-A4})$ AD10 3		<d11></d11>	"AD11"
to GND via a $(PCI-A37)$	(PCI-B48) $(AD00)$ (4)		<d10></d10>	"AD10"
4.7K resistor. $(PCI-B38)$	(PCI-A49) AD08 4	<u>–</u> D9	<d9></d9>	"AD9"
← (PCI-A42)	(PCI-B52) AD07 4	1 D8	<d8></d8>	"AD8"
CircuitExample	PCI-B53 AD06 4		<d7></d7>	"AD7"
	(PCI-A54) AD05 4		<d6></d6>	"AD6"
DCL D40	(PCI-B55) AD05 4		<d5></d5>	"AD5"
	CPCI-ASS AD02	$\overline{2}$ D4	<d4></d4>	"AD4"
+ $(10-A30)$	$\int DCI B56 \int AD03 4$	5 103	<d3></d3>	"AD3"
( <u>PCI-B57</u> )	$(PCL \sqrt{57})$ AD02 4		<d2></d2>	"AD2"
	(PCI-B58) AD00 5		<d1></d1>	"AD1"
	(PCI-A58) AD00 5	$D_{D0}$	<d0></d0>	"AD0"
	· · · · · · · · · · · · · · · · · · ·			











This section includes schematic examples showing how to connect the 65540 / 545 to various flat panel displays.

## **Plasma/EL Panels**

<u>Mfr</u> 1) Matsushita 2) Sharp	Part Number	Panel <u>Resolution</u> 640x480 640x480	Panel <u>Technology</u> Plasma EL	Panel Drive SS SS	Panel <u>Interface</u> 8-bit 8-bit	PanelData Transfer 2 Pixels/Clk 2 Pixels/Clk	Panel Gray Levels 16 16	<u>Page</u> 217 218
Monochrom	e LCD Panels							
		5 1	5 1			5 15	Panel	
		Panel	Panel	Panel	Panel	PanelData	Gray	_
<u>Mfr</u>	Part Number	Resolution	Technology	Drive	<u>Interface</u>	Transfer	Levels	<u>Page</u>
3) Epson	EG-9005F-LS	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	219
		<pre></pre>	T OD		0.1.1	0.01 1./011	•	

<ol> <li>4) Citizen</li> <li>5) Sharp</li> <li>6) Sanyo</li> <li>7) Hitachi</li> </ol>	G6481L-FF	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	220
	LM64P80	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	221
	LCM-6494-24NTK	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	222
	LMG5364XUFC	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	223
8) Sanyo	LCM-5491-24NAK	1024x768	LCD	DD	16-bit	16 Pixels/Clk	$^{2}_{2}$	224
9) Epson	ECM-A9071	1024x768	LCD	DD	16-bit	16 Pixels/Clk		225

## **Active Color Panels**

Active Color								
		Panel	Panel	Panel	Panel	PanelData	Panel	
Mfr	Part Number	<b>Resolution</b>	Technology	Drive	Interface	Transfer	<u>Colors</u>	Page
10) Hitachi	TM26D50VC2AA	640x480	TFT LCD	SS	9-bit	1 Pixel/Clk	512	226
11) Sharp	LQ9D011	640x480	TFT LCD	SS	9-bit	1 Pixel/Clk	512	227
12) Toshiba	LTM-09C015-1	640x480	TFT LCD	SS	9-bit	1 Pixel/Clk	512	228
13) Sharp	LQ10D311	640x480	TFT LCD	SS	18-bit	1 Pixel/Clk	256K	229
14) Sharp	LQ10DX01	1024x768	TFT LCD	SS	18-bit	2 Pixels/Clk	512	230

# **Passive Color Panels**

		Panel	Panel	Panel	Panel	PanelData	Panel	
<u>Mfr</u>	Part Number	<b>Resolution</b>	Technology	Drive	Interface	Transfer	<u>Colors</u>	<u>Page</u>
15) Sanyo	LM-CK53-22NEZ	640x480	STN LCD	SS	16-bit	5-1/3 Pixels/Clk	8	231
16) Sanyo	LCM5327-24NAK	640x480	STN LCD	SS	16-bit	5-1/3 Pixels/Clk	8	232
17) Sharp	LM64C031	640x480	STN LCD	SS	8-bit	2-2/3 Pixels/Clk	8	233
18) Kyocera	KCL6448	640x480	STN LCD	DD	8-bit	2-2/3 Pixels/Clk	8	234
<ol> <li>18) Kyocera</li> <li>19) Hitachi</li> </ol>	LMG9720XUFC	640x480	STN LCD	DD	8-bit	2-2/3 Pixels/Clk	8	235
20) Sharp	LM64C08P	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	236
21) Sanyo	LCM5331-22NTK	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk		237
22) Hitachi	LMG9721XUFC	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	-	238
23) Toshiba	TLX-8062S-C3X	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	-	239
24) Optrex	DMF-50351NC-FW	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	240

#### Glossary:

SS = Single Panel Single Scan DD = Dual Panel Dual Scan TFT = Thin Film Transistor ('Active Matrix') STN = Super Twist Nematic ('Passive Matrix')



## DEVELOPMENT KIT (DK) PRINTED CIRCUIT BOARD CONNECTOR SUMMARY

		DK6554x	DK6554x	Mono	Mono	Mono	Color	Color	Color	Color	Color	Color	Color
6554x	6554x	26-Pin	50-Pin	SS	DD	DD	TFT	TFT	TFTHiRes		STN		STNDD
<u>Pin#</u>			<b>Connector</b>	<u>8-bit</u>	<u>8-bit</u>	<u>16-bit</u>	<u>9/12/16-bit</u>		<u>18/24-bit</u>	<u>8-bit</u>	<u>16-bit</u>	<u>8-bit</u>	<u>16-bit</u>
			r Shift Clock:		<u>8</u>	<u>16</u>	<u>1</u>	1	2	<u>2-2/3</u>	<u>5-1/3</u>	<u>2-2/3</u>	<u>5-1/3</u>
71	PO	17	15	-	UD3	UD7	BO	BO	B00	R1	R1	UR1	UR1
72	P1	15	16	-	UD2	UD6	B1	B1	B01	B1	<u>G1</u>	UG1	UG1
73	P2	13	18	-	UD1	UD5	B2	B2	B02	G2	B1	UB1	UB1
74	P3 P4	11	19	-	UD0	UD4	B3	B3	B03	R3	R2	UR2	UR2
75 76	P4 P5	25 23	21 22	-	LD3 LD2	UD3 UD2	B4 G0	B4 B5	B10 B11	B3 G4	G2 B2	LR1 LG1	LR1 LG1
78	P5 P6	23	22	-	LD2 LD1	UD2 UD1	G0 G1	B5 B6	B11 B12	R5	R3	LB1	LB1
79	P7	19	24	_	LD1 LD0	UD1 UD0	G1 G2	B0 B7	B12 B13	B5	G3	LB1 LR2	LB1 LR2
81	P8	-	23	 P0		LD7	G2 G3	G0	G00	SHFCLKU			UG2
82	P9	_	28	P1	_	LD7 LD6	G4	G1	G00 G01	-	R4	_	UB2
83	P10	_	30	P2	_	LD5	G5	G2	G02	_	G4	_	UR3
84	P11	_	31	P3	-	LD4	R0	G3	G03	-	B4	_	UG3
85	P12	_	33	P4	_	LD3	R1	G4	G10	_	R5	_	LG2
86	P13	_	34	P5	_	LD2	R2	G5	G11	-	G5	_	LB2
87	P14	-	36	P6	-	LD1	R3	G6	G12	-	B5	-	LR3
88	P15	-	37	P7	_	LD0	R4	G7	G13	-	R6	_	LG3
90	P16	_	39	_	-	-	_	R0	R00	_	_	_	_
91	P17	-	40	-	-	-	_	R1	R01	-	_	-	_
92	P18	-	42	-	-	-	-	R2	R02	-	_	-	-
93	P19	_	43	-	-	-	-	R3	R03	_	-	-	-
94	P20	-	45	-	-	-	-	R4	R10	-	-	-	-
95	P21	-	46	-	-	-	_	R5	R11	-	-	-	-
96	P22	-	48	-	-	-	-	R6	R12	-	-	-	-
97	P23	_	49	-	-	-	-	R7	R13	-	-	-	-
54/61	ENABKL	4	5				L ENABKL						
70	SHFCLK	9	13				SHFCLK		SHFCLK				
69 68	M LP	1 5	7 10	M LP	M LP	M LP	M LP	M LP	M LP	M LP	M LP	M LP	M LP
	FLM	3		FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM
67 68/69	DE	2	<u>11</u> 8	DE	DE	DE	DE	DE	DE	DE	DE	DE	DE
-	VDDSAFE		0		-	-						-	-
	+12VSAFE		2	_	_	_			_	_	_		
_	VEESAFE		3	_	_	_	_	_	_	_	_	_	
_	GND	7,14,	6,9,12,14,	_	_	_	_	_	_	_		_	_
	GIND		17,20,23,26,										
			29,32,35,38,										
		24,26	41,44,47,50										
			$\sim$										
				<b>(</b> +5	V] VDD VEE			<b>VSAFE</b> rved		J 2 ND 1 2 ND 3 4			
	)	•				ABKL 5				ND 5 $\epsilon$			
	J 5	5				M 7			G	ND 7 8			
	M 1	2 DE			/	GND 9	) 10 LP		G	ND 9 1	0 VR5		
F		4 ENAB	KL		/	FLM 1				<b>R1</b> 11 11	2 VR4		
			AFE (+5V)		/ SHI	FCLK 1	3 14 GNE	)	V	<b>R0</b> 13 1	4 VR3		
6				/	/	P0 1	5 16 P1		G	ND 15 1			
			AFE(+5V)	/		GND 1			G	ND 17 1	8 VG7		
SHFC		10 +12 VS		/		P3 1		)	G		0 VG6		
τ	UD0 11 1	12 <b>VEES</b>	AFE	/		P4 2				ND 21 2	2 VG5	Daval	mmont
τ	JD1 13	14 GND	R	/		GND 2			V	G1 23 2	4 VG4		opment
		16 GND	(-12	V TO -4	5 <b>V</b> )	P7 2		)	V	G0 25 2	6 VG3		ard
		18 GND	(12		5 • )	P8 2			G		8 VG2		/ideo
			(.10	or V TO		GND 2	9 30 P10			ND 29 3	0 <b>VB7</b>	Conn	ector
		20 GND	(+12	V TO +4	15V)	P11 3	1 32 GNE	)	G	ND 31 3	2 VB6		
		22 GND				P12 3	3 34 P13		G		4 VB5		
]	LD2 23 2	24 GND				GND 3	5 36 P14	<b>`</b>					
		26 GND				P15 3 P16 3	7 38 GNE	,	V		8 VB3		
-		•									$\frac{0}{2}$ <b>VB2</b>	NC	
GND         41         42         P18         GND         41         42         HSYNC           P19         43         44         GND         [Reserved]         43         44         VSYNC													
CND 47 40 DO													
		Panel	Connector	<u>s</u>		P23 4	9 50 GNE	)	G	ND 49 5	0 [Rese	rvedl	
									0.			]	



DK6554x		Programming Rec			-
PCB		Parameter	Register	Value	Comment
Connector	Matsushita S804	Panel Width	XR1C	4Fh	(640 / 8) - 1
ENADEL		Panel Height	XR65/68	1DFh	480 - 1
J3-5 Peserved	Panel	Panel Type	XR51[1-0]	00	
$\frac{J3-4}{BLANK \#/DE}$ II/C	Connector	Clock Divide (CD)	XR50[6-4]		
	(34) DISPTMG	Shiftclk Div (SD)	XR51[3]	0	
$\xrightarrow{J_3-7}$ M (ACDCLK) n/c	-(27) GND	Gray/Color Levels	XR4F[2-0]		
(		TFT Data Width	XR50[7]	0	n/a
		STN Pixel Packing	XR53[5-4]	00	n/a
J3-13 SHFCLK	——————————————————————————————————————	Frame Accel Ena	XR65[1]	0	Disabled
(33-14) GND	( 24 ) GND	France Accel Ena	AKOPTI	0	Disabled
$\downarrow J_{3-10} \downarrow LP$ (HS)	$$ $\overline{(30)}$ HSYNC	<b>Output Signal Timing</b>			
$\rightarrow 33-10$ GND	( 29 ) GND	Shift Clock Mask (SM)	XR51[5]	0	
$\begin{array}{c} J3-9 \\ J3-11 \end{array} \begin{array}{c} FLM  (VS) \\ \hline \end{array}$	(32) VSYNC	LP Delay Disable	XR2F[6]	0	
$\rightarrow 33-11$ GND	( <u>28</u> ) GND	LP Delay (CMPR ena)	XR2F/2D	062h	
·			XR2F/2E	06Dh	
(J3-49) PNL23 n/c		LP Pulse Width	XR2F[3-0]	8h	
PNL22 $n/c$		LP Polarity	XR54[6]	0	
$\sim 12.46$ PNL21 $p/c$		LP Blank	XR4F[7]	0	
$\sim$ 12 45 $\sim$ PNL20 $n/c$		LP Active during V	XR51[7]	1	
$\sim 13-43$ $\sim PNL19$ n/c		FLM Delay Disable	XR2F[7]	0	
$\sim 13.42$ $\sim PNL18$ n/c		FLM Delay	XR2L[7] XR2C	04h	
$\sim 13-40$ $\sim PNL17$ n/c		FLM Polarity	XR2C XR54[7]	0411	
$\rightarrow 33-40$ PNL16 n/c		Blank#/DE Polarity	XR54[0]	1	
		Blank#/DE H-Only	XR54[1]	0	
(J3-37) PNL15 PNL14	——————————————————————————————————————	Blank#/DE CRT/FP	XR54[1] XR51[2]	1	
$\rightarrow 33-37$ PNL14	(18) DATA-E0	Dialik#/DE CK1/14	AKJ1[2]	1	
[ 13 34 ] PNL15		Alt Hsync Start (CR04)		60h	
PNL12		Alt Hsync End (CR05)		00h	
(13.31) PNLII		Alt H Total (CR00)	XR1B	60h	
PNL10		Alt V Total (CR06)	XR65/64	20Dh	
( 12.28 <u>PINL9</u>	15 DATA-01	Alt Vsync Start (CR10)	XR65/66	1E8h	
$\xrightarrow{J3-28}$ PNL8	(19) DATA-02	Alt Vsync End (CR11)	XR67[3-0]	0Ah	
	(19) DATA-03	Alt Hsync Polarity	XR55[6]	1	
$\overline{J3-25}$ PNL7 $n/c$		Alt Vsync Polarity	XR55[7]	1	
13.24 PNL0 $n/c$			1.4		
$\sim 13.22$ $\sim PNL5$ $p/c$		Display Quality Recon FRC			N <sub>2</sub> EDC
$\sim 13.21$ $\sim PNL4$ n/c			XR50[1-0]	00	No FRC
$\sim 13.10$ $\sim PNL3$ $n/c$	n/c - 1 NC	FRC Option 1	XR53[2]	1	Set to 1
$\sim 13.18 \xrightarrow{\text{PNL2}} n/c$	$n/c$ $\rightarrow$ $3$ NC	FRC Option 2	XR53[3]	1	Set to 1
$\sim 13 16$ $\sim PNL1$ n/c		FRC Option 3	XR53[6]	0	1
$\rightarrow \frac{J3-10}{J3-15}$ PNL0 n/c		FRC Polynomial	XR6E[7-0]	01	n/a
		Dither	XR50[3-2]	01	
(J3-17) GND		M Phase Change	XR5E[7]		n/a
<u>13 20</u> <u>GND</u>		M Phase Change Count			n/a
<u> </u>					
GND	(	<b>Compensation</b> Typical			
- 12 20 - GND		H Compensation	XR55[0]	1	
<u> 13 32 GND</u>	(20) GND (17) GND	V Compensation	XR57[0]	1	
[13.35] GND	(16) GND	Fast Centering Disable	XR57[7]	0	
(33-35) GND	(13) GND	H AutoCentering	XR55[1]	0	
(33-30) GND	$12$ $GND$	V AutoCentering	XR57[1]	1	
$\rightarrow 33-41$ GND	10 GND	H Centering	XR56	00h	
(33-44) GND	9 GND	V Centering	XR59/58	000h	
$\xrightarrow{J3-47}$ GND	(5) GND	v Centering	AKJ9/30	00011	
<u> </u>		H Text Compression	XR55[2]	1	
J3-1 VDDSAFE (+5V)	→ <u>31</u> +5V	H AutoDoubling	XR55[5]	1	
()		V Text Stretching	XR57[2]	1	
	-(33) +5V	V Text Stretch Mode	XR57[4-3]	11	
(J3-2) +12VSAFE	+12V	V Stretching	XR57[5]	0	
	$\frac{8}{6}$ +12V	V Stretching Mode	XR57[6]	0	
	4 $+12V$ $+12V$	V Line Insertion Height	XR59[3-0]	0Fh	
<u>J3-3</u> <u>VEESAFE (±12 to ±45)</u>	$\frac{4}{2}$ $+12V$ $+12V$	V H/W Line Replication	XR59[7]	0	
	-2 $+12$ V	V Line Repl Height	XR5A[3-0]	0	

6554x Interface - Matsushita S804 (640x480 16-Gray Level Plasma Panel)



Panel	Interface	Examples
-------	-----------	----------

	Programming Recommendations/Requirements
DK6554x	Parameter   Register   Value   Comment
PCB	Panel Width XR1C 4Fh (640 / 8) - 1
Connector Sharp LJ64ZU50	Panel Width         XR1C         4Fit $(04078) - 1$ Panel Height         XR65/68         1DFh         480 - 1
(J3-5) ENABKL n/c Panel	
<u>Reserved</u> n/c Connector	Panel Type XR51[1-0] 00
$\sim 13-8$ BLANK#/DE	Clock Divide (CD) XR50[6-4] 001
(13.7) M (ACDCLK) $n/c$	$SIIIICIK DIV (SD) \qquad XK31[5] \qquad 0$
$(J_{3-6})$ GND $(B_{8})$ GNI	Gray/Color Levels XR4F[2-0] 100
	$\operatorname{AK30}[7]$ 0 $\operatorname{II/a}$
(J3-13) SHFCLK $(A7)$ CKI	STN Pixel Packing XR53[5-4] 00 n/a
$\left( \begin{array}{c} 12 \\ 14 \end{array} \right) GND \left( \begin{array}{c} P7 \\ P7 \end{array} \right) CNI$	
$(J_{3-10})$ $(HS)$ $n/c$	Output Signal Timing
Children Construction Construct	Shift Clock Mask (SM) XR51[5] 0
(33-12) $(B9)$ $(B9)$ $(B1)$	
(12.40) PNL23 m/a	LP Delay (CMPR disa) XR2F/2E 04Eh
$J_{3-49}$ PNI 22 I/C	LP Pulse Width XR2F[3-0] 01h
<u>J3-48</u> <u>DNI 21</u> I/C	LP Polarity XR54[6] 1
J3-46 PNI 20 II/C	LP Blank XR4F[7] 0
J3-45 DNI 10	LP Active during V XR51[7] 1
<u>J3-43</u> DNI 18	FLM Delay Disable XR2F[7] 1
J3-42 DNI 17	FLM Delay XR2C 0Ch
<u>J3-40</u> <u>DNU 16</u> II/C	FLM Polarity XR54[7] 1
(J3-39) PNL10 n/c	Blank#/DE Polarity XR54[0] 1
(12.27) PNL15	Blank#/DE H-Only XR54[1] 0
(33-37) PNI 14 (A5) D13	Blank#/DE CRT/FP XR51[2] 1
<u>J3-30</u> PNI 13 <u>B5</u> D12	
-33-34 PNI 12 $-44$ DII	Alt Hsync End (CR05) XR1A 15h
$J_{3-33}$ PNI 11 $B4$ D10	Alt H Total (CP00) XP1B 54h
-33-31 PNI 10 $-33-2$ D03	Alt V Total (CR06) XR65/64 1F0h
-33-30 PNI 9 $-33-2$ D02	Alt Vsync Start (CR10) XR65/66 1E5h
(33-28) PNI 8 $(A2)$ D01	Alt Vsync End (CR10) XR67[3-0] 0Eh
(33-27) INLO $(B2)$ D00	Alt Hsync Polarity XR55[6] 1
PNL7 n/c	Alt Vsync Polarity XR55[7] 1
J3-25 PNI 6	
<u>J3-24</u> <u>PNI 5</u> h/c	Display Quality Recommendations
<u>J3-22</u> <u>PNI 4</u> II/C	FRC XR50[1-0] 00 No FRC
<u>J3-21</u> <u>DNI 2</u> II/C	FRC Option 1 XR53[2] 1 Set to 1
<u>J3-19</u> <u>PNI 2</u> I/C	FRC Option 2 XR53[3] 1 Set to 1
<u>J3-18</u> <u>DNU 1</u> II/C	FRC Option 3 XR53[6] 0
<u>J3-10</u> <u>DNLO</u> I/C	FRC Polynomial XR6E[7-0] n/a
(J3-15) <u>FINLO</u> n/c	Dither XR50[3-2] 01
GND	
$J_{J-1/2}$ GND	M Phase Change XR5E[7] n/a
J3-20 GND	M Phase Change Count XR5E[6-0] n/a
J3-23 CND	Compensation Typical Settings
J3-20 GND	H Compensation XR55[0] 1
	V Compensation XR57[0] 1
J3-32 GND	
	Fast Centering Disable XR57[7] 0
J3-38 GND	H AutoCentering XR55[1] 0
J3-41 GND	V AutoCentering XR57[1] 0
J3-44 GND	H Centering XR56 00h
$\frac{J3-4}{2}$ GND $\frac{13-4}{2}$ GND $\frac{13-4}{2}$ GND	
(33-50) $(A10)$ $(BNE)$	H Text Compression XR55[2] 1
(12.1) VDDSAFE (+5V)	H AutoDoubling XR55[5] 1
	V Text Stretching XR57[2] 0
$-(\underline{A12})$ VL	
(12.2) +12VSAFE	
$\underbrace{(12.2)}_{\text{VEESAFE}} \underbrace{\text{VEESAFE}}_{(\pm 12 \text{ to } \pm 45)} \underbrace{(-413)}_{\text{VD}} VD$	V Stretching Mode XR57[6] 0 V Line Insertion Height XR59[3-0] 0Fh
$(J3-3) \xrightarrow{\text{VEESAFE} (\pm 12 \text{ to } \pm 45)}$	V Line Insertion Height XR59[5-0] OFf V H/W Line Replication XR59[7] 0
	V Line Repl Height XR5A[3-0] 0
	v Ellie Kepi Height AKJA[J-0] 0

6554x Interface - Sharp LJ64ZU50 (640x480 16-Gray Level EL Panel)



DK6554x		Programming Rec			-
PCB		Parameter	Register	Value	Comment
Connector		Panel Width	XR1C	4Fh	$\overline{(640 / 8)} - 1$
ENARKI		Panel Height	XR65/68	1DFh	480 - 1
J3-5 Peserved	Epson EG-9005F-LS	Panel Type	XR51[1-0]		
J3-4 $PI ANK #/DE II/C$	Panel		XR50[6-4]		
	Connector	Shiftelk Div (SD)	XR50[0 +]		
$(33-7)$ M (ACDCLK) $M^{-1}$	5 ) FR	× /	XR4F[2-0]		
J3-6 GND					
			XR50[7]		
J3-13 SHFCLK	9 XSCL	STN Pixel Packing	XR53[5-4]		
I2 14 GND		Frame Accel Ena	XR6F[1]		
$\sim 13.10$ $\sim LP$ (HS)	• 4 LP	<b>Output Signal Timing</b>			
C IZO K GND	$\downarrow$ $\uparrow$	Shift Clock Mask (SM)	VD51[5]		
	$\sim$		XR2F[6]		
$\begin{array}{c} J3-11 \\ \hline J2-12 \\ \hline \end{array}$					
(J3-12) OND	•	LP Delay (CMPR ena)	XR2F/2D		
(12.40) PNL23 $n/a$			XR2F/2E		
<u>J3-49</u> <u>DNI 22</u> II/C			XR2F[3-0]		
<u>J3-48</u> DNI 21		LP Polarity	XR54[6]		
J3-46 DNIL 20 II/C			XR4F[7]		
		LP Active during V	XR51[7]		
$\xrightarrow{J3-43}$ PNL19 $n/c$		FLM Delay Disable	XR2F[7]		
PNL18 n/c		FLM Delay	XR2C		
$\sim 13-40$ $\sim PNL17$ n/c			XR54[7]		
$\begin{array}{c} \underline{J3-40}\\ \underline{J3-39} \end{array} \begin{array}{c} PNL16 \\ \underline{n/c} \end{array}$		Blank#/DE Polarity	XR54[0]		
			XR54[0] XR54[1]		
(13-37) PNL15 $n/c$		Blank#/DE CRT/FP			
<u>J3-37</u> DNI 14		Blank#/DE CR1/FP	XR51[2]		
$( J_{3-36} ) $ $( NL_{14} ) $ $n/c $ $n/c $		Alt Hsync Start (CR04)	XR19		
<u>J3-34</u> DNI 12		Alt Hsync End (CR05)	XR1A		
J3-33 DNI 11		Alt H Total (CR00)			
J3-31 PNI 10 I/C			XR65/64		
$( J_3 - 30)$ $( NL9)$ $n/c$		Alt Viouna Start (CR10)	AK03/04		
$\left(\begin{array}{c} J_{3-28} \\ \hline I_{2} 27 \end{array}\right) \xrightarrow{\text{FINL9}} \text{n/c}$		Alt Vsync Start (CR10)			
(J3-27) PINLo $n/c$		Alt Vsync End (CR11)			
•		Alt Hsync Polarity	XR55[6]		
J3-25 PNL7	LD0	Alt Vsync Polarity	XR55[7]		
$\int 12.24 \int PINL0$		Display Quality Reco	mmondotio	na	
TI2 22 Y PNLS				ons	
$\overline{12.01}$ PNL4		-	XR50[1-0]		
		FRC Option 1	XR53[2]		
$\left( \begin{array}{c} J3-19 \\ 12 18 \end{array} \right) $ PNL2		FRC Option 2	XR53[3]		
J3-18 DNI 1	(12) UD1	FRC Option 3	XR53[6]		
J3-16 DNI 0	(13) UD2	FRC Polynomial	XR6E[7-0]		
( <u>J3-15</u> ) <u>INLO</u>	UD3	Dither	XR50[3-2]		
GND					
JJ-17 CND		M Phase Change	XR5E[7]		
		M Phase Change Count	XR5E[6-0]		
<u>J3-20</u> J3-23 GND		<b>Compensation</b> Typical	Sottings		
( 13.26 ) UND					
			XR55[0]		
(13 32) $(10)$	n/c - 10 NC	V Compensation	XR57[0]		
12.25 GND	n/c - (6) NC	Fast Centering Disable	XR57[7]		
12 28 GND		H AutoCentering	XR55[1]		
12.41 UND		V AutoCentering			
$\begin{array}{c} J3-41 \\ I2 44 \\ \hline GND \end{array}$			XR57[1]		
JJ-44 GND		H Centering	XR56		
$J_{3-4/}$		V Centering	XR59/58		
( <u>J3-50</u> ) <u>GND</u>	$\sim$ 2 VSS	H Text Compression	XR55[2]		
$\overline{VDDSAFE}(+5V)$			XR55[2]		
(J3-1) VDDSAFE(+3V)		V Text Stretching			
-	• <u>19</u> EI		XR57[2]		
+12VSAFE	-20 EO	V Text Stretch Mode	XR57[4-3]		
(J3-2) +12VSAFE	,		XR57[5]		
		V Stretching Mode	XR57[6]		
<u>J3-3</u> <u>VEESAFE (±12 to ±45</u>	5) -19V 3 VLCD	V Line Insertion Height			
	<u> </u>	V H/W Line Replication			
		V Line Repl Height	XR5A[3-0]		

6554x Interface - Epson EG-9005F-LS (640x480 Monochrome LCD DD Panel)



		Programming Red	commend	ations	/Require	ements
DK6554x		Parameter	Register		Comment	
PCB		Panel Width	XR1C		(640 / 8)	
Connector						- 1
(J3-5) ENABKL n/c	Citizen G6481L-FF	Panel Height	XR65/68	IDFn -	480 - 1	
Keserved n/c	Panel	Panel Type	XR51[1-0]			
$\sim$ 12.8 $\prec$ BLANK#/DE n/c	Connector	Clock Divide (CD)	XR50[6-4]			
$\sim$ 13.7 $\sim$ M (ACDCLK)	9 DF	Shiftclk Div (SD)	XR51[3]			
$\xrightarrow{J_3-7}$ GND		Gray/Color Levels	XR4F[2-0]			
		TFT Data Width	XR50[7]			
SHFCLK		STN Pixel Packing	XR53[5-4]			
JJ-15 GND	(7) CP	Frame Accel Ena	XR6F[1]			
$\begin{array}{c} J3-14 \\ LP \end{array}$ (HS)						
JJ-10 CND	(8) LOAD	Output Signal Timing	VD 51151			
$J_{3-9}$ FIM (VS)		Shift Clock Mask (SM)				
J3-II CND	FRAME	LP Delay Disable	XR2F[6]			
( <u>J3-12</u> ) GIVD		LP Delay (CMPR ena)	XR2F/2D			
$\overline{PNL23}$ PNL23		LP Delay (CMPR disa)	XR2F/2E			
J3-49 DNI 22		LP Pulse Width	XR2F[3-0]			
J3-48 DNI 21		LP Polarity	XR54[6]			
J3-40 PNI 20		LP Blank	XR4F[7]			
<u>J3-45</u> <u>DNI 10</u> I/C		LP Active during V	XR51[7]			
J3-43 DNI 10		FLM Delay Disable	XR2F[7]			
		FLM Delay	XR2C			
$\begin{array}{c} 33-42 \\ \hline 33-40 \end{array}$ PNL17 $n/c$		FLM Polarity	XR54[7]			
$\xrightarrow{J3-40}$ PNL16 $n/c$		Blank#/DE Polarity	XR54[0]			
		Blank#/DE H-Only	XR54[1]			
(J3-37) PNL15 $n/c$		Blank#/DE CRT/FP	XR51[2]			
$\sim$ 12 26 $\sim$ PNL14 $n/c$						
$\sim$ 12 24 $\sim$ PNL13 $n/c$		Alt Hsync Start (CR04)				
$\sim$ 12 22 $\sim$ PNL12 $n/c$		Alt Hsync End (CR05)	XR1A			
$\sim 12.21$ $\sim PNL11$ $n/c$		Alt H Total (CR00)	XR1B			
$\sim 12.20$ $\sim PNL10$ $n/c$		Alt V Total (CR06)	XR65/64			
$\begin{array}{c} 33-30 \\ \hline 33-28 \end{array}$ $\begin{array}{c} PNL9 \\ \hline n/c \end{array}$		Alt Vsync Start (CR10)	XR65/66			
		Alt Vsync End (CR11)				
( <u>J3-27</u> ) <u>INL8</u> n/c		Alt Hsync Polarity	XR55[6]			
(12.25) PNL7		Alt Vsync Polarity	XR55[7]			
J3-23 PNI 6	(18) LD0					
$\begin{array}{c} J3-24 \\ \hline 12 22 \\ \hline PNL5 \end{array}$	<u> </u>	<b>Display Quality Recon</b>		<u>s</u>		
$\left( \begin{array}{c} J3-22 \\ I2 21 \end{array} \right)$ PNL4	(16) LD2	FRC	XR50[1-0]			
J3-21 DNI 3	LD3	FRC Option 1	XR53[2]			
J3-19 DNI 2		FRC Option 2	XR53[3]			
J3-18 PNI 1		FRC Option 3	XR53[6]			
J3-16 DNI 0		FRC Polynomial	XR6E[7-0]			
( <u>J3-15</u> ) <u>FINLO</u>	( <u>11</u> ) UD3	Dither	XR50[3-2]			
GND						
JJ-1/ CND		M Phase Change	XR5E[7]			
<u>J3-20</u> GND		M Phase Change Count	XR5E[6-0]			
J3-23 CND		Compensation Typical	Settings			
J3-20 CND	n/c - 6 NC	IL C	ND SSIOI			
$\xrightarrow{J3-29}$ GND	n/c - (6) NC n/c - (19) NC	V Compensation	XR55[0] XR57[0]	+		
(13 32) UND		, compensation		+		
<u>J3-35</u> <u>GND</u>	n/c - (20) NC	Fast Centering Disable	XR57[7]			
13 38 <u>UND</u>		H AutoCentering	XR55[1]			
-12.41 GND		V AutoCentering	XR57[1]			
13.44 UND		H Centering	XR56			
<u>I3 47</u> GND		V Centering	XR59/58			
$\xrightarrow{J3-47}$ GND	$\overline{3}$ VSS					
• • • •		H Text Compression	XR55[2]			
J3-1 VDDSAFE (+5V)	+ (5) DISPOFF#	H AutoDoubling	XR55[5]			
<u> </u>	$\downarrow$ $4$ $\downarrow$ $VDD$	V Text Stretching	XR57[2]			
(-12.2) +12VSAFE		V Text Stretch Mode	XR57[4-3]			
(J3-2) +12VSAFE		V Stretching	XR57[5]			
	2014	V Stretching Mode	XR57[6]			
VEESAFE (±12 to ±45)	5) + 28V	V Line Insertion Height				
$(J3-3) VEESAFE (\pm 12 to \pm 4.)$		V H/W Line Replication				
	-(2) VAA	V Line Repl Height	XR5A[3-0]			
		I . mile reprintegin				

6554x Interface - Citizen G6481L-FF (640x480 Monochrome LCD DD Panel)



DK6554x		Programming Rec	commenda		
PCB		Parameter	Register	Value	Comment
Connector		Panel Width	XRIC		(640 / 8) - 1
		Panel Height	XR65/68		480 - 1
		Panel Type	XR51[1-0]		DD
13-3 Reserved $n/c$		Clock Divide (CD)	XR50[6-4]		DD Dclk / 4
$I_{3-8}$ <u>BLANK#/DE</u> n/c				010	DCIK / 4
$\sim$ 13.7 $\sim$ M (ACDCLK) n/c	Sharp LM64P80	Shiftclk Div (SD)	XR51[3]	100	
$\xrightarrow{J3-7}$ GND Inc	Panel	Gray/Color Levels	XR4F[2-0]		16Level (61w/dith)
	Connector	TFT Data Width	XR50[7]	0	n/a
SHFCLK	(2) CD2	STN Pixel Packing	XR53[5-4]	0	n/a
GND	(3) CP2	Frame Accel Ena	XR6F[1]	1	Enabled
J3-14 IP (HS)					
J3-10 CND	(2) CP1	Output Signal Timing			
$J_{3-9}$ FIM (VS)		Shift Clock Mask (SM)			
J3-II CND	(1) s	LP Delay Disable	XR2F[6]	0	Enabled
() <u></u>		LP Delay (CMPR ena)	XR2F/2D	050h	
DNU 22		LP Delay (CMPR disa)	XR2F/2E	050h	
<u>J3-49</u> <u>PNL23</u> n/c		LP Pulse Width	XR2F[3-0]	Oh	
(12.49) PNL22 $p/q$		LP Polarity	XR54[6]	-	
$\sim 13.46$ $\sim PNL21$ n/c		LP Blank	XR4F[7]	0	
$\sim$ 12 45 $\sim$ PNL20 $n/c$		LP Active during V	XR51[7]	0	
$\frac{J_3-43}{J_3-43}$ PNL19 n/c		FLM Delay Disable	XR3F[7]	0	Enabled
$rac{12}{42}$ PNL18 $n/c$			XR2C		4 lines
		FLM Delay		04n	4 nnes
J3-40 DNI 16		FLM Polarity	XR54[7]		
(J3-39) PINL10 n/c		Blank#/DE Polarity	XR54[0]		
(12.27) PNL15 $n/c$		Blank#/DE H-Only	XR54[1]		
<u>J3-3/</u> DNI 1/		Blank#/DE CRT/FP	XR51[2]		
J3-30 DNI 12		Alt Harma Start (CD04)	<b>VD</b> 10	57h	
$\begin{array}{c c} \hline J3-34 \\ \hline 12 22 \\ \hline \end{array} \begin{array}{c} \hline PNL12 \\ \hline n/c \\ \hline n/c \\ \hline n/c \\ \hline \end{array}$		Alt Hsync Start (CR04)			
		Alt Hsync End (CR05)		19h	
PNLII $n/c$		Alt H Total (CR00)		59h	
PNL10 $n/c$			XR65/64	1E4h	
$\sim 13.28$ $\sim PNL9$ $p/c$		Alt Vsync Start (CR10)		1E0h	
33-28 PNL8 $n/c$		Alt Vsync End (CR11)	XR67[3-0]	1	
• <b>—</b> ••		Alt Hsync Polarity	XR55[6]	1	Negative
(J3-25) PNL7	DL0	Alt Vsync Polarity	XR55[7]	1	Negative
<u>J3-25</u> J3-24 <u>PNL6</u> <u>DNL5</u>					
		Display Quality Recon			
J3-22 DNL 4		FRC	XR50[1-0]	01	16-Frame FRC
J3-21 DNI 3	(15) DL3	FRC Option 1	XR53[2]	1	Set to 1
J3-19 DNI 2	(8) DU0	FRC Option 2	XR53[3]	1	Set to 1
J3-18 DNI 1	DU1	FRC Option 3	XR53[6]	0	n/a
J3-10 DNL 0	<u> </u>	FRC Polynomial	XR6E[7-0]	26h	
(	(11) DU3	Dither	XR50[3-2]	01	256-color modes
GND					
		M Phase Change	XR5E[7]	1	Every other frame
[13-20] GND		M Phase Change Count	XR5E[6-0]	00h	n/a
13 23 GND		Common section Trunical	Catting and		
<u>13 26</u> <u>GND</u>		Compensation Typical		1	<b>F</b> 11 1
		H Compensation	XR55[0]	1	Enabled
(13 32) $(10)$		V Compensation	XR57[0]	1	Enabled
(12.25 ) UND		Fast Centering Disable	<b>VD57</b> [7]	0	Enabled
		H AutoCentering			
JS-30 GND			XR55[1]	0	Disabled
J3-41 J CNID		V AutoCentering	XR57[1]	1	Enabled
J3-44 GND		H Centering	XR56	00h	No left border
J3-4/ CND		V Centering	XR59/58	000h	No top border
( <u>J3-50</u> ) <u>GND</u>	6VSS	H Text Compression	XR55[2]	1	Enabled
$\overline{(12.1)}$ VDDSAFE (+5V)		H AutoDoubling	XR55[2]		Enabled
J3-1 VDDSAFE (+5V)	• <u>5</u> VDD			1	Disabled
	-(-4) DISP	V Text Stretching	XR57[2]	0	
(J3-2) +12VSAFE		V Text Stretch Mode	XR57[4-3]	11	DS+TF,TF,DS
• • • •		V Stretching	XR57[5]	0	Disabled
<u></u>	$\frac{1}{10} -18V$ 7 VEE	V Stretching Mode	XR57[6]	0	n/a
		V Line Insertion Height			16 – 1
		V H/W Line Replication		0	Disabled
		V Line Repl Height	XR5A[3-0]	0	n/a
		¥			

E.

6554x Interface-Sharp LM64P80 (640x480 Monochrome LCD DD Panel)



DK6554x		Programming Rec	ommenda	ations/Requirements
PCB		Parameter	Register	Value Comment
		Panel Width	XRIC	4Fh (640 / 8) - 1
Connector		Panel Height	XR65/68	10Fh 480 - 1
(J3-5) ENABKL n/c	Sanyo LCM-6494-24NTK	Panel Type	XR51[1-0]	1D1 II 400 - 1
Keserved n/c	Panel			
$I_{3-8}$ <u>BLANK#/DE</u> n/c	Connector	Clock Divide (CD)	XR50[6-4]	
$\xrightarrow{JJ-0}$ <u>M (ACDCLK)</u> $M^{\circ}$	<u> </u>	Shiftclk Div (SD)	XR51[3]	
$\rightarrow 33-7$ GND	<u>CIN2-10</u> M	Gray/Color Levels	XR4F[2-0]	
		TFT Data Width	XR50[7]	
J3-13 SHFCLK	<u>CN1-5</u> CL2	STN Pixel Packing	XR53[5-4]	
33-13 GND	$(\underline{-CNI-J})CL2$	Frame Accel Ena	XR6F[1]	
$\begin{array}{c} 33-14 \\ \hline J3-10 \end{array}$ $\begin{array}{c} LP \\ \hline CND \end{array}$ (HS)	<u>CN1-3</u> CL1	Output Signal Timing		
	$-(\underline{CNI-5})CLI$		VDC1[C]	
$\left\{ \begin{array}{c} J3-9 \\ FLM \end{array} \right\}$ FLM (VS)		Shift Clock Mask (SM)		
J3-II CND	<u> </u>	LP Delay Disable	XR2F[6]	
( <u>J3-12</u> ) GND		LP Delay (CMPR ena)	XR2F/2D	
(12.40) PNL23 $n/c$			XR2F/2E	
J3-49 PNI 22		LP Pulse Width	XR2F[3-0]	
$\begin{array}{c c} & \underline{J3-48} \\ \hline & \underline{J2-46} \\ \hline \end{array} \begin{array}{c} \underline{PNL21} \\ \underline{PNL21} \\ \underline{PNL21} \end{array} \begin{array}{c} n/c \\ n/a \end{array}$		LP Polarity	XR54[6]	
		LP Blank	XR4F[7]	
$\begin{array}{c} 33-40 \\ \hline 33-45 \end{array} \begin{array}{c} PNL20 \\ \hline n/c \end{array}$		LP Active during V	XR51[7]	
PNL19 n/c		FLM Delay Disable	XR2F[7]	
PNL18 n/c		FLM Delay	XR2C	
PNL1/ n/c		FLM Polarity	XR54[7]	
$\xrightarrow{J3-40}$ PNL16 $n/c$		Blank#/DE Polarity	XR54[0]	
		Blank#/DE H-Only	XR54[1]	
<u>J3-37</u> <u>PNL15</u> n/c		Blank#/DE CRT/FP	XR51[2]	
13.36 PNL14 $n/c$		Blaik#/DE CR1/I'I	ΔΚ51[2]	
$\begin{array}{c} 33-30 \\ \hline 33-34 \end{array} \xrightarrow{\text{PNL13}} \text{n/c}$		Alt Hsync Start (CR04)	XR19	
		Alt Hsync End (CR05)		
		Alt H Total (CR00)	XR1B	
$\left( \begin{array}{c} J3-31 \\ 12 20 \end{array} \right) \xrightarrow{11} PNL10 $ n/c			XR65/64	
J3-30 PNI 9		Alt Vsync Start (CR10)		
J5-20 DNI 8		Alt Vsync End (CR11)		
(J3-27) n/c		Alt Hsync Polarity	XR55[6]	
(12.25) PNL7		Alt Vsync Polarity	XR55[7]	
J3-23 DNL 6	<u>(CN2-12</u> ) LD0			
J3-24 PNI 5	<u>CN2-13</u> LD1	<b>Display Quality Recon</b>		
J3-22 DNI 4	<u>(CN2-14</u> ) LD2	FRC	XR50[1-0]	
J3-21 PNI 3	<u>(CN2-15</u> ) LD3	FRC Option 1	XR53[2]	
J3-19 J DNI 2	<u>(CN1-8</u> ) UD0	FRC Option 2	XR53[3]	
J3-18 DNI 1	<u> </u>	FRC Option 3	XR53[6]	
J3-16 DNL 0	<u> </u>	FRC Polynomial	XR6E[7-0]	
( <u>J3-15</u> ) <u>FINLO</u>	<u> </u>	Dither	XR50[3-2]	
GND				
$\left( \begin{array}{c} J3-17 \\ H2 20 \end{array} \right) \begin{array}{c} GND \end{array}$		M Phase Change	XR5E[7]	
J3-20 GND	$n/c - (\underline{CN1-7}) NC$	M Phase Change Count	XR5E[6-0]	
J3-23 CND	$n/c - (\underline{CN2-21}) NC$	Compensation Typical	Settings	
<u>J3-20</u> GND		H Compensation	XR55[0]	
J3-29 CND	n/c (CN2-24) VO	V Compensation	XR55[0]	
$\left( \begin{array}{c} J3-32 \\ H2 & 25 \end{array} \right) \xrightarrow{\text{GIND}}$	$\frac{1}{100}$ $\frac{1}{100}$ $\frac{1}{100}$ $\frac{1}{100}$	1	711037[0]	
		Fast Centering Disable	XR57[7]	
( J3-35 ) GND	CN2-20 VSS	H AutoCentering	XR55[1]	
$\begin{array}{c} 33-36 \\ \hline 33-41 \\ \hline \end{array} \begin{array}{c} \text{GND} \\ \hline \end{array}$	CN2-19 VSS	V AutoCentering	XR57[1]	
GND GND	<u>CN1-6</u> VSS	H Centering	XR56	
GND GND	CN1-4 VSS	V Centering	XR59/58	
$\xrightarrow{J3-47}$ GND	$\sim$ $(CN1-2)$ VSS			
• • • •		H Text Compression	XR55[2]	
(J3-1) VDDSAFE (+5V)	• (CN2-16) VDD	H AutoDoubling	XR55[5]	
	$\leftarrow CN2-17$ VDD	V Text Stretching	XR57[2]	
(J3-2) +12VSAFE	(CN2-25) DISPOFF#	V Text Stretch Mode	XR57[4-3]	
• •		V Stretching	XR57[5]	
<u>J3-3</u> <u>VEESAFE (±12 to ±45</u>	$$ $$	V Stretching Mode	XR57[6]	
<u> </u>	(CN2-22) VEE	V Line Insertion Height		
		V H/W Line Replication		
		V Line Repl Height	XR5A[3-0]	1
		v		

6554x Interface - Sanyo LCM-6494-24NTK (640x480 Monochrome LCD DD Panel)



$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	DK6554x		Programming Rec			
Connector         Panel         Widh         RR (#0 / 8) - 1           33-5         Reserved         n°c         Panel         Topic         Panel         Panel         Topic         Panel						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Panel Width	XR1C	4Fh	(640 / 8) - 1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ENADVI		Panel Height	XR65/68	1DFh	480 - 1
13:4         BLANKAPDE         DC           13:4         BLANKAPDE         DC           13:5         FILAKIAPDE         DC           13:6         Connector         Thitachi LMG5364XUPC         GrayCalor Levels         XR8172-01           13:1         SHPCLK         3         CP         Statistic Loc Massimum         Statistic Loc Massimum           13:1         CD         GND         3         CP         Statistic Loc Massimum         Statistic Loc Massimum           13:1         CD         GND         1         FRAME         Statistic Loc Massimum         Statistic Loc Massimum           13:1         CMD         1         FRAME         Thomas         Statistic Loc Massimum         Statistic Loc Massimum           13:29         PNL23         n°c         N°c         Statistic Loc Massimum         Statistic Loc Massimum <td>J3-5 Percented I/C</td> <td></td> <td>Panel Type</td> <td>XR51[1-0]</td> <td></td> <td></td>	J3-5 Percented I/C		Panel Type	XR51[1-0]		
13-3         M. (ACDCLK).         DC         Hitakii LMG3364XUFC         Shiftek Div (SD)         X83[13]           33-6         GND         Panel         Connector         Staffek Div (SD)         X83[13]           33-6         GND         Staffek Div (SD)         X83[13]         Graphic Connector           33-13         GND         Staffek Div (SD)         X83[14]         Graphic Connector           33-13         GND         Staffek Div (SD)         X83[15]         Graphic Connector           33-14         GND         Staffek Div (SD)         X83[15]         Graphic Connector           33-19         FIM         CVS         FRAME         Staffek Div (SD)         X83[16]           33-19         PL32         n/c         Staffek Div (SD)         X83[17]         FL           33-40         PNL19         n/c         FAired Graphic X827[26]         FL         P Delay CMP Connector         FL         P Delay CMP Connector         FL         P Delay CMP Connector         FL         FL         P Delay CMP Connector	$J_{3-4}$ DLANK#/DE					
13:7       Child Construction       Panel       Connector $33:13$ SHPCLK       Connector       Connector $33:13$ GND       CO       SHPCLK       SHPCLK $33:14$ LP       (HS)       CO       CO $33:14$ LP       (HS)       CO       CO $33:10$ GND       CO       Instantian State       SHPCLK $33:10$ GND       CO       Instantian State       SHPCLK $33:10$ GND       Instantian State       SHPCLG       SHPCLG $33:42$ PNL23       n/c       IP       Polay (CMPR disa)       NR27/20 $13:44$ PNL23       n/c       IP       Polay (CMPR disa)       NR27/21 $13:45$ PNL3       n/c       IP       Polay (CMPR disa)       NR27/21 $13:45$ PNL18       n/c       IP       Polay (CMPR disa)       NR27/21 $13:45$ PNL14       n/c       IP       Polay (CMPR disa)       NR27/21 $13:45$ PNL15       IN       IP       Polay (CMPR disa)       NR27/21 $13:45$ PNL14       n/c       IP       Polay	$J_{3-0}$ M (ACDCLK) II/C	Hitachi I MC5364YUEC				
J3-6       SHFCLK       Commettor         J3-13       GND       GND       Trf Data Withk XR50[7]         J3-14       GND       GND       Financ Ascel Ena XR60[1]         J3-10       GND       C       LOAD         J3-10       GND       C       Data Sign (GND)         J3-10       GND       C       Data Sign (GND)         J3-10       GND       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-10       GND       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-10       GND       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-10       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-10       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-10       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-20       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-22       Fining XR51[2]       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]       Financ Ascel Ena XR60[1]         J3-23       Fining XR51[2]       Fining XR51[2]       Financ Ascel Ena XR60[1]       Fining XR51[2] <td>J3-/ CND</td> <td></td> <td></td> <td></td> <td></td> <td></td>	J3-/ CND					
SHPCLK         Containing         STN Pixel Packing         XRS3[5:4]           33:13         GD         GD         Time Accel Packing         XRS3[5:4]           33:10         GND         2         LOAD         Sinf Clock Mask (SM) (SM) (SM) (GM)           33:10         GND         1         FRAME         Sinf Clock Mask (SM) (SM) (SM) (GM)           33:40         PNL23         n/c         Sinf Clock Mask (SM) (SM) (SM) (GM)         FRAPCD           33:40         PNL22         n/c         FRAPCD         FRAPCD         FRAPCD           34:40         PNL23         n/c         FRAPCD         FRAPCD         FRAPCD           34:40         PNL23         n/c         FRAPCD         FRAPCD         FRAPCD           34:45         PNL3         n/c         FRAPCD         FRAPCD         FRAPCD           35:30         PNL16         n/c         FRAPCD         FRAPCD         FRAPCD           35:33         PNL16         n/c         FRAPCD         FRAPCD         FRAPCD           35:33         PNL17         n/c         FRAPCD         FRAPCD         FRAPCD           35:33         PNL16         n/c         FRAPCD         FRAPCD         FRAPCD         FRAPCD	(J3-6) <u>GND</u>					
3:14       GKD       3       CP       Frame Accel Ena       XKR6[1]         3:14       LP       (HS)       2       LOAD         3:14       GKD       1       FRAME       SkR6[1]       SkR6[1]         3:13       GKD       1       FRAME       SkR6[1]       SkR6[1]         3:43       PNL23       n/c       1       FRAME       SkR2[2]       1         1:44       GKD       n/c       1       FRAME       SkR2[1]       SkR2[2]       1         1:3:40       PNL23       n/c       1       FRAME       SkR2[1]       SkR2[1]       1         1:4:3       SkR2[1]       n/c       1       FRAME       SkR2[1]       1       1         1:4:4       NC       1       FRAME       SkR2[1]       1		Connector				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		<u>3</u> CP				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	GND		Frame Accel Ena	AROF[1]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(13.10) LP (HS)	- $2$ LOAD	Output Signal Timing	or and the second se		
11       Delay Diable       XR2F(6)         13:12       Delay (CMPR cna)       XR2F/2         13:49       PNL23       n/c         13:49       PNL22       n/c         13:49       PNL22       n/c         13:49       PNL21       n/c         13:49       PNL21       n/c         13:40       PNL21       n/c         13:41       PNL21       n/c         13:42       PNL16       n/c         13:30       PNL16       n/c         13:37       PNL16       n/c         13:39       PNL16       n/c         13:30       PNL16       n/c         13:31       PNL11       n/c         13:32       PNL11       n/c         13:33       PNL11       n/c         13:34       PNL11       n/c         13:32       PNL19       n/c         13:32       PNL19       n/c         13:32       PNL19       n/c         13:32       PNL19       n/c         13:33       PNL11       n/c         13:34       PNL10       10         13:32       PNL5       14       102 </td <td>K I2 O K GND</td> <td></td> <td></td> <td></td> <td></td> <td></td>	K I2 O K GND					
13.12       GND       LP Delay (CMPR dis) XR2F2D         13.49       PNL23       n/c         13.49       PNL22       n/c         13.449       PNL21       n/c         13.445       PNL21       n/c         13.446       PNL21       n/c         13.457       PNL10       n/c         13.457       PNL17       n/c         13.440       PNL17       n/c         13.450       PNL16       n/c         13.450       PNL16       n/c         13.450       PNL16       n/c         13.450       PNL16       n/c         13.339       PNL16       n/c         13.330       PNL11       n/c         13.331       PNL10       n/c         13.322       PNL5       13         13.221       PNL5       13         13.221       PNL5       14       LD0         13.32       PNL0       15       LD0         13.32       PNL0       15       LD0         13.32       PNL1       0       UD0         13.32       PNL1       0       UD0         13.32       PNL0       15	FLM (VS)	FRAME				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	<u></u>		LP Delay (CMPR disa)			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
13:46       PNL21       n/c         13:43       PNL19       n/c         13:44       PNL19       n/c         13:44       PNL17       n/c         13:45       PNL16       n/c         13:44       PNL17       n/c         13:33       PNL15       n/c         13:33       PNL14       n/c         13:34       PNL12       n/c         13:34       PNL12       n/c         13:35       PNL11       n/c         13:34       PNL11       n/c         13:35       PNL11       n/c         13:35       PNL12       n/c         13:34       PNL12       n/c         13:35       PNL14       n/c         13:34       PNL10       n/c         13:35       PNL6       13         13:22       PNL6       13         13:24       PNL5       13         13:25       PNL2       8         13:31       PNL12       9         13:32       GND       15       10         13:23       PNL0       10       10         13:34       PNL1       9       10						
13:45       PNL10       n°C         13:43       PNL18       n°C         13:43       PNL18       n°C         13:44       PNL16       n°C         13:43       PNL16       n°C         13:44       PNL15       n°C         13:45       PNL14       n°C         13:37       PNL14       n°C         13:38       PNL12       n°C         13:39       PNL112       n°C         13:31       PNL11       n°C         13:32       PNL10       n°C         13:33       PNL10       n°C         13:34       PNL10       n°C         13:32       PNL3       n°C         13:32       PNL9       n°C         13:32       PNL9       n°C         13:32       PNL9       10         13:32       PNL9       12         13:32       PNL0       13         13:32       PNL1       10         13:32       PNL1       10         13:32       PNL0       10         13:32       PNL0       10         13:32       GND       10         13:32       GND						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-40 PNI 20					
13-42       PNL18       0°C         13-42       PNL16       n°C         13-30       PNL16       n°C         13-30       PNL16       n°C         13-31       PNL15       n°C         13-32       PNL14       n°C         13-33       PNL12       n°C         13-34       PNL12       n°C         13-35       PNL12       n°C         13-36       PNL12       n°C         13-37       PNL12       n°C         13-38       PNL10       n°C         13-32       PNL9       n°C         13-32       PNL9       1°C         13-32       PNL9       1°C         13-32       PNL0       1°C         13-32       PNL2       1°C         13-32       PNL2       1°C         13-32       PNL0       1°C         13-32       PNL0       1°C         13-32       PNL0       1°C         13-32       GND	J3-45 DNI 10					
13-40       PNL17       n°c         13-30       PNL16       n°c         13-37       PNL14       n°c         13-37       PNL13       n°c         13-30       PNL14       n°c         13-30       PNL13       n°c         13-30       PNL11       n°c         13-30       PNL0       n°c         13-32       PNL6       13         13-32       PNL6       13         13-32       PNL3       14         10       D12       PNL3         13-10       PNL0       10         13-22       GND       GND<	J3-43 DNI 18					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>J3-42</u> DNI 17					
J3-39       n/c       Biahk#/DE       Polarity       XRS4[0]         J3-37       PNL 14       n/c       Biahk#/DE       Hold NRS4[1]         J3-36       PNL 13       n/c       Alt Hsyne End (CR05) XR1A       Alt Hsyne End (CR05) XR1A         J3-37       PNL 10       n/c       Alt Hsyne End (CR05) XR1A       Alt Hsyne End (CR05) XR1A         J3-37       PNL 10       n/c       Alt Hsyne Start (CR06) XR165/64       Alt Vsyne End (CR05) XR1A         J3-27       PNL 6       13       LD1       Dispay Ouality       XR55[6]         J3-27       PNL 6       13       LD1       Dispay Ouality       XR55[6]         J3-27       PNL 6       13       LD1       Dispay Ouality       XR55[6]         J3-27       PNL 6       13       LD1       Dispay Ouality Recommendations         J3-22       PNL 4       15       LD3       FRC Option 1       XR53[2]         J3-19       PNL 1       9       UD1       FRC Option 2       XR53[3]         J3-17       GND       H       UD1       FRC Option 3       XR53[6]         J3-32       GND       GND       FRC Option 3       R55[1]       M         J3-323       GND       GND       FRC Option	$J_{3-40}$ DNU 16		FLM Polarity	XR54[7]		
I3.37       PNL15       n/c         I3.36       PNL14       n/c         I3.36       PNL12       n/c         I3.33       PNL12       n/c         I3.33       PNL10       n/c         I3.33       PNL10       n/c         I3.33       PNL19       n/c         I3.34       PNL10       n/c         I3.35       PNL10       n/c         I3.37       PNL6       I3         I3.22       PNL6       I3         I3.22       PNL4       I5         I3.22       PNL4       I5         I3.31       PNL2       9         I3.31       PNL2       9         I3.32       PNL3       I5         I3.31       PNL4       I5         I3.31       PNL4       I5         I3.31       PNL2       9         I3.31       PNL3       8         I3.31       PNL1       I0         I3.32       GND       I1         I3.33       PNL1       I0         I3.34       PNL1       I0         I3.35       GND       I1         I3.36       PNL0       I1	( J3-39 ) - PNL10 - n/c		Blank#/DE Polarity	XR54[0]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	•		Blank#/DE H-Only	XR54[1]		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Blank#/DE CRT/FP	XR51[2]		
I3-34       PNL13       n/c         I3-33       PNL11       n/c         I3-33       PNL10       n/c         I3-30       PNL10       n/c         I3-30       PNL9       n/c         I3-30       PNL9       n/c         I3-27       PNL8       n/c         I3-28       PNL6       I3         I3-29       PNL4       IA         I3-21       PNL4       IA         I3-22       PNL4       IA         I3-21       PNL1       IA         I3-21       PNL1       IA         I3-10       PNL2       9         I3-16       PNL1       IA         I3-16       PNL1       IA         I3-20       GND       GND         I3-22       GND       IA         I3-23       GND       IA         I3-20       GND       GND         I3-22       GND       IA         I3-23       GND       IA         I3-24       GND       IA         I3-25       GND       IA         I3-26       GND       IA         I3-32       GND       IA	$\int 13.36 \int \frac{PNL14}{n/c} n/c$					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\sim$ 13.34 PNL13 $n/c$					
13-31       PNL11       n'c         13-30       PNL19       n'c         13-30       PNL9       n'c         13-30       PNL9       n'c         13-20       PNL9       n'c         13-21       PNL6       13         13-22       PNL6       13         13-24       PNL5       14         LD2       LD0       LD1         13-21       PNL1       15         13-19       PNL1       10         13-19       PNL1       10         13-16       PNL1       10         13-15       GND       11         13-23       GND       13         13-26       GND       11         13-26       GND       13         13-26       GND       13         13-26       GND       13         13-27       GND       M Phase Change Count (RSE)[-0]         13-32       GND       13         13-26       GND       14         13-27       GND       14         13-28       GND       14         13-29       GND       14         13-20       GND       15 </td <td>13 33 PINLIZ <math>n/c</math></td> <td></td> <td></td> <td></td> <td></td> <td></td>	13 33 PINLIZ $n/c$					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\rightarrow 12 21 \rightarrow PNLII$ n/a					
13-28       PNL9       n/c $13-27$ PNL8       n/c $13-27$ PNL7       12 $13-27$ PNL6       13 $13-27$ PNL6       13 $13-27$ PNL5       14 $13-29$ PNL4       14 $13-29$ PNL3       14 $13-29$ PNL1       15 $13-19$ PNL1       9 $13-16$ PNL0       10 $13-16$ PNL0       10 $13-16$ PNL0       10 $13-16$ PNL0       10 $13-17$ GND       GND $13-20$ GND       11 $13-20$ GND       11 $13-20$ GND       13 $13-20$ GND       13 $13-32$ GND       13 $13-47$	$\sim 12.20$ $\sim PNL10$ p/c					
J3:20       PNL8       n/c         J3:21       PNL7       12       LD0         J3:22       PNL6       13       LD1         J3:22       PNL4       14       LD2         J3:22       PNL3       13       LD1         J3:22       PNL4       14       LD2         J3:21       PNL2       8       UD0       FRC Option 1       XR53[2]         J3:16       PNL1       9       UD1       FRC Option 2       XR53[3]       FRC Option 3       XR53[2]         J3:15       PNL0       10       UD2       FRC Option 3       XR55[6]       M         J3:23       GND       GND       M Phase Change       XR55[6]       M         J3:23       GND       GND       M Phase Change       XR55[0]       M         J3:32       GND       GND       GND       KR57[0]       M       Fast Centering Disable       KR57[1]         J3:44       GND       GND       GND       KR56       V       V Compensation       KR55[2]       H         J3:44       GND       GND       GND       KR56       V       V contering       KR55[2]       H       AutoCentering       KR55[2]       H			Alt Vsync Start (CR10)	XR65/66		
J3-27       m c       Air Hsync Polarity       XR55[6]         J3-25       PNL7       12       LD0         J3-24       PNL5       13       LD1         J3-21       PNL4       15       LD2         J3-19       PNL2       8       UD0       FRC Option 1       XR53[2]         J3-19       PNL1       9       UD1       FRC Option 2       XR53[3]         J3-16       PNL1       10       UD2       FRC Option 3       XR53[6]         J3-17       GND       11       UD3       UD3       FRC Polynomial       XR6[7-0]         J3-20       GND       11       UD3       UD4       FRC Polynomial       XR6[7-0]         J3-23       GND       GND       Hase Change       XR55[0]       Compensation       XR55[0]         J3-32       GND       GND       Fast Centering       XR55[1]       MatoCentering       XR55[1]         J3-34       GND       GND       GND       KS5[5]       H Compensation       XR55[2]         J3-44       GND       GND       GND       KS5[5]       VatoCentering       XR55[2]         J3-2       HAD       HASE       Compensation       XR55[2]       H AutoCenteri			Alt Vsync End (CR11)	XR67[3-0]		
J3-25 J3-24 PNL6       PNL7 PNL5       I2 LD0 LD1 LD1 LD2       LD0 LD1 LD2       Alt Vsync Polarity       XR55[7]         J3-22 J3-12 J3-19 J3-16 J3-16 PNL2       PNL4       14 LD2       LD3 FRC Option 1       Statistical Alt Vsync Polarity       XR55[7]         J3-19 J3-16 J3-16 J3-16 J3-20 GND       PNL1       15 UD1       UD1 HRC Option 2       XR53[3]       FRC Option 1       XR53[6]         J3-16 J3-20 GND       GND       10 J3-20 GND       UD2       FRC Option 3       XR53[6]       FRC Polynomial XR5E[7-0]         J3-20 GND       GND       10 J3-20 GND       M Phase Change XR5E[7]       M Phase Change XR5E[7]         J3-20 GND       GND       GND       GND       XR50[3-2]         J3-26 GND       GND       GND       XR55[0]       Compensation XR55[0]         J3-32 GND       GND       GND       XR57[1]       H AutoCentering XR55[1]         J3-44 GND       GND       GND       XR55[1]       V AutoCentering XR55[1]         J3-47 J3-50       VDD       M Phase Change XR55[2]       H AutoDoubling XR55[2]       H AutoDoubling XR55[2]         J3-1       VDDSAFE (+5V)       5 VDD       DISPOFF#       H Text Compression XR55[2]       V Text Stretch Mode XR57[4-3]         J3-3       VEESAFE (±12 to ±45) -23V       7       VEE <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PNL7					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			Display Quality Reco		ons	
13-19       PNL3       15       LD5       FRC Option 1       XR53[2]         13-18       PNL1       9       UD1       FRC Option 2       XR53[6]       FRC Option 3       XR53[6]         13-16       PNL0       10       UD2       FRC Option 3       XR53[6]       FRC Option 3       XR53[6]         13-16       PNL0       10       UD2       FRC Option 3       XR53[6]       FRC Option 3       XR53[6]         13-17       GND       11       UD3       FRC Option 3       XR53[6]       FRC Option 3       XR53[6]         13-20       GND       11       UD3       Whase Change Count XR5E[6-0]       M Phase Change Count XR5E[6-0]       M Phase Change Count XR55[0]       M Phase Change Count XR55[			-			
13-18       PNL2       9       UD1       FRC Option 2       XR53[3]         13-16       PNL1       10       UD2       FRC Option 3       XR53[6]         13-17       GND       11       UD3       FRC Option 3       XR53[6]         13-17       GND       11       UD3       FRC Option 3       XR53[6]         13-17       GND       11       UD3       Where the second se	J3-21 DNI 3			XR53[2]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-19 DNI 2			XR53[3]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-18 PNI 1		FRC Option 3	XR53[6]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-16 DNI 0		FRC Polynomial	XR6E[7-0]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	( <u>J3-15</u> ) <u>11(10</u>	(11) UD3	Dither	XR50[3-2]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	GND					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			M Phase Change	XR5E[7]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			M Phase Change Count	XR5E[6-0]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			Companyation Typica	Sottings		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	U2 20 GND					
J3-35GNDJ3-38GNDJ3-41GNDJ3-41GNDJ3-47GNDJ3-47GNDJ3-506VSSH CenteringXR57[1]H CenteringXR56V CenteringXR59/58VDD5VDDV CenteringXR55[2]H AutoDoublingXR55[5]V Text StretchingXR57[2]V Text StretchingXR57[4-3]VEESAFE ( $\pm 12$ to $\pm 45$ )-23V7VEEV StretchingXR57[6]V Line Insertion HeightXR59[3-0]V H/W Line ReplicationXR59[7]			v Compensation	XK5/[0]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	12 25 GND		Fast Centering Disable	XR57[7]		
I3-41GNDI3-41GNDI3-41GNDI3-47GNDGND6VSSV AutoCenteringXR57[1]I3-1VDDSAFE (+5V)I3-15VDD5VDD4DISPOFF#I3-2+12VSAFEn/cI3-3VEESAFE (±12 to ±45)-23V7VEE <td><u>12 20</u> UND</td> <td></td> <td></td> <td></td> <td></td> <td></td>	<u>12 20</u> UND					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	I2 41 GND					
J3-47       GND         J3-50       GND         GND       6         VSS       H Text Compression         XR55[2]       H AutoDoubling         XR55[5]       VDD         J3-2       +12VSAFE         n/c       V Text Stretching         XR57[2]       V Text Stretching         V Stretching       XR57[4-3]         V Stretching       XR57[5]         V Stretching       XR57[6]         V Line Insertion Height XR59[3-0]         V H/W Line Replication XR59[7]						
J3-50       OND       6       VSS         J3-1       VDDSAFE (+5V)       5       VDD         J3-2       +12VSAFE       n/c         J3-3       VEESAFE (±12 to ±45)       -23V       7         VEESAFE       (±12 to ±45)       -23V       7         VEESAFE       (±12 to ±45)       -23V       7         VEESAFE       (±12 to ±45)       -23V       7         VEESAFE       (±12 to ±45)       -23V       7         VEESAFE       (±12 to ±45)       -23V       7         VEE       VEE       VEE       VEE         VEE       VEE       VEE       VEE         VEE       VEE       VEE       VEE						
J3-30       VDDSAFE (+5V)       0       VSS         J3-1       VDDSAFE (+5V)       5       VDD         J3-2       +12VSAFE       n/c       VEESAFE (±12 to ±45)       -23V         J3-3       VEESAFE (±12 to ±45)       -23V       7       VEE         V Stretching Mode       XR57[5]       VSS         V Line Insertion Height XR59[3-0]       V Line Insertion Height XR59[7]			v Centernig	AR39/38		
J3-1       VDDSAFE (+5V)       5       VDD         J3-2       +12VSAFE       n/c       VText Stretching       XR57[2]         J3-3       VEESAFE (±12 to ±45)       -23V       7       VEE       VEE         Value       VID       VID       VID       VID       VID         VID       VID       VID       VID       VID       VID       VID         VID <td>()</td> <td></td> <td>H Text Compression</td> <td>XR55[2]</td> <td></td> <td></td>	()		H Text Compression	XR55[2]		
J3-2       +12VSAFE       n/c         J3-3       VEESAFE (±12 to ±45)       -23V       7         VEE       VEE       VEE       VEE	$\overline{VDDSAFE}(+5V)$					
J3-2     +12VSAFE     n/c     V Text Stretch Mode     XR57[4-3]       J3-3     VEESAFE (±12 to ±45)     -23V     7     VEE     V Stretching     XR57[6]       V Line Insertion Height XR59[3-0]     V H/W Line Replication XR59[7]     V						
VEESAFE (±12 to ±45)     -23V     7     VEE       V Stretching     XR57[5]       V Stretching     VR57[6]       V Line Insertion Height     XR59[3-0]       V H/W Line Replication     XR59[7]	+12VSAFE	$-(\underline{4})$ DISPOFF#				
Uses       VEESAFE (±12 to ±45)       -23V       7       VEE       V Stretching Mode       XR57[6]         V Line Insertion Height       XR59[3-0]       V	$J_{3-2}$ $n/c$					
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	$\sim$ VFFSAFE (+12 to ±45	-23V				
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	(J3-3) YEBSATE (±12 to ±43	<u>, 23, (</u> 7 ) VEE				
	-					
V Line Repl Height XK5A[3-0]						
			v Line Repl Height	AK5A[3-0]		

6554x Interface - Hitachi LMG5364XUFC (640x480 Monochrome LCD DD Panel)



Value Comment

**Recommendations/Requirements** 

Register

		Programming
DK6554x PCB		Parameter
Connector		Panel Width
(J3-5) ENABKL n/c	Sanyo LCM-5491-24NAK	Panel Height
Keserved n/c	Panel	Panel Type
BLANK#/DE n/c	Connector	Clock Divide (CD) Shiftclk Div (SD)
$\xrightarrow{J_3-7}$ M (ACDCLK) $\stackrel{\text{IIII}}{\longrightarrow}$ GND	<u>2</u> M	Gray/Color Levels
(		TFT Data Width
J3-13 SHFCLK	6 CL2	STN Pixel Packing
I2 14 GND		Frame Accel Ena
<u>I3-10</u> LP (HS)	4 CL1	<b>Output Signal Tin</b>
$\downarrow J3-9$ GND $\downarrow J3-9$ FLM (VS)		Shift Clock Mask
J3-II CND	() FLM	LP Delay Disable
<u></u>		LP Delay (CMPR e
<u>J3-49</u> <u>PNL23</u> n/c		LP Delay (CMPR d LP Pulse Width
I3.48 PNL22 $n/c$		LP Polarity
$\overline{\text{J3-46}}$ <u>PNL21</u> n/c		LP Blank
J3-45 PNI 19		LP Active during V
$\begin{array}{c c} \underline{J3-43} \\ \underline{J3-42} \\ \underline{PNL18} \\ \underline{n/c} \\ \underline{n/c} \end{array}$		FLM Delay Disable
$\begin{array}{c} J3-42 \\ \hline J3-40 \end{array}$ PNL17 $n/c$		FLM Delay FLM Polarity
$\xrightarrow{J3-40}$ PNL16 $n/c$		Blank#/DE Polarity
PNL15 (LD0)		Blank#/DE H-Only
J3-37 DNI 14 (LD1)	(17) LD0	Blank#/DE CRT/FF
J3-30 PNI 13 (LD2)	$ \begin{pmatrix} 18 \\ 10 \end{pmatrix}$ LD1	Alt Hsync Start (C
$\sim 13-34$ PNL12 (LD3)	$\begin{array}{c} \underline{19} \\ \underline{20} \\ \underline{19} \\ \underline{103} \\$	Alt Hsync End (Cl
$\sim$ I3 31 $\sim$ PNL11 (LD4)		Alt H Total (C
$\begin{array}{c c} \hline J3-31 \\ \hline J3-30 \\ \hline PNL9 \\ \hline LD6 \\ \hline \end{array}$	(22) LD5	Alt V Total (Cl
J3-28 DNI 8 (LD7)	<u></u> LD6	Alt Vsync Start (C Alt Vsync End (C
(J3-27) INL8 (LD7)	(24) LD7	Alt Hsync Polarity
<u>J3-25</u> PNL7 (UD0)	9 UD0	Alt Vsync Polarity
(13-24) PINLO (UDI)		Display Quality <b>F</b>
PNL5 (UD2) J3-22 PNL4 (UD3)	UD2	FRC
J3-21 J DNI 2 (UD4)	(12) UD3	FRC Option 1
J3-19 PNI 2 (UD5)	$ \left( \begin{array}{c} 13 \\ 14 \end{array} \right) UD4$	FRC Option 2
$\sim \frac{J3-16}{13.16}$ PNL1 (UD6)	(	FRC Option 3
$\rightarrow 33-10$ $\rightarrow PNL0$ (UD7)		FRC Polynomial Dither
GND	<u> </u>	
( J3-1/ ) CND		M Phase Change M Phase Change C
$\sim 1320$ GND		
( 13.26 ) UND		Compensation Ty
GND <u>J3-29</u> <u>GND</u>		H Compensation V Compensation
(J3-32) GND		
<u>J3-35</u> GND		Fast Centering Dis
(J3-38) GND J3-41 GND	26 VSS1	H AutoCentering V AutoCentering
		H Centering
GND J3-47 J3-47 GND	5 VSS2	V Centering
( <u>J3-50</u> ) <u>UND</u>	(8) VSS2	H Text Compression
VDDSAFE (+5V)	(	H AutoDoubling
· · · · · ·	$(\underline{23})$ VDD	V Text Stretching
(J3-2) +12VSAFE		V Text Stretch Mod
$\sim$ VEESAEE (+12 to +45)	+36V	V Stretching V Stretching Mode
$(J3-3) \xrightarrow{\text{VEESAFE} (\pm 12 \text{ to } \pm 43)}$	-	V Line Insertion H
	-(29) VEE	V H/W Line Replic
		V Line Repl Heigh

XR1C 7Fh (1024 / 8) - 1 XR65/68 2FFh 768 - 1 XR51[1-0] XR50[6-4] XR51[3] XR4F[2-0] XR50[7] XR53[5-4] g XR6F[1] iming (SM) XR51[5] XR2F[6] XR2F/2D ena) disa) XR2F/2E XR2F[3-0] XR54[6] XR4F[7] v XR51[7] XR2F[7] le XR2C XR54[7] XR54[0] ty XR54[1] -FP XR51[2] CR04) XR19 CR05) XR1A CR00) XR1B CR06) XR65/64 CR10) XR65/66 CR11) XR67[3-0] XR55[6] у XR55[7] y **Recommendations** XR50[1-0] XR53[2] XR53[3] XR53[6] XR6E[7-0] XR50[3-2] XR5E[7] Count XR5E[6-0] ypical Settings XR55[0] XR57[0] isable XR57[7] XR55[1] XR57[1] XR56 XR59/58 XR55[2] ion XR55[5] XR57[2] XR57[4-3] ode XR57[5] XR57[6] e Height XR59[3-0] lication XR59[7] XR5A[3-0] V Line Repl Height

6554x Interface - Sanyo LCM-5491-24NAK (1024x768 LCD DD Panel)



Drych       Prameter       Register       Value Comment         23.5       FNABKL       w/c       Prameter       Register       Value Comment         23.5       FNCLK       Prameter       Connector       Strip FNABKL       Prameter         23.5       FNCLK       Prameter       Connector       Strip FNABKL       Prameter         23.5       FNL12       Prameter       Register       Value Strip FNABKL       Prameter         23.5       FNL14       Connector       Strip FNABKL       Strip FNABKL       Prameter         23.40       FNL12       n/c       Strip FNABKL       Prameter       Prameter <td< th=""><th>DK6554x</th><th></th><th>Programming Rec</th><th></th><th>tions/Requirements</th></td<>	DK6554x		Programming Rec		tions/Requirements
Connector         Panel         With         RK81         Phole           13-5         Exactive diameter         n/c         Panel         Topic         Panel			Parameter	Register	Value Comment
ENABL         n/c           133         BLANK4/DE         n/c           134         BLANK4/DE         n/c           135         GND         Connector           131         GND         Connector           131         GND         GND           132         GND         GND           132         GND         GND           134         GND         GND           134         GND         GND           134         GND         REP           134         FNL2         n/c           134         FNL3         DDD           134         FNL3         DDD           1350         FNL4 <td< td=""><td></td><td></td><td>Panel Width</td><td>XR1C</td><td>7Fh (1024 / 8) - 1</td></td<>			Panel Width	XR1C	7Fh (1024 / 8) - 1
Panel Type         XR511-0]           13:3         BLANK#//D         Panel Type         XR511-0]           13:4         Divide (CD) Vik506-4]         Sinficit Divide (CD) Vik506-4]         Sinficit Divide (CD) Vik506-4]           13:4         Divide (CD) Vik506-4]         Sinficit Divide (CD) Vik506-4]         Sinficit Divide (CD) Vik506-4]           13:13         Oth         AbD         YS5           13:14         Div         AbD         YS5           13:15         Connector         Sinficit Divide (CD)         Sinficit Divide (CD)           13:14         Div         AbD         YS5           13:15         Chi         AbD         YS5           13:16         CND         AbD         YS5           13:16         CND         AbD         YS5           13:16         Nic12         n/c         Divide (CD)           13:46         Nic12         Divide (CD)         Divide (CD)           13:47         Nic14         Divide (DD)         Divide (DD)			Panel Height	XR65/68	2FFh 768 – 1
13:8       BLANK#7DE       n/c         13:8       Fibon ECM-A9071         13:6       Connector         13:1       Child       Connector         13:1       Child       Connector         13:1       Child       Child       Connector         13:1       Child       Child       Connector         13:1       Child       Child       Child       Child         13:1       Child       Child       Child       Child       Child         13:1       Child       Child       Child       Child       Child       Child         13:1       Child       Child       Child       Child       Child       Child       Child         13:1       Child       C	J3-5 Reserved		Panel Type	XR51[1-0]	
Liss         M. (ACDCLK).         DC         Epson ECM-A9071         Shiftek Div (SD)         Mrs1[3]           13:5         GND         Connector         SNFCL         KRP2-01           13:5         GND         Allo         VSS           13:5         GND         Allo         VSS           13:5         GND         Allo         VSS           13:5         GND         Allo         VSS           13:5         GND         AS         VSS           13:5         GND         AS         VSS           13:5         GND         AS         VSS           13:41         GND         AS         VSS           13:42         PNL23         n/c         IP olay (CMPR ena)         NSP2D           13:43         PNL12         n/c         IP olay (CMPR ena)         NSP2D           13:44         PNL21         n/c         IP olay (CMPR ena)         NSP2D           13:45         PNL15         LDO         IP olay (CMPR ena)         NSP2D           13:44         PNL15         N/c         IP olay (CMPR ena)         NSP2D           13:45         PNL14         LDD         IP olay (CMPR ena)         NSP1T	J3-4 BLANK#/DE				
Liz- I3.40         GND         Panel         Connector           I3.41         SHFCLK         Connector         STN Pick Packing         XR87[1]           I3.40         LP         MA         NSC         STN Pick Packing         XR87[1]           I3.41         LP         MA         NSC         STN Pick Packing         XR87[1]           I3.40         LP         MA         NSC         STN Pick Packing         XR87[1]           I3.41         GND         A10         VSS         Strip Tizza Wich         Strip Tizza Wich           I3.42         PNL23         n/c         Strip Tizza Wich         Strip Tizza Wich         Strip Tizza Wich           I3.445         PNL123         n/c         Hit Clock Mask (SM) XR31[7]         Hit Clock Mask (SM) XR31[7]           I3.435         PNL15         n/c         Hit Melay Disable XR31[7]         Hit Melay Disable XR31[7]           I3.445         PNL15         n/c         Hit Melay Disable XR31[7]         Hit Melay Disable XR31[7]           I3.430         PNL14         LD1         Hit Melay Disable XR31[7]         Hit Melay Disable XR31[7]           I3.430         PNL14         LD2         Hit Melay Disable XR31[7]         Hit Melay Disable XR31[7]           I3.430         PNL14	$J_{3-8}$ M (ACDCLK) $I/C$	Epson ECM-A9071			
13-5- 13-14 (ND       Connector       TT Data Width       X89(7) (ND         13-14 (ND       GND       A3 (ND       X8C1. A3 (ND       TT Data Width       X89(7) (ND         13-14 (ND       GND       A3 (ND       Y85 (ND       A5 (ND       Y85 (ND       Connector         13-14 (ND       GND       A5 (ND       Y85 (ND       A5 (ND       Y85 (ND       Connector         13-14 (ND       GND       A5 (ND       Y85 (ND       A5 (ND       Y85 (ND       Connector         13-14 (ND       GND       A5 (ND       Y85 (ND       A5 (ND       Y85 (ND       Connector       Y85 (ND       Connector         13-12 (ND       GND       A5 (ND       A5 (ND       A5 (ND       Y85 (ND       Connector       Y85 (ND	$\sqrt{\frac{J_{3-1}}{J_{3-1}}}$ GND	-		XR4F[2-0]	
SHFC1/KA8 (SDSSC1 (AGD)13.10LP(HS)A6 (AGD)13.20LP(HS)A6 (AGD)13.21CRDA713.24CRDA713.24PK123 (CRD)n/c (CRD)13.245PK122 (CRD)n/c (CRD)13.245PK123 (CRD)n/c (CRD)13.245PK121 (CRD)n/c (CRD)13.242PK113 (CRD)n/c (CRD)13.242PK114 (LDD)(LDD)13.243PK114 (LDD)13.243PK114 (LDD)13.243PK114 (LDD)13.243PK114 (LDD)13.243PK114 (LDD)13.243PK114 (LDD)13.243PK114 (LDD)13.244PK114 (LDD)13.25PK114 (LDD)13.26PK114 (LDD)13.27PK114 (LDD)13.24PK114 (LDD)13.25PK114 (LDD)13.24PK114 (LDD)13.25PK114 (LDD)13.26PK114 (LDD)13.27PK114 (LDD)13.24PK114 (LDD)13.25PK114 (LDD)13.26PK114 (LDD)13.27PK114 (LDD)13.26PK114 (LDD)13.216PK114 (LDD)13.216PK114 (LDD)13.216PK114 (LDD)13.247GND (GND13.247GND (GND13.256PK16 (GND1					
13:14       10       13:14       10       11:1       11:1         13:14       10       11:1       11:1       11:1       11:1       11:1         13:14       11:1 <td< td=""><td>SHFCLK</td><td></td><td>STN Pixel Packing</td><td>XR53[5-4]</td><td></td></td<>	SHFCLK		STN Pixel Packing	XR53[5-4]	
13.10 $14.10$ $15.10$ $10.10$ <	JJ-15 CND		Frame Accel Ena	XR6F[1]	
J.3-9FLM(VS)A5VSSShift Clock Mask (SN) XR51[5]J.3-40GNDA7DINDinDinDinJ.3-48PNL 22n/cLP Delay (CMPR ena) XR2P[6]LP Delay (CMPR ena) XR2P[3:0]J.3-48PNL 21n/cLP Delay (CMPR ena) XR2P[3:0]LP Delay (CMPR ena) XR2P[3:0]J.3-48PNL 20n/cLP Delay (CMPR ena) XR2P[3:0]LP Delay (CMPR ena) XR2P[3:0]J.3-44PNL 10n/cLP Delay (CMPR ena) XR2P[17]LP Delay (CMPR ena) XR2P[17]J.3-45PNL 16n/cLP Delay (CMPR ena) XR2P[17]LP Active during V R81[17]J.3-45PNL 16n/cLD Delay Disable XR2P[17]LP Active during V R81[17]J.3-45PNL 16n/cLD Delay Disable XR2P[17]LD Delay CMPR ena) XR2P[17]J.3-45PNL 16n/cLD Delay Disable XR2P[17]LD Delay Disable XR2P[17]J.3-45PNL 16LD DiLD DiLD DiJ.3-45PNL 16LD DiLD DiLD DiJ.3-45PNL 16LD DiLD DiLD DiJ.3-45PNL 16LD DiLD DiLD DiJ.3-25PNL 7LD DiLD DiLD DiJ.3-25PNL 3LD DiLD DiLD DiJ.3-25PNL 4LD DiLD DiLD DiJ.3-25PNL 4LD DiLD DiLD DiJ.3-25PNL 4LD DiLD DiJ.3-26PNL 4LD DiLD DiJ.3-27PNL 5LD DiJ.3-37 <td></td> <td></td> <td>Output Signal Timina</td> <td></td> <td></td>			Output Signal Timina		
Image: Product of the system of the syst	$\sim$ 12.0 $\prec$ GND			VD51[5]	
J3-12       DIND       LP Delay (CMPR dis) XR2F/2b         J3-49       PNL22       n/c       LP Polay (CMPR dis) XR2F/2b         J3-46       PNL21       n/c       LP Polay (CMPR dis) XR2F/2b         J3-45       PNL21       n/c       LP Polay (CMPR dis) XR2F/2b         J3-45       PNL21       n/c       LP Polay (CMPR dis) XR2F/2b         J3-45       PNL19       n/c       LP Polay (CMPR dis) XR2F/2b         J3-45       PNL19       n/c       LP Blank       XR4f(1)         J3-47       PNL17       n/c       LP Blank       XR2f(1)         J3-47       PNL17       n/c       Blank/DE Floariy       XR54(0)         J3-30       PNL14       (LD2)       Bl14       LD2         J3-37       PNL12 (LD5)       B18       LD5       Alt Hyme End (CR05) XR1A         J3-37       PNL14 (LD4)       B17       LD3       Alt Hyme End (CR05) XR1A         J3-37       PNL14 (LD5)       B18       D5       Alt Votal (CR06) XR566         J3-27       PNL3 (LD6)       B19       D5       Alt Votal (CR06) XR566         J3-27       PNL4 (LD1)       B3       UD1       B3         J3-27       PNL3 (LD6)       B19       D16       Recopola					
J3-49 J3-48 PNL22 I3-345PNL23 PNL2 IPVC PNC PNL22 IVCPDCay (CMPR diss) VC IP Polariy VRS4[6]NR2F(2E VC IP Polariy VRS4[6]J3-45 J3-45 PNL120 IA-45 IA-45 J3-45 PNL120 IA-45 PNL14 IA-45 PNL16 IA-45 PNL16 IA-45 PNL16 IA-45 PNL16 IA-45 PNL16 IA-45 PNL16 IA-45 PNL16 IA-45 PNL16 IA-45 PNL17 IA-45 IA-45 PNL16 IA-45 		$-\frac{A}{DIN}$			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	<u></u>				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PNL23 $p/c$				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					
1343 $17kL20$ $n/c$ $1344$ $17kL18$ $n/c$ $1342$ $17kL14$ $n/c$ $1342$ $17kL14$ $n/c$ $1342$ $17kL14$ $n/c$ $1342$ $17kL14$ $102$ $1342$ $18kL14$ $102$ $1342$ $18kL14$ $102$ $1342$ $18kL14$ $102$ $1342$ $18kL144$ $102$ $1342$ $18kL144$ $102$ $1342$ $18kL144$ $102$ $1342$ $18kL144$ $102$ $1342$ $18kL1444$ $102$ $1342$ $18kL1444$ $102$ $1342$ $18kL1444$ $102$ $1342$ $18kL1444$ $102$ $1342$ $18kL14444$ $102$ $1342$ $18kL14444$ $102$ $1342$ $18kL144444444$ $13444444444444444444444444444444444444$	$\sim 10^{-10} 2$ DNI 21				
$3 \pm 43$ $PNL 15$ $n/c$ $3 \pm 40$ $PNL 16$ $n/c$ $3 \pm 30$ $PNL 16$ $n/c$ $3 \pm 30$ $PNL 15$ $LD0$ $3 \pm 37$ $PNL 15$ $LD2$ $3 \pm 37$ $PNL 16$ $LD2$ $3 \pm 37$ $PNL 16$ $LD2$ $3 \pm 37$ $PNL 12$ $LD3$ $41$ $H_{Sync}$ $Statt$ $3 \pm 30$ $PNL 10$ $LD5$ $3 \pm 30$ $PNL 9$ $LD6$ $3 \pm 30$ $PNL 9$ $LD6$ $3 \pm 30$ $PNL 8$ $LD7$ $3 \pm 30$ $PNL 8$ $LD7$ $3 \pm 32$ $PNL 6$ $LD1$ $3 \pm 32$ $PNL 3$ $LD2$ $3 \pm 32$ $PNL 3$ $LD7$ $3 \pm 32$ $PNL 3$ $LD2$ $B10$ </td <td></td> <td></td> <td></td> <td></td> <td></td>					
3.42PNL18n/c $3.42$ PNL16n/c $3.30$ PNL16n/c $3.30$ PNL15(LD0) $13.33$ PNL14(LD1) $13.34$ PNL12B13 $13.33$ PNL13(LD2) $13.33$ PNL14(LD1) $13.33$ PNL10B15 $13.33$ PNL10(D5) $13.33$ PNL10(D5) $13.33$ PNL10(D5) $13.33$ PNL10(D5) $13.33$ PNL10(D5) $13.22$ PNL2(LD0) $13.22$ PNL4(LD7) $13.22$ PNL5(UD0) $13.22$ PNL4(UD1) $13.22$ PNL5(UD1) $13.22$ PNL5(UD2) $13.22$ PNL14(UD3) $13.22$ PNL5(UD2) $13.23$ GND $13.24$ PNL12 $13.15$ PNL12 $13.25$ GND $13.26$ GND $13.25$ GND $13.26$ GND $13.25$ GND $13.26$ GND $13.34$ GND $13.35$ GND $13.35$ GND $13.34$ GND $13.35$ GND $13.35$ GND $13.34$ GND $13.35$ GND<					
13:40       PNL12       n/c         13:39       PNL15       (LD)         13:37       PNL15       (LD)         13:37       PNL15       (LD)         13:36       PNL13       (LD)         13:37       PNL14       (LD)         13:36       PNL13       (LD)         13:37       PNL12       (LD3)         13:38       PNL12       (LD3)         13:31       PNL10       (LD5)         13:32       PNL14       (LD5)         13:33       PNL10       (LD5)         13:32       PNL19       (LD6)         13:32       PNL19       (LD6)         13:32       PNL19       (LD6)         13:27       PNL5       (DD1)         13:28       PNL6       (DD1)         13:27       PNL6       (DD1)         13:29       PNL6       (DD1)         13:29       PNL6       (DD2)         13:31       PNL2       (DD3)         13:32       PNL2       (DD3)         13:31       PNL2       (DD3)         13:32       PNL3       (DD4)         13:32       GND       FRC       Oplan	$\rightarrow 12.42$ $\rightarrow PNL18$ $n/c$				
J3.39PNL16 $n/c$ J3.37PNL15(LD0)J3.36PNL13(LD1)J3.33PNL11(LD2)J3.33PNL11(LD1)J3.33PNL11(LD2)J3.33PNL11(LD3)J3.31PNL11(LD4)J3.33PNL10(LD5)J3.30PNL10(LD5)J3.21PNL5(LD7)J3.22PNL5(LD7)J3.24PNL2(LD7)J3.24PNL3(LD2)J3.21PNL3J3.23OPNL4J3.24PNL3J3.25PNL4J3.26PNL3J3.27PNL4J3.28PNL3J3.29PNL3J3.29PNL3J3.21PNL3J3.25PNL4J3.26GNDJ3.27PNL3J3.29PNL3J3.29PNL3J3.20GNDJ3.21PNL3J3.22GNDJ3.23GNDJ3.24GNDJ3.25GNDJ3.26GNDJ3.27GNDJ3.28GNDJ3.29GNDJ3.20GNDJ3.21VDDSAFE (+5V)J3.33CMDJ3.34GNDJ3.35GNDJ3.35GNDJ3.37VEISAFF (±12 to ±45) $+V^{+}$ J3.37VEISAFF (±12 to ±45) $+V^{+}$ J3.37VEISAFF (±12 to ±45) $+V^{+}$ J3.37VEISAFF (±1	$\sim \frac{12}{12} \frac{40}{40} \frac{12}{12} $				
3-37 $3-36$ $PNL15$ $1200$ $B12$ $1200$ $D01$ $B13$ $1201$ $B14$ $1201$ $D10$ $B13$ $1201$ $B14$ $1202$ $D10$ $B13$ $1201$ $B14$ $1202$ $D10$ $B13$ $1201$ $B14$ $1202$ $D10$ $A11$ $A1233$ $B14$ $1202$ $D10$ $A11$ $A11$ $A1233$ $B14$ $1203$ $D10$ $A11$ $A11$ $A1233$ $B14$ $A1233$ $D10$ $A11$ $A11$ $A1233$ $B14$ $A11$ $A1233$ $D10$ $A11$ $A11$ $A1232$ $B14$ $A11$ $A1232$ $D10$ $A11$ $A11$ $A11$ $A1232$ $B14$ $A11$ $A1232$ $D101$ $A11$ $A11$ $A11$ $A11$ $A1227$ $PNL26$ $A11$ $A1227$ $PNL26$ $A1277$ $PNL26$ $A1277$ $A1232$ $A1232$ $PNL26$ $A12322$ $PNL27$ $A12322$ $PNL26$ $A12322$ $PNL27$ $A12322$ $PNL26$ $A12322$ $A12322$ $PNL26$ $A12322$ $A12322$ $PNL26$ $A12322$ $A12322$ $A12322$ $A12322$ $A12322$ $A123227$ $PNL26$ $A123222$ $A123227$ $PNL26$ $A123222A123222A123222A123222A123222A123222A123222A123222A1232227270000000000000000000000000000000$					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	·				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		$$ $$ $$ $$ $$ $$ $$	5		
3:34PNL13(LD2)B14LD2 $3:31$ PNL11(LD3)B17LD3 $3:31$ PNL10(LD4)B17LD4 $3:30$ PNL9(LD6)B18LD5 $3:20$ PNL8(LD7)B19LD6 $3:22$ PNL5(UD0)B2UD0 $3:22$ PNL5(UD1)B3UD1 $3:22$ PNL5(UD2)B4UD2 $3:21$ PNL2(UD5)B7UD4 $3:32$ PNL1(UD6)B8UD5 $3:316$ PNL2(UD5)B8UD7 $3:32$ GNDGNDB10UD7 $3:32$ GNDGNDB10UD7 $3:32$ GNDGNDB10UD7 $3:32$ GNDGNDB10UD7 $3:32$ GNDGNDGND $3:32$ GNDGNDGND $3:32$ GNDGND $3:33$ GNDGND $3:34$ GNDGND $3:35$ GNDGND $3:35$ GNDGND $3:35$ GNDGND $3:35$ GND $3:35$	13-36 PNL14 (LD1)			XK31[2]	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(13.34) PNL13 (LD2)		Alt Hsync Start (CR04)	XR19	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	13 33 PINLIZ (LD3)		Alt Hsync End (CR05)	XR1A	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(13.31) PNLII (LD4)		Alt H Total (CR00)	XR1B	
3-28PNL9(LD0)B19LD6Alt Vsync Start (CR10) XR67(3-0) $3-27$ PNL4(LD7)B20LD7Alt Vsync PolarityXR57(3-0) $3-27$ PNL6(UD1)B3UD1B3UD1 $3-22$ PNL4(UD2)B4UD2B4UD2 $3-21$ PNL4(UD3)B5UD4FRC Option 1XR53(31) $3-19$ PNL2(UD5)B8UD5FRC Option 2XR53(6) $3-15$ PNL0(UD7)B9UD6FRC Option 3XR53(6) $3-20$ GNDGNDB10UD7Whase ChangeXR55(6) $3-23$ GNDGNDGNDGNDKr57(0) $3-320$ GNDGNDB1VSSVCompensationXR55(1) $3-320$ GNDGNDB1VSSVCompensationXR55(1) $3-347$ GNDB1VSSVCompensationXR57(1) $3-347$ GNDB1VSSVCenteringXR55(1) $3-347$ GNDB1VSSVCenteringXR55(2) $3-347$ VDDA4VDDVDDVatoCenteringXR55(5) $3-30$ VEESAFE (±12 to ±45)+V†A3VDDVDD $3-32$ VEESAFE (±12 to ±45)+V†A1VDDH $4$ VDDVDDHVDDHVErtchingKR57(2) $4$ VDDGNDH Text CompressionXR55(2) $3-30$ VEESAFE (±12 to ±45)+V†A1VDDH <td>I3 30 PINLIU (LDS)</td> <td></td> <td>Alt V Total (CR06)</td> <td>XR65/64</td> <td></td>	I3 30 PINLIU (LDS)		Alt V Total (CR06)	XR65/64	
J3-27FNL8(LD7)B20LD7All Vsync End (CR11) Xk85[6]J3-24PNL6(UD1)B2UD0J3-24PNL6(UD2)B3UD1J3-22PNL4(UD3)B5UD3J3-19PNL2(UD5)B4UD2J3-16PNL1(UD6)B9UD6J3-15PNL0(UD7)B10UD7J3-16PNL0(UD7)B10UD7J3-23GNDGNDB10UD7J3-32GNDGNDB10VSSJ3-23GNDB11VSSJ3-34GNDB11VSSJ3-35GNDB11VSSJ3-44GNDB11VSSJ3-25GNDB16VSSJ3-30VEESAFE ( $\pm 12$ to $\pm 45$ ) $\pm V^{\dagger}$ J3-30VEESAFE ( $\pm 12$ to $\pm 45$ ) $\pm V^{\dagger}$ J3-30VEESAFE ( $\pm 12$ to $\pm 45$ ) $\pm V^{\dagger}$ J3-31VDDAA1Voltage not specified in panel data sheet; contact panel manufacturerValue Replication XR59[3] $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturerValue Replication XR59[3] $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturerValue Replication XR59[3] $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturerVDDH $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturerValue Replication XR59[3] $\downarrow$ Voltage not specified in panel data sheet; contact panel manufacturerValue Repli	( 13.28 <u>PINL9</u> (LD0)				
I3-25PNL7(UD0)IAIH Sync PolarityAKS5(6)I3-24PNL6(UD1)B3UD1I3-22PNL4(UD2)B4UD2I3-21PNL3(UD4)B5UD3I3-19PNL3(UD4)B7UD4I3-19PNL1(UD5)B8UD5I3-16PNL0(UD7)B9UD6I3-15PNL0(UD7)B10UD7I3-20GNDGNDB10UD7I3-22GNDGNDGNDI3-32GNDGNDK855[7]I3-32GNDGNDK855[7]I3-32GNDB1VSSI3-47GNDB1VSSI3-47GNDB1VSSI3-47GNDB1VSSI3-47GNDB1VSSI3-3VEESAFE (+5V)A3VDDI3-3VEESAFE (±12 to ±45) $+V^{\dagger}$ A1VDDHA4VDDHVVaretchingK85[5]VVetteringK85[5]VVetteringK85[6]VVetteringK85[6]VVetteringK85[6]VVDDVDDVVEESAFE (±12 to ±45) $+V^{\dagger}$ VViteretchingMc87[76]VViteretchingK85[76]VVetteringK85[76]VVetteringK85[76]VVetteringK85[76]VVetteringK85[76]<			Alt Vsync End (CR11)	XR67[3-0]	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	·				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		$B2$ $UD0$	Alt Vsync Polarity	XR55[7]	
J3-22PNL2 $(UD2)$ B4 $UD2$ $J3-12$ PNL3 $(UD4)$ B5UD3 $J3-19$ PNL2 $(UD5)$ B8UD5 $J3-16$ PNL0 $(UD7)$ B9UD6 $J3-15$ PNL0 $(UD7)$ B9UD6 $J3-15$ GNDB10UD7 $J3-26$ GNDGND $J3-26$ GNDGND $J3-26$ GNDGND $J3-26$ GNDGND $J3-32$ GNDGND $J3-32$ GNDGND $J3-32$ GNDGND $J3-32$ GND $J3-44$ GND $J3-44$ GND $J3-44$ GND $J3-47$ GND $J3-41$ GND $J3-41$ GND $J3-41$ GND $J3-30$ B10 $VSS$ $J3-44$ GND $J3-30$ B10 $J3-30$ GND $J3-41$ GND $J3-41$ GND $J3-41$ GND $J3-50$ GND $J3-10$ $J3-50$ $J3-10$ <	$\left( 12.24 \right)$ PNL0 (UDI)		Display Quality Recom	mondations	,
J3-21PNL4(UD3)B5UD3J3-19PNL2(UD5)B7UD4J3-18PNL1(UD6)B9UD5J3-16PNL0(UD7)B9UD6J3-15PNL0(UD7)B10UD7J3-20GNDGNDGNDJ3-23GNDGNDJ3-26GNDGNDJ3-32GNDGNDJ3-32GNDGNDJ3-41GNDB6J3-41GNDB1J3-47GNDB1J3-1VDDSAFE (+5V)A3VEESAFE (±12 to ±45)+V†J3-3VEESAFE (±12 to ±45) $+V^{\dagger}$ A1VOltage not specified in panel data sheet; contact panel manufacturer	- 13 22 PNL5 (UD2)		FRC		2
J3-19PNL3(UD4)B7UD4J3-18PNL1(UD5)B7UD4J3-18PNL1(UD6)B8J3-15PNL0(UD7)J3-15B10UD7J3-20GNDB10J3-23GNDGNDJ3-26GNDGNDJ3-32GNDGNDJ3-35GNDGNDJ3-41GNDB1J3-44GNDB1J3-50GNDJ3-24H2VSAFEJ3-30VEESAFE ( $\pm 12$ to $\pm 45$ )+12VSAFEA4VODtage not specified in panel data sheet; contact panel manufacturer $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturer	$\sim 13.21$ $\sim PNL4$ (UD3)				
J3-18PNL2(UD5)B8UD5J3-16PNL0(UD7)B9UD6J3-15PNL0(UD7)B10UD7J3-17GNDGNDUD7J3-20GNDGNDJ3-23GNDGNDJ3-26GNDGNDJ3-32GNDGNDJ3-35GNDGNDJ3-35GNDGNDJ3-41GNDB1J3-44GNDB1J3-44GNDB1J3-50S14J3-1VDDSAFE (+5V)A3VDDSAFE (+5V)A3J3-3VEESAFE (±12 to ±45)+12VSAFEA4Voltage not specified in panel data sheet; contact panel manufacturer $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturer	<u>I3 10</u> PNL3 (UD4)				
J3-16PNL1(UD0)B9UD6J3-15PNL0(UD7)B10UD7J3-15PNL0(UD7)B10UD7J3-17GNDGNDGNDGNDJ3-20GNDGNDGNDGNDJ3-26GNDGNDGNDGNDJ3-32GNDGNDGNDGNDJ3-33GNDGNDGNDGNDJ3-34GNDB1VSSJ3-44GNDB1VSSJ3-47GNDB11VSSJ3-3VEESAFE ( $\pm 12$ to $\pm 45$ ) $+V^{\dagger}$ J3-3VEESAFE ( $\pm 12$ to $\pm 45$ ) $+V^{\dagger}$ A1VDDHVDDH $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturerVDDH $\uparrow$ Voltage not specified in panel data sheet; contact panel manufacturerVEESAFE	(13.18) PNL2 (UD5)				
J3-15PNL0(UD7)B10UD7 $3-17$ GNDGNDGNDGND $3-20$ GNDGNDGNDGND $3-23$ GNDGNDGNDGND $3-23$ GNDGNDGNDGND $3-32$ GNDGNDGNDGND $3-32$ GNDGNDGNDGND $3-35$ GNDGNDGNDGND $3-34$ GNDGNDGNDGND $3-47$ GNDGNDGNDGND $3-30$ GNDGNDGND $3-30$ GNDGNDGND $3-30$ GNDGNDGND $3-30$ GNDGND $3-30$ GNDGND $3-30$ GNDGND $3-30$ GNDGND $3-30$ GND <td< td=""><td><math>\left( 12.16 \right)</math> PNLI (UD0)</td><td></td><td></td><td></td><td></td></td<>	$\left( 12.16 \right)$ PNLI (UD0)				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(J3-15) PNL0 (UD7)				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<b></b>			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	( J3-1/ CND				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			M Phase Change Count	XR5E[6-0]	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			Compensation Typical	Settings	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-20 GND				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-29 J CND		V Compensation		
J3-35 J3-38GND GNDB1 B1 B6 VSSVSS V AutoCenteringRS7[7] XR55[1]J3-41 GNDGNDB1 B6 VSSVSS B11 VSS B16 VSSV AutoCentering XR56XR57[1]J3-47 GNDGNDB11 B10 VSSVSS B16 VSSV Centering XR59[5]XR59[5]J3-1 J3-2VDDSAFE (+5V)A3 A4 VDD A9 DISPVDD A4 VDD A9 VDDSAFE (+212 to $\pm 45$ )VJ3-3 VEESAFE ( $\pm 12$ to $\pm 45$ )+V <sup>+</sup> A1 A2 VDDH VDDH VDDH VDDH V Text Stretching V Stretching V Stretching V Stretching KR57[6]VVoltage not specified in panel data sheet; contact panel manufacturerV Line Replication XR59[7] V Line Repl Height XR5A[3-0]VESAFE ( $\pm 12$ Kasher A12 VDDH V Line Replication XR59[7]	JJ-JZ GND				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-35 GND		Fast Centering Disable		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			H AutoCentering		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-41 GND				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	JJ-44 GND				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\int \frac{J_{3-4/}}{GND}$		V Centering	XR59/58	
J3-1       VDDSAFE (+5V)         J3-2       +12VSAFE         J3-3       VEESAFE (±12 to ±45)         +V <sup>+</sup> A1         VDDH       A2         VDDH       VDDH         VEESAFE (±12 to ±45)       +V <sup>+</sup> Voltage not specified in panel data sheet; contact panel manufacturer       VDDH         V Voltage not specified in panel data sheet; contact panel manufacturer       VIDDH         V Voltage not specified in panel data sheet; contact panel manufacturer       VIDDH         V Line Replication XR59[7]       VIDH         V Line Repl Height       XR5A[3-0]	( <u>J3-50</u> ) <u><u>GIAD</u></u>	$(\underline{B16})$ VSS	H Text Compression	XR55[2]	
J3-1       AS       VDD         J3-2       +12VSAFE       A4       VDD         J3-3       VEESAFE (±12 to ±45)       +V <sup>+</sup> VText Stretching       XR57[2]         V Text Stretching       XR57[5]       VText Stretching       XR57[6]         V Stretching       VR57[6]       V Line Insertion Height       XR59[3-0]         V VIDH       VDDH       VDDH       VDDH       VIDH         V VIDH       VIDH       VIDH       VIDH       VIH         V VIH       VIH       VIH       VIH       VIH         VIH       VIH       VIH       VIH       VIH	$\sim$ VDDSAFE (+5V)				
J3-2       +12VSAFE         J3-3       VEESAFE (±12 to ±45)         +V <sup>+</sup> A1         VDDH         + Voltage not specified in panel data sheet; contact panel manufacturer             V Text Stretch Mode       XR57[4-3]         V Text Stretch Mode       XR57[5]         V Stretching       XR57[6]         V Line Insertion Height       XR59[3-0]         V H/W Line Replication XR59[7]       V Line Repl Height		× ×			
J3-2       VEESAFE (±12 to ±45)       +V <sup>+</sup> A1       VDDH         Voltage not specified in panel data sheet; contact panel manufacturer       VIIII VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	+12VSAFE				
J3-3       VEESAFE (±12 to ±45)       +V <sup>+</sup> A1       VDDH         * Voltage not specified in panel data sheet; contact panel manufacturer       V Stretching Mode       XR57[6]         V Line Insertion Height       XR59[3-0]         V Line Replication XR59[7]         V Line Repl Height       XR5A[3-0]					
+ Voltage not specified in panel data sheet; contact panel manufacturer       V Line Insertion Height XR59[3-0]         V Line Insertion Height XR59[7]         V Line Replication XR59[7]	VEESAFE $(+12 \text{ to } +45)$ +V				
Voltage not specified in panel data sheet; contact panel manufacturer     V H/W Line Replication XR59[7]     V Line Repl Height XR5A[3-0]					
<sup>†</sup> Voltage not specified in panel data sneet; contact panel manufacturer V Line Repl Height XR5A[3-0]		· · · · ·			
for more information.	÷	ontact panel manufacturer			
	for more information.				1

6554x Interface - Epson A9071 (1024x768 LCD DD Panel)



	Г	Programming Rec	ommenda	tions	Requirements
DK6554x			Register		Comment
PCB			XR1C		$\frac{\text{comment}}{(640 / 8) - 1}$
Connector Hitachi TM26E					(040 / 8) - 1 480 - 1
J3-5 ENABKL n/c Panel	·				400 - 1
Liz A Reserved n/c Connect			XR51[1-0]	00	
$\rightarrow$ I3-8 $\rightarrow$ BLANK#/DE 15			XR50[6-4]		
(13.7) M (ACDULK) $n/c$			XR51[3]	0	
$(J_{3-6})$ GND $(16)$			XR4F[2-0]	100	
			XR50[7]		n/a
(J3-13) SHFCLK (21			XR53[5-4]		n/a
(12.14) GND	$\rightarrow GND$	Frame Accel Ena	XR6F[1]	0	Disabled
$(J_{3-10})$ $(HS)$ $(J_{20})$ $(HS)$ $(J_{20})$ $(J_{$		Output Signal Timing			
GND C25		Shift Clock Mask (SM)	VD51[5]	0	
$\downarrow$ J3-9 J3-11 $\downarrow$ FLM (VS) $\downarrow$ 23 17			XR2F[6]	0	
( <u>J3-12</u> ) <u>GND</u> ( <u>18</u>				04Fh	
(12.40) PNL23 m/s				04Fh	
J3-49 PNI 22			XR2F[3-0]	0Fh	
<u>J3-48</u> <u>DNI 21</u> I/C		5	XR54[6]	1	
<u>J3-46</u> <u>PNIL 20</u> I/C			XR4F[7]	0	
<u>J3-45</u> DNI 10			XR51[7]	1	
<u>J3-43</u> DNI 18		5	XR2F[7]	0	
<u>J3-42</u> PNI 17			XR2C	04h	
J3-40 DNU 16			XR54[7]	1	
(J3-39) PNL10 $n/c$			XR54[0]	1	
(12.27) PNL15 (R4)			XR54[1]	1	
$(J_{3-3/})$ DNI 14 (P2)	· · · ·	Blank#/DE CRT/FP	XR51[2]	1	
(33-30) DNI 12 (P2)	) R2 🛛	Alt Hsync Start (CR04)	<b>VD</b> 10	56h	
(J3-34 ) DNI 12 (D1) (4		Alt Hsync End (CR05)	VD1A	13h	
J3-33 DNI 11 (P())		Alt H Total (CR00)		5Fh	
$\begin{array}{c c} \hline J3-31 \\ \hline PNL10 \\ \hline G5 \\ \hline \end{array} n/c$			XR65/64	201h	
$\int \frac{1}{3-30} \frac{1}{3-$		Alt V rotar (CR00) Alt Vsync Start (CR10)		1DFh	
$( J_3 - 28 ) DNU 8 (C2) $	U	Alt Vsync End (CR11)		5h	
<u>J3-27</u> <u>FNL8</u> (G5) <u></u> <u>8</u>			XR55[6]	1	
PNL7 (G2)	L	<u> </u>	XR55[7]	1	
-3-23 PNI 6 (G1)	_) G0	An vsylic Folarity	ΔΚ35[7]	1	
-33-24 PNL 5 (C0) $I/C$	1	Display Quality Recom	mendations	1	
$J_{3-22}$ DNI $A$ (B4) I/C	Ī	FRC	XR50[1-0]	10	
(33-21) DNL 2 (P2)	) B3 II	FRC Option 1	XR53[2]	1	Set to 1
(J3-19) DNI 2 (D2)	) B2 II	FRC Option 2	XR53[3]	1	Set to 1
$( J_{3}-18 ) DNU ( D1 ) ( 12 )$	_) B1   I	FRC Option 3	XR53[6]	0	
(33-10) DNL 0 (P0) (13			XR6E[7-0]		n/a
(J3-15) PNL0 (B0) n/c	I	Dither	XR50[3-2]	01	
$\overline{\text{GND}}$	<b></b> [				
	h		XR5E[7]		n/a
13-20 CND	—	M Phase Change Count	XR5E[6-0]		n/a
13-23 CND $1/c$ $32$	_) VR3	Compensation Typical	Settings		
J3-20 CND			XR55[0]	1	
J3-29 CND			XR57[0]	1	
J3-32 GND		-			
<u>J3-35</u> GND		Fast Centering Disable		0	
<u>J3-38</u> GND			XR55[1]	0	
<u>J3-41</u> GND		V AutoCentering	XR57[1]	0	
(J3-44) GND			XR56	00h	
		V Centering	XR59/58	000h	
<u>J3-50</u> <u>GND</u> <u>22</u>	_) GND	H Text Compression	VD55[2]	1	
(12.1) VDDSAFE (+5V)	<u> </u>		XR55[2]		
			XR55[5]	1	
• <u>24</u>			XR57[2]	11	
$I_{J3-2}$ +12VSAFE n/c $I_{28}$			XR57[4-3]		
· · · · · · · · · · · · · · · · · · ·	<u> </u>		XR57[5]	0	
VEESAFE (±12 to ±45) -24V		V Line Insertion Height	XR57[6]	0 0Fh	
$(J3-3) VEESAFE (\pm 12 t0 \pm 43) - 24V (27)$		V H/W Line Replication		0Fn 0	
			XR5A[3-0]	0	
		, Enic Kepi Height	MU34[3-0]	U	

6554x Interface - Hitachi TM26D50VC2AA (640x480 512-Color TFT LCD Panel)



DK6554x			Programming Rec			_
PCB				Register		Comment
Connector		Sharp LQ9D011	Panel Width	XR1C		(640 / 8) - 1
-	ENABKL n/a	Panel	Panel Height	XR65/68	1DFh	480 - 1
(J3-5)	Reserved II/C	Connector	Panel Type	XR51[1-0]	00	
(J3-4)	BLANK#/DE n/c		Clock Divide (CD)	XR50[6-4]	000	
<u>( J3-8</u> )		ENAB	Shiftclk Div (SD)	XR51[3]	0	
<u>( J3-7 )</u>	<u>M (ACDCLK)</u> n/c GND		Gray/Color Levels	XR4F[2-0]	100	
( <u>J3-6</u> )	ŪND -	(	TFT Data Width	XR50[7]	0	n/a
	SHECL V			XR53[5-4]	00	n/a n/a
(J3-13)	SHFCLK	( CN1-1 ) CK		XR65[5-4]	0	Disabled
(J3-14)	GND	( CN1-2 ) GND	Frame Accel Ena	AKOP[1]	0	Disableu
(J3-10)	LP (HS)	(CN1-3) HSYNC	<b>Output Signal Timing</b>			
(J3-9)	GND	<u>(CN1-8</u> ) GND	Shift Clock Mask (SM)	XR51[5]	0	
(J3-11)	FLM (VS)	CN1-4 VSYNC		XR2F[6]	0	
( J3-12 )	GND	(CN1-12) GND		XR2F/2D	04Fh	
			LP Delay (CMPR disa)		04Fh	
(J3-49)	PNL23 n/c			XR2F[3-0]	0Fh	
J3-48	$\underline{PNL22}$ $\underline{n/c}$			XR21[5-0] XR54[6]	1	
(J3-46)	$\frac{PNL21}{n/c}$			XR4F[7]	0	
	$\frac{PNL20}{n/c}$		LP Active during V		1	
$\begin{pmatrix} J3-45 \\ J3-43 \end{pmatrix}$	PNL19 n/c			XR51[7]	0	
	PNL18 n/c			XR2F[7]		
$\left( \begin{array}{c} J3-42 \\ J2-40 \end{array} \right)$	DNI 17			XR2C	04h	
$\left( \begin{array}{c} J3-40 \end{array} \right)$	DNI 16			XR54[7]	1	
(J3-39)	n/c		Blank#/DE Polarity	XR54[0]	1	
	PNL15 (R4)		Blank#/DE H-Only	XR54[1]	1	
<u>( J3-37 )</u>	PNL14 (R3)	<u> </u>	Blank#/DE CRT/FP	XR51[2]	1	
<u>( J3-36</u> )	PNL13 (R2)	(CN1-6) R1	Alt Hsync Start (CR04)	<b>VP10</b>	56h	
<u>(J3-34</u> )	DNI 10 (D 1)	<u> </u>	Alt Hsync End (CR05)		13h	
( J3-33 )	$\overline{\mathbf{DNI}}$ 11 ( $\mathbf{P}$ ( $0$ ) $\mathbf{II/C}$				5Fh	
(J3-31)	$\frac{PNL11}{PNL10}  (K0) = n/c$		Alt H Total (CR00)			
( J3-30 )	PNL9 (G4)	————(_CN1-11_) G2	Alt V Total (CR06) Alt Vsync Start (CR10)	XR65/64	201h 1DFh	
( J3-28 )	PNL9 (G3)	<u> </u>				
( J3-27 )	11128 (03)	( CN1-9 ) G0	Alt Vsync End (CR11)		5h	
	PNL7 (G2) n/a			XR55[6]	1	
(J3-25)	$\overline{\mathbf{DNI}} \in (C1)^{\Pi/C}$		Alt Vsync Polarity	XR55[7]	1	
( J3-24 )	DNIL 5 (CO) II/C		Display Quality Recom	mendation	\$	
( J3-22 )	$\frac{PNL5}{PNL4}  (B4)  n/c$			XR50[1-0]	10	
C J3-21 )	PNL3 (B3)	———(_CN1-15_) B2		XR53[2]	1	Set to 1
( J3-19 )		——————————————————————————————————————		XR53[3]	1	Set to 1
(J3-18)	PNL2 (B2)	——————————————————————————————————————		XR53[6]	0	500 10 1
(J3-16)	$\frac{PNL1}{DNL0}$ (B1) n/c			XR6E[7-0]		n/a
(J3-15)	<u>PNL0 (B0)</u> $n/c$			XR50[3-2]	01	11/ u
·	CND				01	
(J3-17)	GND		M Phase Change	XR5E[7]		n/a
(J3-20)	GND		M Phase Change Count	XR5E[6-0]		n/a
(J3-23)	GND		Compensation Typical	Sottings		
(J3-26)	GND				1	
(J3-29)	GND			XR55[0]	1	
(J3-32)	GND		v Compensation	XR57[0]	1	
(J3-35)	GND	n/c – (CN2-6) TST	Fast Centering Disable	XR57[7]	0	
(J3-38)	GND			XR55[1]	0	
(J3-41)	GND		V AutoCentering	XR57[1]	0	
(J3-44)	GND		H Centering	XR56	00h	
J3-47	GND	(CN2-3) GND		XR59/58	000h	
(J3-50)	<u>GND</u>	GND			00011	
$\sim$				XR55[2]	1	
(J3-1)	VDDSAFE (+5V)	• ( CN2-1 ) VCC		XR55[5]	1	
		(CN2-2)VCC		XR57[2]	1	
(J3-2)	+12VSAFE	n/c		XR57[4-3]	11	
				XR57[5]	0	
J3-3	VEESAFE $(\pm 12 \text{ to } \pm 45)$	n/c		XR57[6]	0	
	-		V Line Insertion Height		0Fh	
			V H/W Line Replication		0	
			V Line Repl Height	XR5A[3-0]	0	

6554x Interface-Sharp LQ9D011 (640x480 512-Color TFT LCD Panel)



DK6554x	
PCB Connector	Toshiba LTM-09C015-1
ENARKI	Panel
$\sim$ 12 4 $\sim$ Reserved $n/c$	Connector
BLANK#/DE	CN2-7 ENAB
$\sim 13-7$ M (ACDCLK) $n/c$	
<u>J3-6</u> <u>GND</u>	<u></u> CN1-8 GND
(J3-13) SHFCLK	CN1-1 NCLK
TI 14 GND	
(HS) n/c	
J3-9 GND $IJ$	<u></u> <u>CN1-6</u> GND
$\int \frac{J_3 - II}{GND} IVC$	
( <u>J3-12</u> ) <u>GIVD</u>	<u> </u>
<u>PNL23</u> n/c	
$\sim$ 13.48 $\sim$ PNL22 $n/c$	
$\rightarrow 13.46 \rightarrow PNL21$ n/c	
$\sim 13-45$ PNL20 n/c	
$\sim$ 13-43 PNL19 n/c	
$\begin{array}{c c} \hline 33-42 \\ \hline J3-42 \\ \hline PNL17 \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c$	
J3-40 PNI 16 n/c	
$(_J3-39)^{-111} n/c$	
(J3-37) PNL15 (R4)	<u>(CN1-7</u> ) R2
13-36 PNL14 (K3)	
<u>I3-34</u> PNL13 (R2)	
(13-33) PNL12 (R1) n/c	
$\begin{array}{c} \hline J3-31 \\ \hline J3-31 \\ \hline PNL10 \\ \hline (G5) \\ \hline n/c \\ \hline \end{array}$	
$J_{3-30}$ PNL9 (G4)	<u>(CN1-13</u> ) G2
J3-28 PNL 8 (G3)	$ \left( \begin{array}{c} CN1-11 \\ CN1-0 \end{array} \right) G1$
( <u>J3-27_</u> )( <u>US)</u>	<u> </u>
$\overline{(J3-25)}$ PNL7 (G2) n/c	
(GI) n/c	
$\begin{array}{c c} \hline J_3 - 22 \\ \hline J_3 - 22 \\ \hline PNL4 \\ \hline B4 \\ \hline n/c \\ \hline n/c \\ \hline \end{array}$	
J3-21 PNL 3 (B3)	<u>(CN2-5</u> ) B2
J3-19 PNI 2 (B2)	CN2-3 B1
$\rightarrow$ J3-18 PNL1 (B1)	B0
$\begin{array}{c c} \underline{J3-16} \\ \hline J3-15 \end{array} \xrightarrow{\text{Interm}} \begin{array}{c} \text{(B1)} \\ \hline \text{PNL0} \\ \hline \text{(B0)} \\ \text{n/c} \end{array}$	
$\overbrace{J3-17}_{\text{GND}}$ GND	n/c (CN1-15) NC
J3-20 GND	
J3-23 GND	<u>(CN2-8</u> ) GND
<u>J3-26</u> GND	<u>(CN2-6</u> ) GND
$ \begin{array}{c}     J3-29 \\     J3-32 \\     GND \\     $	<u>CN1-14</u> GND
( 13-35 ) OND	
U3-38 GND	(CN1-10) GND
(33-30) GND	CN1-4 GND
$\begin{array}{c} 33-41 \\ \hline 33-44 \\ \hline 12,47 \\ \hline \end{array} \begin{array}{c} \text{GND} \\ \hline \text{GND} \end{array}$	
J3-4/ GND	<u>CN2-4</u> GND
( <u>J3-50</u> ) <u>GND</u>	• ( <u>CN2-2</u> ) GND
(J3-1) VDDSAFE (+5V)	CN2-9 VDD
·	$\sim$ CN2-10) VDD
<u>+12VSAFE</u>	n/c
(13-3) VEESAFE (±12 to ±4	5) "/2
$(J3-3)$ VELSATE ( $\pm 12$ to $\pm 4$	II/C

Programming Rec			
Parameter	Register	Value	Comment
Panel Width	XR1C	4Fh	(640 / 8) - 1
Panel Height	XR65/68	1DFh	480 - 1
Panel Type	XR51[1-0]	00	
Clock Divide (CD)	XR50[6-4]	000	
Shiftclk Div (SD)	XR51[3]	0	
Gray/Color Levels	XR4F[2-0]	100	
TFT Data Width	XR50[7]	0	n/a
STN Pixel Packing	XR53[5-4]	00	n/a
Frame Accel Ena	XR6F[1]	0	Disabled
		-	
Output Signal Timing	VD51[5]	0	
Shift Clock Mask (SM)	XR51[5]	0	
LP Delay Disable	XR2F[6]	0	
LP Delay (CMPR ena)	XR2F/2D	04Fh	
LP Delay (CMPR disa)	XR2F/2E	04Fh	
LP Pulse Width	XR2F[3-0]	0Fh	
LP Polarity	XR54[6]	1	
LP Blank	XR4F[7]	0	
LP Active during V	XR51[7]	1	
FLM Delay Disable	XR2F[7]	0	
FLM Delay	XR2C	04h	
FLM Polarity	XR54[7]	1	
Blank#/DE Polarity	XR54[0]	1	
Blank#/DE H-Only	XR54[1]	0	Reqd for this panel
Blank#/DE CRT/FP	XR51[2]	1	
Alt Hsync Start (CR04)	XR19	56h	
Alt Hsync End (CR05)	XR1A	13h	
Alt H Total (CR00)	XR1B	5Fh	
Alt V Total (CR06)	XR65/64	201h	
Alt Vsync Start (CR10)	XR65/66	1DFh	
Alt Vsync End (CR11)	XR67[3-0]	5h	
Alt Hsync Polarity	XR55[6]	1	
Alt Vsync Polarity	XR55[7]	1	
Display Quality Recon	mendation		
FRC	XR50[1-0]	10	G 1
FRC Option 1	XR53[2]	1	Set to 1
FRC Option 2	XR53[3]	1	Set to 1
FRC Option 3	XR53[6]	0	
FRC Polynomial	XR6E[7-0]		n/a
Dither	XR50[3-2]	01	
M Phase Change	XR5E[7]		n/a
M Phase Change Count			n/a
			11/a
Compensation Typical	Settings		
H Compensation	XR55[0]	1	
V Compensation	XR57[0]	1	
	VD57[7]	0	
Fast Centering Disable	XR57[7]	0	
H AutoCentering	XR55[1]	0	
V AutoCentering	XR57[1]	0	
H Centering	XR56	00h	
V Centering	XR59/58	000h	
H Text Compression	XR55[2]	1	
	XR55[2]	1	
H AutoDoubling			
V Text Stretching	XR57[2]	1	
V Text Stretch Mode	XR57[4-3]	11	
V Stretching	XR57[5]	0	
V Stretching Mode	XR57[6]	0	
V Line Insertion Height		0Fh	
V H/W Line Replication		0	
V Line Repl Height	XR5A[3-0]	0	

6554x Interface - Toshiba LTM-09C015-1 (640x480 512-Color TFT LCD Panel)



DK6554x		Progr
PCB		Paramete
Connector	Sharp LQ10D311	Panel W
(J3-5) ENABKL n/c	Panel	Panel H
$\sim 12.4$ Reserved $n/c$	Connector	Panel T
$\Gamma$ $T_{2}$ $\rho$ $\gamma$ $DLANN#/UE$	CN2-5 ENAB	Clock D
(13-7) M (ACDCLK) $n/c$		Shiftclk
$\overline{J3-6}$ GND	CN2-4 GND	Gray/Co TFT Dat
SHFCLK		STN Pix
JJ-15 GND	<u>CN1-1</u> CK	Frame A
$J_{3-14}$ $I_{D}$ (US)	- (CN1-2) GND	
JJ-10 GND	-(CN1-3) HSYNC	Output
J3-9 FLM (VS)	(CN1-8) GND	Shift Cl
$\left(\begin{array}{c} J3-11\\ J3-12\end{array}\right) \xrightarrow{\text{ILW}} (V3)$	$- \left( \begin{array}{c} CN1-4 \\ CN1-12 \end{array} \right) VSYNC$	LP Dela LP Dela
	$-(\underline{CNI-12})$ GND	LP Dela
(J3-49) PNL23		LP Pulse
13.48 PNL22	- CN1-6 CN1-6 R4	LP Pola
13-46 PNL21	- (CN1-5) R3	LP Blan
$\begin{array}{c} 33-40 \\ \hline 33-45 \\ \hline 33-42 \\ \hline PNL19 \\ \hline \end{array}$	(CN3-3) R2	LP Activ
J3-43 DNI 19	(CN3-2) R1	FLM De
J3-42 PNI 17	— <u>(CN3-1</u> ) R0	FLM De
J3-40 DNII 16		FLM Pc
<u>J3-39</u> <u>PNL10</u> n/c		Blank#/I
(12.27) PNL15	CNI 11 C5	Blank#/I
$\begin{array}{c c} \hline J3-37 \\ \hline J3-36 \\ \hline PNL14 \\ \hline PNL12 \\ \hline PNL14 \\ \hline PNL14$	-(CN1-11) G5 -(CN1-10) G4	Blank#/I
- 13-34 - PNL13	(CN1-9) G3	Alt Hsy
[ 13-33 ] PINL12	- $(CN3-7)$ $G2$	Alt Hsyı
PNLII	- (CN3-6) G1	Alt H To
$\begin{array}{c} 33-31 \\ \hline 33-30 \\ \hline 9NL9 \\ \hline 9NL$	(CN3-5) G0	Alt V To
J3-28 DNI 9 II/C		Alt Vsyr Alt Vsyr
(J3-27) PNL8 $n/c$		Alt Vsyr
(12.25) PNL7		Alt Vsy
J3-25 DNI 6	<u>CN1-15</u> B5	
$\begin{array}{c c} \underline{J3-24} \\ \hline J3-22 \end{array} \begin{array}{c} \underline{PNL5} \\ \underline{PNL4} \end{array}$	(CN1-14) B4 (CN1-13) B3	<b>Display</b>
- 12 21 PNL4	$(CN3-11)^{B3}$ B2	FRC FRC Op
$\sim$ 12 10 $\prec$ PNL3	(CN3-10) B1	FRC Op
<u>13-18</u> PNL2	(CN3-9)B0	FRC Op
$\begin{array}{c} \hline J3-16 \\ \hline J3-16 \\ \hline PNL0 \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c $	<b></b>	FRC PC
$\boxed{J3-15}$ PNL0 n/c		Dither
GND n/		M Dhaar
$\sqrt{35-17}$ CND	c - CN3-14 TST	M Phase M Phase
<u>13-20</u> <u>GND</u> <u>n/0</u>		
$\begin{pmatrix} J3-23 \\ J3-26 \end{pmatrix} \xrightarrow{\text{GND}} n/4$	<u> </u>	Compen
13-20 UND	$(\underline{CN2-0})$ IST	H Com
( 13-32 ) <u>UND</u>		V Com
(13-35 ) GND		Fast Cer
13-38 GND		H Auto
$\begin{array}{c} 33-31 \\ \hline 33-31 \\ \hline$		V Auto
$\left\{ \begin{array}{c} J_3-44 \\ J_2 47 \end{array} \right\} GND$	<u>(CN3-8</u> ) GND	H Cente
J3-4/ GND	$(\underline{CN3-4})$ GND	V Cente
( <u>J3-50</u> ) <u>GND</u>	- ( <u>CN2-3</u> ) GND	H Text
(-12.1) VDDSAFE (+5V)		H AutoI
	$\begin{array}{c} \bullet ( \underline{CN2-1} \\ CN2-2 \end{array} \right) VCC$	V Text
(J3-2) +12VSAFE n/c		V Text
		V Strete
<u>J3-3</u> <u>VEESAFE (±12 to ±45)</u> n/c		V Stretc
·		V Line
		V H/W

Programming Rec			
Parameter	Register	Value	Comment
Panel Width	XR1C	4Fh	(640 / 8) - 1
Panel Height	XR65/68	1DFh	480 - 1
Panel Type	XR51[1-0]		
Clock Divide (CD)	XR50[6-4]		
Shiftclk Div (SD)	XR51[3]		
Gray/Color Levels	XR4F[2-0]		
TFT Data Width	XR50[7]		
STN Pixel Packing	XR53[5-4]		
Frame Accel Ena	XR6F[1]		
Output Signal Timing			
Shift Clock Mask (SM)	VD51[5]		
LP Delay Disable	XR2F[6]		
LP Delay (CMPR ena)	XR2F/2D		
LP Delay (CMPR disa)	XR2F/2E		
LP Pulse Width	XR2F[3-0]		
LP Polarity	XR54[6]		
LP Blank	XR4F[7]		
LP Active during V	XR51[7]		
FLM Delay Disable	XR2F[7]		
FLM Delay	XR2C		
FLM Polarity	XR54[7]		
Blank#/DE Polarity	XR54[0]		
Blank#/DE H-Only	XR54[1]		
Blank#/DE CRT/FP	XR51[2]		
Alt Hsync Start (CR04)	<b>VD</b> 10		
Alt Hsync End (CR05)			
	XR1B		
	XR65/64		
Alt Vsync Start (CR10)	XR65/66		
Alt Vsync End (CR11)	XR67[3-0]		
Alt Hsync Polarity	XR55[6]		
Alt Vsync Polarity	XR55[7]		
Display Quality Recon	nmendation	<u>s</u>	
FRC	XR50[1-0]		
FRC Option 1	XR53[2]		
FRC Option 2	XR53[3]		
FRC Option 3	XR53[6]		
FRC Polynomial	XR6E[7-0]		
Dither	XR50[3-2]		
Dittlei	71100[5 2]		
M Phase Change	XR5E[7]		
M Phase Change Count	XR5E[6-0]		
Compensation Typical	Settings		
H Compensation	XR55[0]		
V Compensation	XR57[0]		
Fast Centering Disable	XR57[7]		
H AutoCentering	XR55[1]		
V AutoCentering	XR57[1]		
H Centering	XR56		
V Centering	XR59/58		
V Centering	71(3)/30		
H Text Compression	XR55[2]		
H AutoDoubling	XR55[5]		
V Text Stretching	XR57[2]		
V Text Stretch Mode			
	XR57[4-3]		
V Stretching	XR57[5]		
V Stretching Mode	XR57[6]		
V Line Insertion Height			
V H/W Line Replication	XR59[7]		
V Line Repl Height	XR5A[3-0]		
1 0			

6554x Interface-Sharp LQ10D311 (640x480 256K-Color TFT LCD Panel)



DK6554x	Programming Rec			
PCB	Parameter	<u>Register</u>		Comment
Connector	Panel Width	XR1C		(1024 / 8) - 1
	Panel Height	XR65/68	2FFh	768 – 1
J3-5 Decembed I/C	Panel Type	XR51[1-0]		
J3-4 BLANK#/DE n/c	Clock Divide (CD)	XR50[6-4]		
$J_{J-0} \rightarrow M (ACDCLK) = I/C$ Sharp LO10DX01	Shiftclk Div (SD)	XR51[3]		
JJ-/ CNID Internal	Gray/Color Levels	XR4F[2-0]		
( <u>J3-6</u> ) OND n/c Panel Connector	TFT Data Width	XR50[7]		
	STN Pixel Packing	XR53[5-4]		
$(J_{3}-I_{3})$ CND	Frame Accel Ena	XR6F[1]		
( J3-14 ) UND (HS) (CN2-1 ) GND (HS) (HS) (HS) (CN2-4 ) UNVNC				
(13-10) CND $(12-4)$ HS INC	<b>Output Signal Timing</b>			
(33-9) $(10)$ $(10)$ $(10)$ $(10)$ $(10)$	Shift Clock Mask (SM)	XR51[5]		
$(V_3)$	LP Delay Disable	XR2F[6]		
(33-12) GND $(CN2-5)$ GND	LP Delay (CMPR ena)	XR2F/2D		
	LP Delay (CMPR disa)	XR2F/2E		
(J3-49) PNL23 (even pixel red msb) (CN1-7) R12	LP Pulse Width	XR2F[3-0]		
(13.48) PNL22 $(CN1.6)$ P11	LP Polarity	XR54[6]		
<u>12 46</u> PNL21 (even pixel red lsb) CN1 5 P10	LP Blank	XR4F[7]		
$r_{12,45}$ PNL20 $n/c$	LP Active during V			
$\begin{array}{c c} \hline J3-45 \\ \hline J3-43 \\ \hline PNL19 \\ \hline NU 19 \\ \hline NU 19 \\ \hline CN1-4 \\ \hline CN1-4 \\ \hline R02 \\ \hline R02 \\ \hline \end{array}$	FLM Delay Disable	XR51[7] XR2F[7]		
$\begin{array}{c c} \hline 13.43 \\ \hline 12.42 \\ \hline \end{array} \begin{array}{c} PNL18 \\ \hline \end{array} \begin{array}{c} CN1.2 \\ \hline \end{array} \begin{array}{c} R02 \\ \hline R01 \\ \hline \end{array}$				
$\begin{array}{c} J3-42 \\ 12 \ 40 \end{array}$ PNL17 (odd pixel red lsb) $\begin{array}{c} CN1-3 \\ CN1-2 \end{array}$ R01	FLM Delay	XR2C		
(13-40) DNI 16	FLM Polarity	XR54[7]		
(J3-39) <u>FINLIO</u> n/c	Blank#/DE Polarity	XR54[0]		
( <u>I2 27</u> ) PNL15 (even pixel green msb) (CN1 14) C12	Blank#/DE H-Only	XR54[1]		
(-33-37) DNI 14 GI2	Blank#/DE CRT/FP	XR51[2]		
J3-30 DNI 12 (aven pixel green lab) CNI-13 GII	Alt House Stort (CD04)	<b>VD</b> 10		
(	Alt Hsync Start (CR04)			
$J_{3-33}$ <u>PNL12</u> n/c (odd ningl group math)	Alt Hsync End (CR05)			
(13-31) PNL11 (out pixel green hist) (CN1-11) G02	Alt H Total (CR00)			
		XR65/64		
(000  pixel green isb) (000 $(000  pixel green isb)$	Alt Vsync Start (CR10)			
(33-28) PNL8 n/c $(000)$	Alt Vsync End (CR11)	XR67[3-0]		
	Alt Hsync Polarity	XR55[6]		
J3-25 PNL7 (even pixel blue msb) (CN1-21) B12	Alt Vsync Polarity	XR55[7]		
(12.24) PINLO $(CN1.20)$ D11				
$\begin{array}{c c} \hline 35-24 \\ \hline 33-22 \\ \hline DNI 4 \\ \end{array} $ (even pixel blue lsb) $\begin{array}{c c} CNI-20 \\ \hline CNI-19 \\ \hline B10 \\ \hline B10 \\ \hline \end{array}$	Display Quality Recon		5	
(12.01) PINL4 $n/a$	FRC	XR50[1-0]		
	FRC Option 1	XR53[2]		
<u></u> <u>_</u> <u></u>	FRC Option 2	XR53[3]		
J3-18 DNI 1 (odd pixel blue lsb) CNI-17 B01	FRC Option 3	XR53[6]		
(13-10) PNI 0	FRC Polynomial	XR6E[7-0]		
(J3-15) <u>PNL0</u> n/c	Dither	XR50[3-2]		
GND GND				
$\left( \begin{array}{c} J_3 - 17 \\ I_2 & 20 \end{array} \right) $ GND	M Phase Change	XR5E[7]		
$\left( \begin{array}{c} J3-20 \\ I3-20 \end{array} \right) GND $	M Phase Change Count	XR5E[6-0]		
	Compensation Typical	Settings		
(12.26) UND	H Compensation			
	1	XR55[0]		
	V Compensation	XR57[0]		
H/C = CN2-8 TEST2	Fast Centering Disable	XR57[7]		
	H AutoCentering	XR55[1]		
I3-41 GND	V AutoCentering	XR57[1]		
(33-44) GND $(CN1-1)$ GND	H Centering	XR56		
		XR59/58		
	V Centering	AK39/38		
(	H Text Compression	XR55[2]		
(131) VDDSAFE (+5V) +5V (N213) VCC	H AutoDoubling	XR55[5]		
( J3-1 )	V Text Stretching	XR57[2]		
(13-2) +12VSAFE p/c $(CN2-14)$ VCC	V Text Stretch Mode	XR57[2] XR57[4-3]		
(CN2-9) TEST3	V Stretching	XR57[5]		
$\underbrace{\text{UESAFE } (\pm 12 \text{ to } \pm 45)}_{\text{J3-3}} \text{ n/c}$	V Stretching Mode	XR57[6]		
	V Line Insertion Height			
Use separate +12V source, not +12VSAFE (CN2-10) VDD	V H/W Line Replication			
(sequenced), for panel VDD (panel VDD 12V (CN2-11) VDD	V Line Repl Height	XR5A[3-0]		
must be active before panel VCC) $+12V$ (CN2-11) VDD				
				_
(6554 Interface Sharp I O10DV01 (1024x7)	(9 51) Calam TET		land	<u>``</u>

6554x Interface - Sharp LQ10DX01 (1024x768 512-Color TFT LCD Panel)



DK6554x PCB	Sanyo	Pro Paran
Connector	LM-CK53-22NEZ	Panel
ENARKI	(LCM 5330)	Panel
J3-5 Pasarvad	Panel	Panel
$\frac{J3-4}{\text{BLANK}\#/\text{DE}}$ II/C	Connector	Clock
$\frac{J3-8}{M(\Lambda CDCLK)}$ I/C		Shift
JJ-/ GND	(29) M	Gray
( <u>J3-6</u> ) <u>OND</u>		TFT
SHFCLK		STN
J3-13 GND	(25) CL2	Fram
J3-14 IP (HS)		
JJ-10 CNID	( <u>27</u> ) CL1	Outp
$\left( \begin{array}{c} J3-9 \\ FLM \end{array} \right) $ (VS)		Shift
J3-II CND	(	LP D
(J3-12) OND		LP D
(12.40) PNL23 $n/c$		LP D
$\left( \begin{array}{c} J_{3-49} \\ PNL22 \end{array} \right) \xrightarrow{PNL22} n/c$		LP P
		LP F
$(J_{3}^{3}-48)$ PNL21 $n/c$		LP B
(-33-40) PNL20 $n/c$		LP A
(13-43) PNL19 n/c		FLM
PNL18 n/c		FLM
PNL1/ $n/c$		FLM
$\xrightarrow{33-40}$ PNL16 $n/c$		Blank
		Blank
(J3-37) PNL15 (R6)	15 LD0	Blank
[ 13-36 ] PNL14 (DJ)		
$\sim 12.24$ PNL13 (G5)		Alt I
(12.22) PINL12 (KJ)		Alt E
(13.31) PNL11 (D4)		Alt E
[ 13 30 ] PNL10 (04)		Alt V
[ 13.28 PNL9 (K4)		Alt V
J3-27 PNL8 (B3)		Alt V
•	(20) 0D3	Alt I
(J3-25) PNL7 $(G3)$	LD4	Alt V
PNL0 (K3)		<b>D</b> . 1
[ 12 22 ] PINL3 (D2)		Displ
$\downarrow$ $J3-22$ $\downarrow$ PNL4 (G2)		FRC
(33-21) PNL3 (R2)		FRC
$\downarrow$ J3-18 $\downarrow$ PNL2 (B1)		FRC
	×	FRC
$\begin{array}{c} J3-16 \\ \hline I2 15 \end{array}$ PNL0 (R1)	$ \left\{ \begin{array}{c} 8 \\ -1 \end{array} \right\} LD7$	FRC
(	( <u>16</u> ) UD7	Dithe
GND		M Pł
( J3-1/ ) CNID		M Pł
J3-20 CND		
$\left( \begin{array}{c} J_3 - 23 \\ H_2 - 26 \end{array} \right) \xrightarrow{\text{GND}} \left( \begin{array}{c} \text{GND} \end{array} \right)$		Com
$\left(\begin{array}{c} J3-26 \\ 12 & 20 \end{array}\right)$ GND	n/c - 1 NC	H C
<u>J3-29</u> <u>GND</u>		V C
J3-32 GND		<b>F</b> (
J3-35 GND		Fast
GND	$ \left( \begin{array}{c} 26 \\ 26 \end{array} \right) VSS$	H A
J3-41 GND	(24) VSS	V A
J3-44 GND		H Ce
$\frac{J3-4}{CND}$	$ \left( \begin{array}{c} 6 \\ \end{array} \right) GND$	V Ce
( <u>J3-50</u> ) <u>GIND</u>	(5) GND	Н Те
$\overline{VDDSAFE}(+5V)$		H Au
(J3-1) VDDSAFE(+5V)	(7) VDD	V Te
	-(28) DISP	V Te
(J3-2) +12VSAFE		V Ie V St
	VO	V St
VEESAFE (±12 to ±45	+38V	V Su V Li
(J3-3) <u>VEESALE (±12 to ±45</u>	$\sim 4$ VEE	V LI V H/
	-(3) VEE	V H/ V Li
	-	V L1

Programming Rec	ommenda	ations	/Requirements
Parameter	Register		Comment
Panel Width	XR1C		$\frac{640}{640}$ / 8) – 1
Panel Height	XR65/68		480 - 1
Panel Type	XR51[1-0]		
Clock Divide (CD)	XR50[6-4]		
Shiftclk Div (SD)	XR51[3]		
Gray/Color Levels	XR4F[2-0]		
TFT Data Width	XR50[7]		
STN Pixel Packing	XR53[5-4]		
Frame Accel Ena	XR6F[1]		
Output Signal Timing			
Shift Clock Mask (SM)	XR51[5]		
LP Delay Disable	XR2F[6]		
LP Delay (CMPR ena)	XR2F/2D		
LP Delay (CMPR disa)	XR2F/2E		
LP Pulse Width	XR2F[3-0]		
LP Polarity	XR54[6]		
LP Blank	XR4F[7]		
LP Active during V	XR51[7]		
FLM Delay Disable	XR2F[7]		
FLM Delay	XR2C		
FLM Polarity	XR54[7]		
Blank#/DE Polarity	XR54[0]		
Blank#/DE H-Only	XR54[1]		
Blank#/DE CRT/FP	XR51[2]		
Alt Hsync Start (CR04)	XR19		
Alt Hsync End (CR05)	XR19		
Alt H Total (CR00)	XR1A XR1B		
Alt V Total (CR06)	XR65/64		
Alt Vsync Start (CR10)			
Alt Vsync End (CR10)	XR67[3-0]		
Alt Hsync Polarity	XR55[6]		
Alt Vsync Polarity	XR55[7]		
<b>Display Quality Recon</b>		<u>s</u>	
FRC	XR50[1-0]		
FRC Option 1	XR53[2]		
FRC Option 2	XR53[3]		
FRC Option 3	XR53[6]		
FRC Polynomial	XR6E[7-0]		
Dither	XR50[3-2]		
M Phase Change	XR5E[7]		
M Phase Change Count			
Wi Thase Change Count	AKJE[0-0]		
<b>Compensation</b> Typical	Settings		
H Compensation	XR55[0]		
V Compensation	XR57[0]		
	VD57[7]		
Fast Centering Disable	XR57[7]		
H AutoCentering	XR55[1]		
V AutoCentering	XR57[1]		
H Centering	XR56		
V Centering	XR59/58		
H Text Compression	XR55[2]		
H AutoDoubling	XR55[5]		
V Text Stretching	XR57[2]		
V Text Stretch Mode	XR57[4-3]		
V Stretching	XR57[5]		
V Stretching Mode	XR57[6]		
V Line Insertion Height			
V H/W Line Replication			
V Line Repl Height	XR59[7] XR5A[3-0]		
, Enic Kepi Height	mon[5-0]		

6554x Interface - Sanyo LM-CK53-22NEZ (LCM 5330)(640x480 Color STN LCD Panel)



DK6554x		Programming Rec			
PCB		Parameter	Register	Value	Comment
Connector		Panel Width	XR1C	4Fh	$\overline{(640 / 8)} - 1$
		Panel Height			480 - 1
(J3-5) ENABKL n/c	Sanyo LCM-5327-24NAK			IDIII	400 - 1
I3 A Reserved n/c	Panel		XR51[1-0]		
$\rightarrow 33-4$ BLANK/DE# $n/c$	Connector		XR50[6-4]		
		Shiftclk Div (SD)	XR51[3]		
J3-/ GND	() M	Gray/Color Levels	XR4F[2-0]		
( <u>J3-6</u> ) <u>OND</u>		TFT Data Width	XR50[7]		
SHFCLK		STN Pixel Packing	XR53[5-4]		
	——————————————————————————————————————	Frame Accel Ena	XR6F[1]		
$\overline{J3-14}$ GND		Frame Accel Ena	ΛΚΟΓ[1]		
$\sim 13-10$ $\sim LP$ (HS)	4 CL1	<b>Output Signal Timing</b>			
$\sim 120$ $\sim 3$ GND		Shift Clock Mask (SM)	XR51[5]		
$\begin{array}{c} J_{3-9} \\ J_{3-11} \\ \end{array} \begin{array}{c} FLM \\ CND \\ \end{array} $	FLM	LP Delay Disable	XR31[5] XR2F[6]		
( <u>J3-12</u> ) OND		LP Delay (CMPR ena)	XR2F/2D		
(12.40) PNL23 $n/a$			XR2F/2E		
J3-49 DNI 22		LP Pulse Width	XR2F[3-0]		
		LP Polarity	XR54[6]		
$\rightarrow \frac{J_3-46}{J_3-46} \rightarrow \frac{PNL21}{PNL20} n/c$		LP Blank	XR4F[7]		
$\frac{J3-40}{J3-45}$ PNL20 n/c		LP Active during V	XR51[7]		
$\frac{13}{13} \frac{13}{13} \frac{13}{13} \frac{11}{13} 11$		FLM Delay Disable	XR2F[7]		
$\rightarrow 33-43$ PNL18 $n/c$		FLM Delay	XR2I[7] XR2C		
J3-40 DNI 16			XR54[7]		
(J3-39) $n/c$			XR54[0]		
PNL15 (R6)		Blank#/DE H-Only	XR54[1]		
$\begin{array}{c c} J_{3-37} \\ \hline H & PNL14 \\ \hline H & B5 \end{array}$	<u> </u>	Blank#/DE CRT/FP	XR51[2]		
			VD 10		
I3 34 PINLIS (US)	——————————————————————————————————————	Alt Hsync Start (CR04)			
<u>12 22</u> PNL12 (K5)	<u> </u>	Alt Hsync End (CR05)	XR1A		
$\sim$ 13 31 $\sim$ PNL11 (B4)	$(18)$ $LD2$	Alt H Total (CR00)			
<u>12 20</u> PNL10 (G4)		Alt V Total (CR06)	XR65/64		
(33-30) PNL9 (R4)		Alt Vsync Start (CR10)			
	(19) LD3	Alt Vsync End (CR11)			
(J3-27) INLO $(B3)$	UD3	Alt Hsync Polarity	XR55[6]		
PNL7 (G3)		Alt Vsync Polarity	XR55[7]		
J3-23 PNI 6 (R3)	<u> </u>	Alt vsylic Foldity	Δισσ[/]		
$\begin{array}{c c} \hline J3-24 \\ \hline I2 22 \end{array} \begin{array}{c} \hline PNL5 \\ \hline B2 \end{array}$	<u> </u>	<b>Display Quality Recon</b>	nmendations	5	
	——————————————————————————————————————	FRC	XR50[1-0]	-	
(13.21) PNL4 $(02)$	(13) UD5	FRC Option 1	XR53[2]		
<u>I3 10</u> PNL3 (R2)	(22) LD6	FRC Option 2	XR53[3]		
I3-18 PNL2 (B1)		FRC Option 3			
<u>I3 16</u> PNLI (GI)	- $(23)$ LD7		XR53[6]		
$\rightarrow 33-10$ PNL0 (R1)	$ \left( 15 \right) UD7$	FRC Polynomial	XR6E[7-0]		
<u></u>		Dither	XR50[3-2]		
GND		M Phase Change	XR5E[7]		
J3-1/ CND		M Phase Change Count			
J3-20 GND		M Fliase Change Count	AKJE[0-0]		
J3-23 CND		<b>Compensation</b> Typical	Settings		
( J3-26 ) GND			XR55[0]		
			XR55[0]		
GND		V Compensation	ΛΚ37[0]		
I3 35 GND		Fast Centering Disable	XR57[7]		
		H AutoCentering	XR55[1]		
IZ 41 GND	<u> </u>		XR57[1]		
$\rightarrow 33-41$ GND			XR57[1] XR56		
JJ-44 CND		H Centering			
J3-4/ GND	$- \underbrace{5}_{3}$ VSS2	V Centering	XR59/58		
( <u>J3-50</u> ) <u>GIVD</u>	( <u>8</u> ) VSS2	H Text Compression	XR55[2]		
$\overline{VDDSAFE(+5V)}$			XR55[5]		
(J3-1) VDDSAFE (+3V)					
	-3 DISPOFF		XR57[2]		
(J3-2) +12VSAFE n/c			XR57[4-3]		
	+36V	V Stretching	XR57[5]		
<u>UEESAFE (±12 to ±45)</u>	+30 V 28 VEE	V Stretching Mode	XR57[6]		
	23 VEE	V Line Insertion Height			
		V H/W Line Replication			
		V Line Repl Height	XR5A[3-0]		

6554x Interface - Sanyo LCM5327-24NAK (640x480 Color STN LCD Panel)



PCB         Parameter         Reserved         Parameter         Reserved         Alue Comment           13-4         Eexterved         n°c         Parameter         Reserved         4 bit (60 × 8) = 1           13-4         BLANKEDE         n°c         Parameter         Reserved         Parameter           13-5         FMACDELK         n°c         Starp JM64C031         Parameter         Parameter           13-13         SMICL & KSCL         3         XCKL         Smitcl & N's (20)         N's (16)           13-13         GND         3         XCKL         First Packets         Reserved           13-13         GND         1         YD         Smitcl & N's (20)         N's (16)         First Packets           13-12         GND         1         YD         Smitcl & N's (20)         N's (16)         First Packets           13-12         GND         1         YD         Smitcl & N's (20)         N's (20)         First Packets           13-12         GND         1         YD         First Packets         Reserved         First Packets           13-12         M'A         N's (16)         N's (17)         First Packets         First Packets           13-12         N's (17)	DK6554x		Programming Rec	ommenda	ations	/Require	ements
Commotor         Panel         Wildh         KRC 58         IDF         Athe (40 / 8) - 1           13:5         Example         n/c         Panel			Parameter	Register	Value	Comment	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Panel Width		4Fh	(640 / 8)	- 1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ENADVI		Panel Height	XR65/68	1DFh	480 - 1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-5 Recerved		Panel Type	XR51[1-0]			
13-8         M. (ACDCLK). n/c         Shap LM64C031         Shiftek Div (SD)         XK51[3]           13-6         GND         0	$J_{3-4}$ BLANK#/DE II/C			XR50[6-4]			
13-6         GRD         Data and the standard stan	$\rightarrow 13-8$ M (ACDCLK) $^{11/C}$	Sharp I M64C031		XR51[3]			
List       SHECLK (SL)       Connector         Dial       SHECLK (SL)       3       XCKL         Dial       GND       3       XCKL         Dial       GND       2       LP         Dial       GND       2       LP         Dial       GND       2       LP         Dial       GND       2       LP         Dial       GND       1       VD         Dial       GND       1       1         Dial       GND       1       1       1         Dial       GND       1       1       1       1         Dial       GND       1       1       1       1	<u>JJ-/</u> GND						
3:13       SHFCLK (SCL)       Contactor $3:141$ LP       GND       3       XCKL $3:141$ LP       (HS)       2       LP $3:10$ GND       1       YD       Strip Fixel Facking       KRS1[5] $3:40$ PNL22       n/c       Strip Fixel Facking       KRS1[6] $3:43$ PNL22       n/c       Strip Fixel Facking       KRS1[6] $3:43$ PNL12       n/c       Strip Fixel Facking       KRS1[7] $3:33$ PNL16       n/c       Strip Fixel Facking       KRS1[7] $3:33$ PNL17       n/c       Strip Fixel Facking       KRS1[7] $3:33$ PNL16       n/c       Strip Fixel Facking       KRS1[7] $3:34$ PNL17       n/c       Strip Fixel Facking       KRS1[7] $3:328$ PNL9       n/c       Strip Fixel Facking       Strip F	( <u>J3-6</u> ) <u>Gitb</u>		3				
13:14       CND       3       XCRL         13:14       LP       (IS)       2       LP         13:14       LP       (IS)       2       LP         13:14       GND       1       YD       YD       YD         13:12       GND       1       YD       YD       YD       YD         13:14       GND       1       YD       YD       YD       YD       YD         13:12       GND       1       YD       YD<	SHECLK (SCL)						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	JJ-15 CND	() XCKL					
Sign       GND       2       LP       Output Signal Halling         33-9       FLM       (VS)       1       YD         13-11       GND       1       YD       Sili Clock Making       NR51[5]         13-12       GND       1       YD       Sili Clock Making       NR51[5]         13-12       GND       1       YD       Sili Clock Making       NR51[5]         13-12       GND       1       YD       Sili Clock Making       NR51[6]         13-12       PNL23       n/c       Sili Clock Making       NR51[6]         13-46       FNL20       n/c       FNL30       FNL30       FNL30         13-37       PNL15       n/c       FNL40       FNL40       FNL40         13-37       PNL15       n/c       FNL40       FNL40       FNL40         13-37       PNL16       n/c       FNL50       FNL40       FNL40         13-32       FNL10       n/c       FNL50       FNL40       FNL40         13-32       FNL10       n/c       FNL50       FNL50       FNL40         13-32       FNL10       FNL50       FNL50       FNL50       FNL50         13-12       FNL50	J3-14 I D (HS)						
13:11       Clock Mask (20) (AS)15]         13:12       GND         13:12       GND         13:43       PNL22         13:44       PNL21         13:45       PNL22         13:46       PNL21         13:47       PNL10         13:48       PNL10         13:44       PNL10         13:45       PNL10         13:46       PNL10         13:47       PNL16         13:30       PNL16         13:32       PNL16         13:32       PNL11         13:32       PNL11         13:32       PNL11         13:32       PNL11         13:32       PNL12         13:32       PNL14         13:32       PNL15         14:14       QGL_11      <	J3-10 CND	() LP					
13:12       GND       ID       ID       Delay Disaber A.S.P.D         13:42       PNL.23       n/c       IP       Delay (CMPR can X.S.P.D)         13:43       PNL.21       n/c       IP       Delay (CMPR can X.S.P.D)         13:44       PNL.21       n/c       IP       Delay (CMPR can X.S.P.D)         13:43       PNL.21       n/c       IP       Delay (CMPR can X.S.P.D)         13:44       PNL.21       n/c       IP       Delay (CMPR can X.S.P.D)         13:43       PNL.10       n/c       IP       Delay (CMPR can X.S.P.D)         13:44       PNL.15       n/c       IP       Delay (CMPR can X.S.P.D)         13:43       PNL.16       n/c       IP       Delay (CMPR can X.S.P.D)         13:43       PNL.15       n/c       IP       Delay (CMPR can X.S.P.D)         13:33       PNL.16       n/c       IP       Delay (CMPR can X.S.P.D)         13:34       PNL.15       n/c       IP       Delay (CMPR can X.S.P.D)         13:32       PNL.16       n/c       IP       Delay (CMPR can X.S.P.D)         13:32       PNL.15       n/c       IP       Delay (CMPR can X.S.P.D)         13:32       PNL.16       N/c       IP	$J_{3-9}$ FIM (VS)						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-II CND	YD					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	( <u>J3-12</u> ) <u>GIVD</u>						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PNI 23						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>J3-49</u> <u>DNI 22</u> II/C						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-48 DNI 21			XR54[6]			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-40 DNI 20						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>J3-45</u> <u>DNI 10</u> I/C			XR51[7]			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-43 DNI 18			XR2F[7]			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				XR2C			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-40}$ DNI 16		FLM Polarity	XR54[7]			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	(J3-39) PNL10 $n/c$		Blank#/DE Polarity	XR54[0]			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DNI 15		Blank#/DE H-Only	XR54[1]			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Blank#/DE CRT/FP	XR51[2]			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\int 12.26 \int PINL14 n/c$			IND 10			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	13.31 PINLII $n/c$						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	12.20 PINLIU $n/c$		Alt V Total (CR06)	XR65/64			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PNL9 = n/c		Alt Vsync Start (CR10)	XR65/66			
Image: state in the synce of state							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	· · · · ·						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		D7	Alt Vsync Polarity	XR55[7]			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	PINL0 (K3)		Display Quality Recon	mendation	s		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	13.22 PNL5 (G4)	( <u>15</u> ) D5			<u>-</u>		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(12.21) PNL4 (B3)						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>I3 10</u> PNL3 (R3)	×					
J3-16PNL1(B1)IID1J3-15PNL0(R1)IOD0J3-15GNDIOD0J3-20GNDIOD0J3-23GNDIOIOJ3-29GNDIOIOJ3-32GNDIOIOJ3-35GNDIOIOJ3-41GNDISNK55[0]J3-44GNDISVSSJ3-47GNDISVSSJ3-1VDDSAFE (+5V)ISVSSJ3-2ISNCISJ3-3VEESAFE (±12 to ±45)+32V8VEESAFE (±12 to ±45)+32V8VEE	$P_{12,10}$ PNL2 (G2)						
J3-15PNL0(K1)10D0J3-15GNDIIIIJ3-20GNDGNDIIIJ3-23GNDIIIIJ3-26GNDIIIIJ3-32GNDIIIIJ3-35GNDIIIIJ3-34GNDIIIIJ3-41GNDIIIIJ3-44GNDIIIIJ3-44GNDIIIIJ3-44GNDIIIIJ3-47GNDIIIIJ3-1VDDSAFE (+5V)GVDDIIJ3-2+12VSAFEn/cIIIJ3-3VEESAFE ( $\pm 12$ to $\pm 45$ ) $\pm 32V$ 8VEEVEEVVIIIIIVVIIIIIVVIIIIIVVIIIIIVIIIIIIVIIIIIIVIIIIIIVIIIIIIIIIIIIIVIIIIII </td <td><u>I3 16</u> PNLI (BI)</td> <td>XX</td> <td></td> <td></td> <td></td> <td></td> <td></td>	<u>I3 16</u> PNLI (BI)	XX					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	·		Diulei	AK50[5-2]			
J3-20GNDJ3-23GNDJ3-23GNDJ3-26GNDJ3-29GNDJ3-35GNDJ3-35GNDJ3-36GNDJ3-37GNDJ3-38GNDJ3-41GNDJ3-41GNDJ3-47GNDJ3-47GNDJ3-47GNDJ3-30UDDSAFE (+5V)J3-1VDDSAFE (+5V)VDDSAFE (+5V)6VDDJ3-3VEESAFE (±12 to ±45)+32VNCNettoringX857[6]VVeteshingX857[6]VStretchingX857[6]VVV </td <td></td> <td></td> <td>M Phase Change</td> <td>XR5E[7]</td> <td></td> <td></td> <td></td>			M Phase Change	XR5E[7]			
J3-23 GND J3-26 GND J3-29 GND J3-32 GND J3-35 GND J3-38 GND J3-41 GND J3-41 GND J3-41 GND GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-41 GND J3-42 GND J3-47 GND GND J3-47 GND J3-47 GND GND J3-47 GND J3-47 GND J3-47 GND GND J3-47 GND J3-47 GND GND J3-47 GND GND J3-47 GND J3-47 GND GND J3-47 GND GND C MA C C MA C C MA C C MA C C MA C MA C C MA C MA C MA C MA C MA C MA C MA S5[5] C MA C MA C MA C MA C MA S5[5] MA C MA MA C MA <td><u>I3 20</u> GND</td> <td></td> <td>M Phase Change Count</td> <td>XR5E[6-0]</td> <td></td> <td></td> <td></td>	<u>I3 20</u> GND		M Phase Change Count	XR5E[6-0]			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	UND		Common and them Trumbool	C att man			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>13 26 UND</u>						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	( 12 20 ) UND						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			v Compensation	AK5/[0]			
J3-38GNDJ3-41GNDJ3-41GNDJ3-44GNDJ3-47GNDJ3-509VSS7VSS7VSS7VSS7VSS7VSS7VDDSAFE (+5V)6VDD7VEESAFEn/cVEESAFE ( $\pm 12$ to $\pm 45$ ) $\pm 32V$ 8VEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEEVEEsafeVEE<	12 25 UND	n/c – (5) NC	Fast Centering Disable	XR57[7]			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>13 38 GND</u>						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	UI3-44 GND						
J3-50       GND       7       VSS         J3-1       VDDSAFE (+5V)       6       VDD         J3-2       +12VSAFE       n/c         J3-3       VEESAFE (±12 to ±45)       +32V       8         VEE       VEE       VEE	<u>13 47 GND</u>						
USE CO       WDDSAFE (+5V)       H       H Text Compression       XR55[2]         H       AutoDoubling       XR55[5]       V         H       AutoDoubling       XR55[5]       V         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y         V       Y       Y       Y       Y       Y         V       Y       Y       Y       Y       Y         V       Y       Y       Y       Y       Y         V       Y       Y       Y       Y       Y         V       Y       Y	$\overline{3-50}$ GND						
User in the image of the i	• • • •						
V       1ext Stretching       XR57[2]         V       1ext Stretching       XR57[4-3]         V       1ext Stretching       XR57[4-3]         V       1ext Stretching       XR57[5]         V       1ext Stretching       XR57[6]         V       1ext Stretching       XR57[7]	(13-1) VDDSAFE (+5V)						
VEESAFE (±12 to ±45)     +32V     NEE       VEESAFE (±12 to ±45)     +32V     8       VEE     VEE     Veese       VEE     Veese     Veese       VEE     Veese     Veese       Veese     Veese     Veese <td< td=""><td>· · · · · ·</td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	· · · · · ·						
VEESAFE (±12 to ±45)     +32V     NEE       V     Stretching     XR57[5]       V     Stretching     Mode       V     Insertion     Height       V     Stretching     XR59[7]	(13-2) +12VSAFE n/c						
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	· · · · · · · · · · · · · · · · · · ·		V Stretching				
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	(13-3) VEESAFE (±12 to ±45)	) +32V 8 VEE	V Stretching Mode	XR57[6]			
	<u></u>						
V Line Repl Height XR5A[3-0]			V Line Repl Height	XR5A[3-0]			

6554x Interface - Sharp LM64C031 (640x480 Color STN LCD Panel)



DK6554x	Programming Reco			
PCB				Comment
Connector		XR1C		(640 / 8) - 1
( <u>I3-5</u> ) <u>ENABKL</u> n/c Kyocera KCL644	18 Panel Height	XR65/68	1DFh	480 - 1
JJ-J Pecerved	Panel Type	XR51[1-0]		
J3-4 PLANK#/DE	Clock Divide (CD)	XR50[6-4]		
$J_{3-8}$ M (ACDCLK) IVC	Shiftclk Div (SD)	XR51[3]		
	DF Grav/Color Levels	XR4F[2-0]		
$(_{J3-6})$ $(_{26})$		XR50[7]		
(12.12) SHFCLK		XR53[5-4]		
		XR6F[1]		
(33-13) $(30)$ $(30)$	CP Traine Accel Ena	AROITI		
(13 10) LP (HS)	LOAD Output Signal Timing			
$\mathcal{L}$ I2 0 $\mathcal{L}$ GND	LOAD Shift Clock Mask (SM)	XR51[5]		
$\begin{array}{c c} \hline 13 11 \\ \hline \end{array} \begin{array}{c} FLM \\ \hline \end{array} (vS) \\ \hline \end{array} $		XR2F[6]		
		XR2F/2D		
		XR2F/2E		
$\overline{(J3-49)}$ PNL23 n/c		XR2F[3-0]		
$I_{2,48}$ PNL22 $p/c$		XR21[5-0] XR54[6]		
		XR4F[7]		
		XR51[7]		
J3-43 DNI 18		XR2F[7]		
$J_{3-42}$ PNI 17		XR2C		
J3-40 DNI 16	5	XR54[7]		
(J3-39) PNL10 $n/c$		XR54[0]		
(12.27) PNL15 m/a		XR54[1]		
$J_{3-3/}$ DNU 14	Blank#/DE CRT/FP	XR51[2]		
$\begin{array}{c} \hline J3-36 \\ \hline PNL13 \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c$		VD10		
n/c	Alt Hsync Start (CR04)	XR19		
$\overline{13-33}$ <u>PNL12</u> $n/c$	Alt Hsync End (CR05)			
$\sim 13 21$ $\sim PNL11$ $p/c$	Alt H Total (CR00)			
$\sim 12 20$ $\sim PNL10$ $p/c$	Alt V Total (CR06)	XR65/64		
$\sim 13.28$ $\sim PNL9$ $n/c$	Alt Vsync Start (CR10)			
$\overline{)}$ \overline{)} $\overline{)}$ \overline{)} $\overline{)}$ \overline{)} \overline{)} $\overline{)}$ \overline{)} $\overline{)}$ \overline{)}	Alt Vsync End (CR11)	XR67[3-0]		
	Alt Hsync Polarity	XR55[6]		
(J3-25) PNL7 (LR2) $(5)$ L	DO Alt Vsync Polarity	XR55[7]		
(12.24) PINLO (LBI)	.D0			
	Display Quality Recom		<u>i</u>	
		XR50[1-0]		
		XR53[2]		
$(J_3-19)$ (III) (III) (J_1)		XR53[3]		
$J_{3-18}$ PNU 1 (UG1 ) $J_{3-18}$ PNU 1 (UG1 )		XR53[6]		
(J3-16) PNLO (UP1) $(33)$ F		XR6E[7-0]		
(J3-15) - $(OK1)$ - $(34)$ H	ID3 Dither	XR50[3-2]		
GND				
$J_{J-1/}$ CND		XR5E[7]		
$\left( \begin{array}{c} J3-20 \\ I2 & 22 \end{array} \right) GND $	M Phase Change Count	XR5E[6-0]		
	<b>Compensation</b> Typical	Settings		
GIND	· · · · · · · · · · · · · · · · · · ·	XR55[0]		
J3-20 GND				
	V Compensation	XR57[0]		
GND III 25 GND	Fast Centering Disable	XR57[7]		
		XR55[1]		
LI2 41 GND		XR55[1]		
$\overline{33-41}$ GND		XR56		
( J3-47 ) GND		XR59/58		
$(\underline{J3-50})$	GND H Text Compression	XR55[2]		
(131) VDDSAFE (+5V) (27)	II AutoDauhling	XR55[5]		
	VDD V Taxt Stratahing	XR57[2]		
	VDD V Tayt Stratah Mada	XR57[2] XR57[4-3]		
	DISP#	XR57[4-5] XR57[5]		
$\underbrace{\text{U3-3}}_{\text{VEESAFE (\pm 12 \text{ to } \pm 45)}} \text{ n/c}$		XR57[5] XR57[6]		
(J3-3) <u>VEESAFE (±12 to ±43)</u> n/c	V Line Insertion Height	AKJ/[0]		
-	V Line Insertion Height	AKJ9[3-0]		
	V H/W Line Replication			
	V Line Repl Height	XR5A[3-0]		

6554x Interface - Kyocera KCL6448 (640x480 Color STN-DD LCD Panel)



DK6554x		Programming Rec			-	ements
PCB		Parameter	Register		Comment	
Connector		Panel Width	XR1C	4Fh	(640 / 8)	- 1
ENARKI		Panel Height	XR65/68	1DFh	480 - 1	
J3-5 Peserved		Panel Type	XR51[1-0]			
$J_{3-4}$ DLANK#/DE		Clock Divide (CD)	XR50[6-4]			
$\sqrt{15-6}$ M (ACDCLK) $m/c$	Hitachi LMG9720XUFC	Shiftclk Div (SD)	XR51[3]			
J3-/ CND	Panel	Gray/Color Levels	XR4F[2-0]			
(		TFT Data Width	XR50[7]			
SHFCLK	Connector	STN Pixel Packing	XR53[5-4]			
(J3-13) SHICLK GND	3) CL2	Frame Accel Ena	XR6F[1]			
J3-14 IP (HS)			intoi [1]			
J3-10 GND	(2) CL1	<b>Output Signal Timing</b>				
$J_{3-9}$ FIM (VS)		Shift Clock Mask (SM)				
J3-II CND	FLM	LP Delay Disable	XR2F[6]			
(J3-12) OND		LP Delay (CMPR ena)	XR2F/2D			
PNL23			XR2F/2E			
J3-49 DNI 22		LP Pulse Width	XR2F[3-0]			
		LP Polarity	XR54[6]			
$\begin{array}{c} \hline 33-46 \\ \hline J3-46 \\ \hline PNL20 \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c \\$		LP Blank	XR4F[7]			
		LP Active during V	XR51[7]			
(33-43) PNL19 $n/c$		FLM Delay Disable	XR2F[7]			
$\begin{array}{c} \hline J3-43 \\ \hline J3-42 \\ \hline \end{array} \begin{array}{c} PNL18 \\ \hline DNL17 \\ \hline \end{array} \begin{array}{c} n/c \\ \hline \end{array}$		FLM Delay	XR2C			
PNL1/ n/c		FLM Polarity	XR54[7]			
$\begin{array}{c} \underline{J3-40}\\ \underline{J3-39} \end{array} \xrightarrow{PNL16} \underline{n/c}$		Blank#/DE Polarity	XR54[0]			
		Blank#/DE H-Only	XR54[1]			
$\overline{J3-37}$ PNL15 n/c		Blank#/DE CRT/FP	XR51[2]			
$\begin{array}{c} \hline 33-37 \\ \hline 33-36 \\ \hline 12,24 \\ \hline \end{array} \begin{array}{c} PNL14 \\ \hline PNL13 \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c $		Alt Harma Start (CD04)				
<u>J3-34</u> DNI 12 I/C		Alt Hsync Start (CR04) Alt Hsync End (CR05)	XR19 VD1A			
$\begin{array}{c} J_{3-33} \\ \hline H_{2-31} \\ $						
<u>J3-31</u> <u>DNIL 10</u> II/C		Alt H Total (CR00)				
$\left( \begin{array}{c} J_{3-30} \\ \hline PNL9 \end{array} \right) \xrightarrow{PNL10} n/c$		Alt V Total (CR06)	XR65/64			
$\begin{array}{c c} \hline J3-28 \\ \hline PNL8 \\ \hline n/c \\ n/c \\ \hline n/c \\ n/c $		Alt Vsync Start (CR10)				
(J3-27) <u>FINLO</u> $n/c$		Alt Vsync End (CR11)				
(12.25) PNL7		Alt Hsync Polarity	XR55[6]			
J3-23 DNI 6	( <u>12</u> ) LD0	Alt Vsync Polarity	XR55[7]			
J3-24 DNI 5	<u> </u>	<b>Display Quality Recon</b>	imendation	s		
J3-22 DNI 4	<u> </u>	FRC	XR50[1-0]			
J3-21 DNI 3	<u> </u>	FRC Option 1	XR53[2]			
J3-19 DNI 2	( <u>8</u> _) UD0	FRC Option 2	XR53[3]			
$\begin{array}{c c} J3-18 \\ \hline H2 16 \\ \hline \end{array} \begin{array}{c} 110L2 \\ \hline PNL1 \\ \hline \end{array}$	(9) UD1	FRC Option 3	XR53[6]			
J3-10 DNL 0	<u> </u>	FRC Polynomial	XR6E[7-0]			
( <u>J3-15</u> ) <u>INLO</u>	( <u>11</u> ) UD3	Dither	XR50[3-2]			
GND						
$J_{J-1/}$ CND		M Phase Change	XR5E[7]			
<u>J3-20</u> GND		M Phase Change Count	XR5E[6-0]			
<u>J3-23</u> GND		Compensation Typical	Settings			
J3-20 CND		H Compensation	XR55[0]			
J3-29 GND		V Compensation	XR57[0]			
J3-32 GND						
<u>J3-35</u> GND			XR57[7]			
$\rightarrow 33-38$ GND		H AutoCentering	XR55[1]			
J3-41 GND		V AutoCentering	XR57[1]			
JJ-44 GND		H Centering	XR56			
<u>J3-4/</u> <u>GND</u>		V Centering	XR59/58			
(J3-50) OND		H Text Compression	XR55[2]			
VDDSAFE (+5V)		H AutoDoubling	XR55[2]			
(J3-1) VDDSAFE (+5V)			XR57[2]			
+12VSAFE $n/c$	L DISPOFF#	V Text Stretch Mode	XR57[2]			
J3-2 +12 v SAFE n/c		V Stretching	XR57[4-5]			
$VEESAFE (\pm 12 \text{ to } \pm 43)$	(5) + 27V (7) VEF	V Stretching Mode	XR57[5]			
$(J3-3) \xrightarrow{VEESAFE (\pm 12 \text{ to } \pm 4,  to $	(-7) VEE	V Line Insertion Height	XR50[3_0]			
		V H/W Line Replication				
		V Line Repl Height	XR5A[3-0]			
		· Enic Repi Height	mon[5-0]			

6554x Interface - Hitachi LMG9720XUFC (640x480 Color STN-DD LCD Panel)



$ \begin{array}{c} \begin{array}{c} \hline Parameter \\ \hline Connector \\ \\ \hline C$	DK6554x		Programming Rec			
Connector         Panel Widh         XRE 5(8)         III leight           13-5         Exected         n/c         Panel Widh         XRE 5(8)         IDF 1480 - 1           13-6         ND         Connector         Connector         Connector         Connector         Connector           13-13         SHPCLK         Connector         Connector         Connector         Connector           13-14         LP         Otho         CN1-1         YD         Connector           13-14         LP         Otho         CN1-1         YD         Connector           13-15         ND         CN1-1         YD         CN1-1         YD           13-14         LP         Otho         CN1-1         YD           13-15         NL         CN1-1         YD         CN1-1         YD           13-14         PN1-14         Otho         CN1-1         YD         Diala State         REG (Sol K)         REG (Sol K)         REG (Sol K)           13-14         PN1-14         Otho         CN1-1         YD         Diala K         REG (Sol K)         REG (S				Register		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				XR1C	4Fh	(640 / 8) - 1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ENADEL		Panel Height	XR65/68	1DFh	480 - 1
$ \begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 3 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	J3-5 Reserved			XR51[1-0]		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-4}$ $PI ANK #/DE II/C$					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{J3-8}{M(\Lambda CDCLK)}$ I/C					
J.5.6         Commentor           J3:13         SHPCLK         Commentor           J3:14         GND         CNI-3           J3:14         GND         CNI-1           J3:10         GND         CNI-1           J3:12         GND         CNI-1           J3:43         Fill         GND           J3:44         FNI-22         n/c           J3:45         FNI-12         m/c           J3:46         FNI-12         m/c           J3:47         FNI-14         m/c           J3:46         FNI-14         m/c           J3:47         FNI-14         m/c           J3:36         FNI-14         m/c           J3:36         FNI-14         LB3         CN2-17           J3:36         FNI-14         LB3         CN2-17           J3:37         FNI-14         LB3         CN2-17           J3:38         FNI-14         LB3         CN1-16           J3:20	CND IVC					
J3:13 (ND)         SHIPCLK (NL:3) XCK         STN Pixel Packing         XKS3[5:4] (NKS3[5:4]           J3:10 (ND)         (NL:3) XCK         STN Pixel Packing         XKS3[5:4]           J3:10 (ND)         (NL:3) XCK         STN Pixel Packing         XKS3[5:4]           J3:10 (ND)         (NL:3) XCK         STN Pixel Packing         XKS3[5:4]           J3:10 (NL:3)         (NL:3) XCK         Output Signal Timing         StN [15]           J3:10 (NL:4)         (NL:3) XCK         Output Signal Timing         StN [15]           J3:41         (NL:3) XCK         Output Signal Timing         StN [15]           J3:42         (NL:4)         (NL:4)         NL [16]         NL [16]           J3:43         (NL:1)         (NC         NL [16]         NL [16]           J3:34         (NL:1)         (NL:4)         (NL:4)         NL [16]         NL [16]           J3:33         (NL:1)         (UR:3)         (CN:2)         (DD)         All Hype Stand Timing         NK [17]           J3:34         (NL:1)         (UR:3)         (CN:2)         (DD)         NK [16]           J3:34         (NL:1)         (UR:3)         (CN:2)         (DD)         NK [16]           J3:35         (NL:1)         (UR:3)         (CN:1-	( J3-6 ) <u>UND</u>		3			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		——————————————————————————————————————	e			
Bit of the second s	$\left( 12.14 \right)$ GND	, , , , , , , , , , , , , , , , , , , ,		AKUI[1]		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		CN1-2 ) LP	<b>Output Signal Timing</b>			
I.1.1       PLai       (VS)       CNL-1       YD         IJ3-12       GND       CNL-1       YD       IP Delay (CMPR ena) KR2F(2D         IJ3-44       PNL-22       n/c       IP Delay (CMPR ena) KR2F(2D)       IP Delay (CMPR ena) KR2F(2D)         IJ3-44       PNL-22       n/c       IP Delay (CMPR ena) KR2F(2D)       IP Delay (CMPR ena) KR2F(2D)         IJ3-44       PNL-12       n/c       IP Delay (CMPR ena) KR2F(1A)       IP Delay (CMPR ena) KR2F(2D)         IJ3-45       PNL-16       n/c       IP Delay USA       KR2F(1A)       IP Delay USA         IJ3-44       PNL-16       n/c       IP Delay USA       KR2F(1A)       IP Delay USA         IJ3-37       PNL-16       n/c       IP Delay USA       KR2F(1A)       IP Delay USA         IJ3-37       PNL-16       (LG2)       CN2-17       LD1       IBahk/DE Polariy XR54(1]       IBahk/DE Polariy XR54(1]         IJ3-34       PNL-19       (LG2)       CN2-19       LD2       IA       IH sync Eard (CR04) XR14       AI         IJ3-35       PNL-10       (LG2)       CN1-9       UD0       AI       H sync Eard (CR05) XR1A       AI         IJ3-39       PNL-10       (LG2)       CN1-10       UD2       AI       H cone (CR05) XR		, ()	Shift Clock Mask (SM)	XR51[5]		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\Gamma_{12 11}$ $\Gamma_{LM}$ (VS)	CN1-1 YD				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			-			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	<b></b>					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PNL22 n/c					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\sim 12.46$ $\sim PNL21$ n/c					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>J3-45</u> DNI 10					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-43 DNI 18					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-42 DNI 17					
J3-37       PNL15       (G.)         J3-37       PNL14       (LB3)       CN2-17       LD0         J3-36       PNL14       (LB3)       CN2-18       LD1         J3-36       PNL12       (G2)       CN2-19       LD2         J3-37       PNL12       (G2)       CN2-19       LD2         J3-38       PNL12       (G2)       CN2-19       LD2         J3-37       PNL14       (UR3)       CN2-19       LD2         J3-30       PNL10       (UR3)       CN1-9       UD1         J3-22       PNL9       UB2)       CN1-10       UD2         J3-22       PNL6       (LB1)       CN2-22       DL4         J3-22       PNL4       (LB1)       CN2-22       DL4         J3-24       PNL3       (UR2)       CN1-12       DU4         J3-17       GND       GND       GN1-10       PNL3       CN1-42         J3-17       GND       GND       GN1-42       DU5       PKC Option 3       RX53[6]         J3-17       GND       GND       GN1-42       DU5       PKC Option 3       RX55[7]       M Phase Change Court RX55[6-0]         J3-23       GND	J3-40 DNI 16					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	<u></u> <u>n/c</u>					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\longrightarrow$ PNL15 (LG3)		5			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-3/}$ DNI 14 (LD2)		Blank#/DE CRT/FP	XR51[2]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-30 DNI 13 (LB2 )		Alt Hsync Start (CR04)	XR19		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-34}$ DNI 12 (LG2)					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-33 DNI 11 (UG3 )					
3-30       PNL9       (UB2)       CN1-10       UD3 $3-20$ PNL8       (UG2)       CN1-10       UD3 $3-27$ PNL8       (UG2)       CN1-10       UD3 $3-27$ PNL7       (LR2)       CN1-11       UD3 $3-25$ PNL7       (LR2)       CN2-21       DL4 $3-24$ PNL5       (LG1)       CN2-22       DL5 $3-22$ PNL4       (LR1)       CN2-24       DL7 $3-19$ PNL2       (UB1)       CN1-12       DU4 $3-19$ PNL2       (UB1)       CN1-12       DU4 $3-16$ PNL1       (UG1)       CN1-13       DU5 $3-15$ GND       CN1-15       DU7 $3-23$ GND       GND       CN1-15       DU7 $3-323$ GND       GND       GND       GND       GND $3-323$ GND       GND       GND       GN2-16       VSS $3-32$ GND       GND       GN2-16       VSS       V Compensation       XR57[0] $3-323$ GND       GND       GN2-16	J3-31 DNI 10 (LID 3 )					
J3-25       PNL8       (UG2)       CN1-10       UD3         J3-27       PNL4       (LR2)       CN1-11       UD3         J3-25       PNL7       (LR2)       CN1-11       UD3         J3-25       PNL6       (LB1)       CN2-21       DL4         J3-22       PNL5       (LG1)       CN2-22       DL5         J3-22       PNL3       (UR2)       CN1-12       DU4         J3-19       PNL3       (UR2)       CN1-12       DU4         J3-16       PNL1       (UG1)       CN1-12       DU4         J3-15       PNL0       (UR1)       CN1-15       DU7         J3-20       GND       GND       GND       REC Option 3       XR53[6]         J3-20       GND       GND       GND       GND       GN2-1         J3-23       GND       GND       GND       GN2-1       VSS         J3-32       GND       GND       GND       GN2-1       VSS         J3-44       GND       GN2-1       VSS       VSS       ValoCentering       XR55[0]         J3-47       GND       GND       CN2-16       VSS       VSS       ValoCentering       XR55[1]	J3-30 DNL Q (LIB2)		Alt Veyna Stort (CR00)	XR05/04		
3-27       CNI-11       UD3 $3-25$ PNL7       (LR2)       CN2-21       DL4 $3-24$ PNL5       (LG1)       CN2-22       DL5 $3-22$ PNL4       (LR1)       CN2-22       DL6 $3-21$ PNL3       (UR1)       CN2-23       DL6 $3-21$ PNL3       (UR1)       CN1-12       DU4 $3-16$ PNL1       (UG1)       CN1-13       DU5 $3-16$ PNL1       (UG1)       CN1-14       DU6 $3-15$ GND       CN1-15       DU7 $3-20$ GND       GND       GND       RK50[1-0] $3-23$ GND       GND       GND       RK51[7] $3-320$ GND       GND       GND       CN2-10 $3-323$ GND       GND       CN2-10       VSS $3-344$ GND       CN2-10       VSS       VacCentering       XR55[1] $3-344$ GND       CN2-10       VSS       Vaccentering       XR55[2] $3-347$ GND       CN2-10       VSS       Vaccentering       XR55[2] $3-1$	$J_{3-28}$ DNL 8 (UG2 )					
I3-25       PNL7       (LR2)       CN2-21       DL4         J3-24       PNL6       (LB1)       CN2-21       DL4         J3-24       PNL6       (LG1)       CN2-22       DL5         J3-22       PNL4       (LR1)       CN2-23       DL6         J3-19       PNL3       (UR2)       CN1-12       DU4         J3-19       PNL2       (UB1)       CN1-13       DU5         J3-16       PNL0       (UR1)       CN1-14       DU6         J3-15       PNL0       (UR1)       CN1-15       DU7         J3-26       GND       GND       GND       SR55[0]         J3-26       GND       GND       GND       GM2-10       SR55[0]         J3-26       GND       GND       GND       GM2-10       SS5[0]         J3-32       GND       GND       GN2-10       VSS       V       Cm2-10       VSS         J3-32       GND       GND       CN2-10       VSS       V       V autoCentering       SR57[1]       H         J3-341       GND       CN2-10       VSS       VSS       V Compensation       SR55[5]       V         J3-341       GND	(J3-27) INLO (002)	<u>(CN1-11</u> ) UD3				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\longrightarrow$ PNI 7 (LR2)					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-23}$ DNI 6 (LD1 )					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-24 PNI 5 (LG1)		<b>Display Quality Recon</b>	mendation	5	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-22 PNL4 (LR1)					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-21}$ DNI 3 (LIP 2)		FRC Option 1	XR53[2]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\int J_{3}-19 \int DNI(2) (IID1)$			XR53[3]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<u> </u>				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$J_{3-10}$ DNI 0 (ID1)	<u> </u>			0BAh	** Important **
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(J3-15) FINLO (UK1)	<u> </u>			-	<b>F</b> · · · · ·
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		• •				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				XR5E[7]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			M Phase Change Count	XR5E[6-0]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			Compensation Typical	Settings		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	J3-20 CND					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(12.22) UND	)	v Compensation	ΛΚ57[0]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			Fast Centering Disable	XR57[7]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	12 28 <u>UND</u>	$\sim$ <u>CN1-6</u> VSS	H AutoCentering	XR55[1]		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	13.41 UND	$\sim$ (CN2-1) VSS				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	GND I3-44					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<u>- 13.47</u> <u>GND</u>					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	( <u>J3-50</u> ) <u>GND</u>					
J3-1       VIESAFE       n/c         J3-2       +12VSAFE       n/c         J3-3       VEESAFE (±12 to ±45)       +25V         CN1-4       DISP         VIESAFE       VIESAFE         VIESAFE       +25V         CN1-7       VEE         VIESAFE       VIESAFE         VIESAFE       +25V         CN1-7       VEE         VIESAFE       VIES         VIESAFE       +25V         CN1-7       VEE         VIESAFE       +25V         VII-7       VEE         VII-7       VEE         VII-7       VEE         VII-7       VEE         VII-7       VEE         VII-7       VEE         VII-7       VII-7						
J3-2     +12VSAFE     n/c       J3-3     VEESAFE (±12 to ±45)     +25V       CN1-4     DISP       V     Text Stretching       XR57[4-3]       V     Stretching	(J3-1) VDDSAFE (+5V)	CN1-5 VDD				
J3-2       +12VSAFE       n/c         J3-3       VEESAFE (±12 to ±45)       +25V         CN1-7       VEE       VEESAFE         V       VEESAFE       +25V         V       VEESAFE       VEESAFE         V       VEESAFE       +25V         VEESAFE       +25V       +25V         VEESAFE			V Text Stretching	XR57[2]		
Use SAFE (±12 to ±45)       +25V       CN1-7       VEE       V Stretching       XR57[6]         V Stretching Mode       XR57[6]       V Line Insertion Height XR59[3-0]       V H/W Line Replication XR59[7]	$\overline{J3-2}$ +12VSAFE n/c					
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]		5) (25)V -				
V Line Insertion Height XR59[3-0] V H/W Line Replication XR59[7]	(J3-3) VEESAFE (±12 to ±45)	$\frac{1}{2} + 25 \text{V}$ (CN1-7) VEE	V Stretching Mode	XR57[6]		
V Line Repl Height  XR5A[3-0]						
			v Line Repl Height	XR5A[3-0]		

6554x Interface - Sharp LM64C08P (640x480 Color STN-DD LCD Panel)



DK6554x		Programming Rec			_
PCB	Sanyo LCM-5331-22NTK	Parameter	Register		Comment
Connector	Panel	Panel Width	XR1C		(640 / 8) - 1
UJ3-5 ENABKL n/c	Single Dual	Panel Height	XR65/68	1DFh	480 - 1
Keserved n/c	Connector Connector	Panel Type	XR51[1-0]		
$\sim 13.8 \rightarrow BLANK #/DE n/c$	(Panel Spec) (Prototypes)	Clock Divide (CD)	XR50[6-4]		
$\sim 13.7 \rightarrow M (ACDCLK)$	-(29) $-(N1-2)$ M	Shiftclk Div (SD)	XR51[3]		
$\xrightarrow{J3-7}$ GND	(29) $(CNI-2)$ M	Gray/Color Levels	XR4F[2-0]		
·		TFT Data Width	XR50[7]		
J3-13 SHFCLK	-(25) (CN1-6) CL2	STN Pixel Packing	XR53[5-4]		
L2 14 GND	- $26$ $ CN1-7$ $VSS$	Frame Accel Ena	XR6F[1]		
$\sim 13-10$ $\sim LP$ (HS)	- $27$ $ CN1-4$ $CL1$	<b>Output Signal Timing</b>			
$\sim$ 12.0 $\prec$ GND	$-\underbrace{24}$ $-\underbrace{CN1-5}$ VSS	Shift Clock Mask (SM)	XR51[5]		
FLM (VS)		LP Delay Disable	XR2F[6]		
$\xrightarrow{JJ-11}$ GND		LP Delay (CMPR ena)	XR2F/2D		
·			XR2F/2E		
<u>J3-49</u> <u>PNL23</u> n/c		LP Pulse Width	XR2F[3-0]		
$I_2 48$ PINL22 $n/c$		LP Polarity	XR54[6]		
PNL2I $n/c$		LP Blank	XR4F[7]		
$\sim 12.45$ $\sim PNL20$ n/c		LP Active during V	XR51[7]		
-12.42 PNL19 $n/c$		FLM Delay Disable	XR2F[7]		
$\overline{J3-42}$ PNL18 n/c		FLM Delay	XR2C		
PNL1/ n/c		FLM Polarity	XR54[7]		
$\begin{array}{c} 33-40 \\ \hline J3-39 \end{array} \begin{array}{c} PNL16 \\ n/c \end{array}$		Blank#/DE Polarity	XR54[0]		
		Blank#/DE H-Only	XR54[1]		
J3-37 PNL15 PNL14	-( <u>15</u> )-( <u>CN2-16</u> ) LD0	Blank#/DE CRT/FP	XR51[2]		
J3-36 PNL13	- <u>( 14 )</u> - <u>( CN2-17</u> ) LD1		VD10		
$\left( \begin{array}{c} J_3 - 34 \\ H_2 - 22 \end{array} \right) \xrightarrow{\text{FINL13}} PNL12$	-( 13 ) - ( CN2-18 ) LD2	Alt Hsync Start (CR04) Alt Hsync End (CR05)			
J3-33 DNI 11	-( 12 ) - ( CN2-19 ) LD3	Alt H Total (CR00)			
J3-31 PNI 10	-(23) (CN1-8) UD0		XR65/64		
J3-30 DNI 0	-(22) (CN1-9) UD1	Alt Vsync Start (CR10)			
J3-28 DNI 8	- $21$ $ CN1-10$ UD2	Alt Vsync End (CR10)			
( <u>J3-27</u> ) <u>11120</u>	-(20) - (CN1-11) UD3	Alt Hsync Polarity	XR55[6]		
PNL7		Alt Vsync Polarity	XR55[7]		
J3-25 PNI 6	$- \underbrace{11}_{10} \underbrace{CN2-20}_{10} LD4$				
J3-24 PNI 5	$-\underbrace{10}_{\text{CN2-21}}$ LD5	<b>Display Quality Recon</b>		<u>s</u>	
$\left( \begin{array}{c} J3-22 \\ H2 21 \end{array} \right)$ PNL4	-(9) + (CN2-22) LD6 -(8) + (CN2-23) LD7	FRC	XR50[1-0]		
$\begin{array}{c} J3-21 \\ 12 10 \end{array}$ PNL3		FRC Option 1	XR53[2]		
$\left\{\begin{array}{c} J3-19\\ J3-18\end{array}\right) \xrightarrow{\text{PNL2}}$	-(19) - (CN1-12) UD4 -(18) - (CN1-13) UD5	FRC Option 2	XR53[3]		
T2 16 PNLI	-(17) $-(17)$ $(17)$	FRC Option 3	XR53[6]		
$\xrightarrow{J3-10}$ PNL0	$- \frac{17}{16} - \frac{CN1-14}{CN1-15} UD7$	FRC Polynomial	XR6E[7-0]		
	(10) $(CNI-I5)$ $(D)$	Dither	XR50[3-2]		
(J3-17) GND		M Phase Change	XR5E[7]		
<u>I3 20</u> <u>GND</u>		M Phase Change Count			
C 13 23 COND					
<u>12 26</u> GND		Compensation Typical			
12 20 GND		H Compensation V Compensation	XR55[0] XR57[0]		
13 32 GND $n/c$	- $1$ NC	v Compensation	AK5/[0]		
I2 25 GND		Fast Centering Disable	XR57[7]		
(12.38) $(10)$	- <u>28</u> DISPOFF#	H AutoCentering	XR55[1]		
GND		V AutoCentering	XR57[1]		
GND J3-44 J3-44 GND		H Centering	XR56		
$\begin{array}{c} J3-47 \\ \hline J2-50 \\ \hline GND \\ \hline \end{array}$	-(6) $-(CN2-26)$ VSS	V Centering	XR59/58		
( <u>J3-50</u> ) GND	-(5) (CN2-25) VSS	H Text Compression	VD55[0]		
(12.1) VDDSAFE (+5V)		H AutoDoubling	XR55[2] XR55[5]		
(J3-1) VDDSAFE(+3V)	-(7) (CN2-24) VDD	V Text Stretching	XR55[5] XR57[2]		
VEESAFE +30V		V Text Stretch Mode	XR57[2] XR57[4-3]		
$(J3-3) \xrightarrow{VEESAFE} (\pm 12 \text{ to } \pm 45)$	$\sim$ $3$ $\sim$ $CN2-27$ VEE	V Stretching	XR57[4-5] XR57[5]		
$(\pm 12 \text{ to } \pm 43)$	-( 4 ) - ( CN2-28 ) VEE	V Stretching Mode	XR57[5]		
+12VSAFE		V Line Insertion Height	XR59[3_0]		
J3-2 +12VSAFE	<u>-(_2)</u> ( <u>CN2-29</u> ) VO	V H/W Line Replication	XR59[71		
		V Line Repl Height	XR54[3-0]	-	
		. Zhie Kepi Height		1	1

6554x Interface - Sanyo LCM-5331-22NTK (640x480 Color STN-DD LCD Panel)



DK6554x	Programming Rec		ations/Requirements
PCB	Parameter	Register	Value Comment
Connector	Panel Width	XR1C	4Fh (640 / 8) - 1
- ENADZI	Panel Height	XR65/68	1DFh 480 – 1
J3-5 Paserved	Panel Type	XR51[1-0]	
$(J_3-4)$ BLANK#/DE n/c	Clock Divide (CD)	XR50[6-4]	
	Shiftclk Div (SD)	XR51[3]	
$\xrightarrow{J_3-8}$ M (ACDCLK) $\frac{11}{n/c}$ Hitachi LMG9721XUFC	Gray/Color Levels	XR4F[2-0]	
(33-7) GND Inc Panel	TFT Data Width	XR50[7]	
Connector	STN Pixel Packing	XR53[5-4]	
(J3-13) SHFCLK (CN1-3) CL2	Frame Accel Ena	XR6F[1]	
I2 14 GND			
$\begin{array}{c} \underline{J3-14}\\ \underline{J3-10}\end{array}$ $\begin{array}{c} \underline{LP}\\ \underline{CNID}\end{array}$ $\begin{array}{c} \underline{CNI-2}\\ \underline{CNI-2}\end{array}$ $\begin{array}{c} \underline{CL1}\\ \underline{CL1}\end{array}$	<b>Output Signal Timing</b>		
	Shift Clock Mask (SM)		
53-9 53-11 FLM (VS) CN1-1 FLM	LP Delay Disable	XR2F[6]	
(33-11) GND		XR2F/2D	
		XR2F/2E	
$\overline{J3-49}$ PNL23 n/c	LP Pulse Width	XR2F[3-0]	
$\frac{12.48}{\text{PNL}22}$ $\frac{\text{PNL}22}{\text{PNL}22}$	LP Polarity	XR54[6]	
$\sim 13.46$ PNL21 $n/c$	LP Blank	XR4F[7]	
$I_{3,45}$ PNL20 $p/c$	LP Active during V	XR51[7]	
$r_{12,42}$ PNL19 $n/c$		XR2F[7]	
-12.42 PNL18 $n/c$	FLM Delay	XR2C	
$\sim 13.40$ PNL17 $n/c$	FLM Polarity	XR54[7]	
$\left( \begin{array}{c} -33-40 \\ J3-39 \end{array} \right) \begin{array}{c} PNL16 \\ n/c \end{array}$	Blank#/DE Polarity	XR54[0]	
	Blank#/DE H-Only	XR54[1]	
(J3-37) PNL15 DNL 14	Blank#/DE CRT/FP	XR51[2]	
(13-36) PNL14 $(CN2-7)$ LD5		VD 10	
<u>12 24</u> PNL13 CN2 8 LD6	Alt Hsync Start (CR04)		
13-33 PNL12 (N2-9) I D7	Alt Hsync End (CR05)		
(13-31) PNLII	Alt H Total (CR00)		
(13.30) PNL10 $(CN2.2)$ UD5		XR65/64	
(12.28) PNL9 $(CN2.2)$ UD6	Alt Vsync Start (CR10)		
(33-27) PNL8 $(CN2-4)$ UD7	Alt Vsync End (CR11)		
	Alt Hsync Polarity	XR55[6]	
(J3-25) PNL7 (CN1-12) LD0	Alt Vsync Polarity	XR55[7]	
T3 24 PNL6 CN1 13 LD1	Display Quality Recom	mendation	s
<u>12 22 PNL5</u> (NI 14) LD2	FRC	XR50[1-0]	
(12.21) PNL4 $(CN1.15)$ LD2	FRC Option 1	XR53[2]	
T2 10 PNL3 CN1 8 UD0	FRC Option 2	XR53[3]	
13.18 PNL2 CN1.9 UD1	FRC Option 3	XR53[6]	
(13.16) PNLI $(CN1.10)$ UD2	FRC Polynomial	XR6E[7-0]	
(33-10) PNL0 (CN1-10) UD3	Dither	XR50[3-2]	
		11100[0 2]	
(J3-17) GND	M Phase Change	XR5E[7]	
GIND GIND	M Phase Change Count	XR5E[6-0]	
II II II III IIII	Compensation Typical	Sottings	
C 12 26 CIND		XR55[0]	
	V Compensation	XR55[0]	
GIND GIND	v Compensation	<b>AR</b> 57[0]	
	Fast Centering Disable	XR57[7]	
	H AutoCentering	XR55[1]	
I3 41 GND	V AutoCentering	XR57[1]	
I3 44 GND CN2 10 VSS	H Centering	XR56	
LI3 47 GND CN2 5 VSS	V Centering	XR59/58	
(33-50) GND $(CN1-6)$ VSS			
	H Text Compression	XR55[2]	
(J3-1) VDDSAFE (+5V) $(CN1-5)$ VDD	H AutoDoubling	XR55[5]	
$\Box$	V Text Stretching	XR57[2]	
(J3-2) +12VSAFE n/c $(CN1-4)$ DISTORT#	V Text Stretch Mode	XR57[4-3]	
	V Stretching	XR57[5]	
(J3-3) VEESAFE (±12 to ±45) +V <sup>+</sup> (CN1-7) VEE	V Stretching Mode	XR57[6]	
	V Line Insertion Height		
† Voltage not specified in panel data sheet; contact panel manufacturer	V H/W Line Replication		
for more information.	V Line Repl Height	XR5A[3-0]	

6554x Interface - Hitachi LMG9721XUFC (640x480 Color STN-DD LCD Panel)



DK6554x	Programming Rec	commenda			
PCB	Parameter	Register	Value	Comment	
Connector	Panel Width	XR1C	4Fh	(640 / 8)	- 1
ENADVI	Panel Height	XR65/68	1DFh	480 - 1	
J3-5 Peserved II/C	Panel Type	XR51[1-0]			
$\int J_{3-4} \int DLANK # DE II/C$	Clock Divide (CD)	XR50[6-4]			
$J_{3-8}$ M (ACDCLK) II/C Toshiha TLX 80628 C2V	Shiftclk Div (SD)	XR51[3]			
	Gray/Color Levels	XR4F[2-0]			
(	TFT Data Width	XR50[7]			
	STN Pixel Packing	XR53[5-4]			
<u>J3-13</u> <u>GND</u> <u>CNI-3</u> SCP	Frame Accel Ena	XR6F[1]			
(33-10) $CND$ $(CNI-2)$ LP	<b>Output Signal Timing</b>				
$J_{3-9}$ FIM (VS)	Shift Clock Mask (SM)				
$(J_3-11)$ CND $(CN1-1)$ FP	LP Delay Disable	XR2F[6]			
( <u>J3-12</u> ) OND	LP Delay (CMPR ena)	XR2F/2D			
(12.40) PNL23 $r/a$	LP Delay (CMPR disa)	XR2F/2E			
<u>J3-49</u> <u>PNI 22</u> II/C	LP Pulse Width	XR2F[3-0]			
<u>J3-48</u> <u>PNI 21</u> I/C	LP Polarity	XR54[6]			
<u>J3-46</u> PNI 20 II/C	LP Blank	XR4F[7]			
<u>J3-45</u> <u>DNI 10</u> II/C	LP Active during V	XR51[7]			
$( J_{3-43} ) = \frac{1}{2} \frac{1}{$	FLM Delay Disable	XR2F[7]			
<u>J3-42</u> DNI 17	FLM Delay	XR2C			
J3-40 DNI 16	FLM Polarity	XR54[7]			
(J3-39) PNL10 $n/c$	Blank#/DE Polarity	XR54[0]			
DNI 15	Blank#/DE H-Only	XR54[1]			
$\begin{array}{c c} \hline J3-37 \\ \hline PNL15 \\ \hline PNL14 \\ \hline CN2-2 \\ \hline LD0 \\ \hline LD1 \\ \hline LD1$	Blank#/DE CRT/FP	XR51[2]			
$\begin{array}{c c} \hline J3-36 \\ \hline PNL13 \\ \hline CN2-3 \\ \hline CN2-4 \\ \hline LD2 \\ \hline LD2$		VD10			
$\begin{array}{c c} \hline J3-34 \\ \hline PNL12 \\ \hline CN2-4 \\ \hline LD2 \\$	Alt Hsync Start (CR04)				
	Alt Hsync End (CR05)	XRIA			
$\begin{array}{c c} \hline J3-35 \\ \hline J3-31 \\ \hline J3-20 \\ \hline PNL10 \\ \hline \end{array}$	Alt H Total (CR00)				
$\begin{array}{c c} \hline J3-30 \\ \hline PNL9 \\ \hline CN1-9 \\ \hline UD1 \\ \hline UD2 \\ $		XR65/64			
$\begin{array}{c c} \hline J3-28 \\ \hline PNL8 \\ \hline CN1-10 \\ \hline UD2 \\ \hline DN1-11 \\ \hline UD2 \\ \hline DN2 \\ \hline DN$	Alt Vsync Start (CR10)				
$(J3-27)^{PNL0}$ (CN1-11) UD3	Alt Vsync End (CR11)				
	Alt Hsync Polarity	XR55[6]			
USA PNL6	Alt Vsync Polarity	XR55[7]			
$\begin{array}{c c} \hline J3-24 \\ \hline PNL5 \\ \hline CN2-7 \\ \hline CN2-8 \\ \hline LD5 \\ \hline LD5 \\ \hline CN2-8 \\ \hline LD5 \\ \hline LD$	<b>Display Quality Recon</b>	nmendations	\$		
-33-22 DNI 4 $-CN2-8$ LD0	FRC	XR50[1-0]	_		
<u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>	FRC Option 1	XR53[2]			
$\begin{pmatrix} J_3-19 \\ PNL2 \end{pmatrix} PNL2 \qquad (CN1-12) UD4$	FRC Option 2	XR53[3]			
$\begin{pmatrix} J3.18 \\ PNL1 \end{pmatrix} PNL1 \qquad \qquad (CN1-13) UD5 \\ (CN1-14) UD6 \\ (CN1-14)$	FRC Option 3	XR53[6]			
(-33-10) DNI 0 $(-14)$ UD0	FRC Polynomial	XR6E[7-0]			
$(_{J3-15})^{INL0}$ (CN1-15) UD7	Dither	XR50[3-2]			
CND					
$\overbrace{J3-17}{GND}$	M Phase Change	XR5E[7]			
J3-20 CND	M Phase Change Count	XR5E[6-0]			
J3-23 GND	Compensation Typical	Settings			
J3-20 CND	H Compensation	XR55[0]			
J3-29 CND	V Compensation	XR55[0]			
GND I2 25 GND					
$\begin{array}{c} \underline{J3} \cdot 35 \\ \underline{J2} \cdot 29 \end{array}$ GND	Fast Centering Disable				
J3-38 GND I2 41 GND	H AutoCentering	XR55[1]			
J3-41 CND	V AutoCentering	XR57[1]			
	H Centering	XR56			
$J_{3-47}$ GND $CN2-1$ GND	V Centering	XR59/58			
(33-47) GND $(CN1-6)$ GND		VD55[0]			
	H Text Compression	XR55[2]			
$(J3-1) VDDSAFE (+5V) \qquad \qquad$	H AutoDoubling	XR55[5]			
- (CN1-4 ) DISP	V Text Stretching	XR57[2]			
J3-2 +12VSAFE n/c	V Text Stretch Mode	XR57[4-3]			
	V Stretching	XR57[5]			
$\underbrace{J3-3}_{VEESAFE (\pm 12 \text{ to } \pm 45)} + 24.5V \underbrace{CN1-7}_{VEE} VEE$	V Stretching Mode	XR57[6]			
	V Line Insertion Height				
	V H/W Line Replication				
	V Line Repl Height	XR5A[3-0]			

6554x Interface - Toshiba TLX-8062S-C3X (640x480 Color STN-DD LCD Panel)



DK6554x	]	Programming Rec	ommenda		
PCB		Parameter	Register		Comment
Connector		Panel Width	XR1C	4Fh	(640 / 8) - 1
ENADVI	-	Panel Height	XR65/68	1DFh	480 - 1
J3-5 Peserved I/C		Panel Type	XR51[1-0]		
$J_{3-4}$ $J_{1/C}$ $I_{1/C}$		Clock Divide (CD)	XR50[6-4]		
$\int \frac{J_{3-8}}{M} \frac{M(ACDCLK)}{M} \frac{I}{C}$ Optrox DME 5025	51NC-FW	Shiftclk Div (SD)	XR51[3]		
J3-7 GND I/C I Denal		Gray/Color Levels	XR4F[2-0]		
		TFT Data Width	XR50[7]		
Connector		STN Pixel Packing	XR53[5-4]		
(J3-13) SHFCLK (CN1-3)	1 ( ) ( )	6			
L2 14 GND		Frame Accel Ena	XR6F[1]		
LP (HS) (N1-2)	) LP	<b>Output Signal Timing</b>			
		Shift Clock Mask (SM)	XR51[5]		
$\begin{array}{c c} \hline 12 11 \\ \hline FLM \\ \hline (VS) \\ \hline \end{array}$		LP Delay Disable	XR2F[6]		
$\langle J_{3-12} \rangle$ GND			XR2F/2D		
<b>,</b>			XR2F/2E		
$\overline{J3-49}$ PNL23 $n/c$		LP Pulse Width	XR2F[3-0]		
$r_{12,49}$ PNL22 $r/a$		LP Polarity	XR54[6]		
$J_{3-46}$ PNL21 $n/c$		LP Blank	XR4F[7]		
		LP Active during V			
			XR51[7]		
<u>J3-43</u> <u>DNI 18</u> II/C		FLM Delay Disable	XR2F[7]		
<u>J3-42</u> <u>DNI 17</u> II/C		FLM Delay	XR2C		
J3-40 DNI 16		FLM Polarity	XR54[7]		
(J3-39) $n/c$		Blank#/DE Polarity	XR54[0]		
(12.27) PNL15		Blank#/DE H-Only	XR54[1]		
<u>J3-37</u> DNI 14		Blank#/DE CRT/FP	XR51[2]		
J3-30 DNI 12	DL1	Alt Harma Start (CD04)	<b>VD</b> 10		
<u>J3-34</u> <u>DNI 12</u> <u>CN2-4</u>		Alt Hsync Start (CR04) Alt Hsync End (CR05)			
<u>J3-33</u> <u>DNI 11</u> <u>CN2-5</u>					
(J3-31 ) DNU 10 (CNI-8	) I JI II J				
$\left(\begin{array}{c} J3-30 \\ PNL9 \end{array}\right) \xrightarrow{PNL10} \left(\begin{array}{c} CN1-9 \\ CN1-10 \\ PNL9 \end{array}\right)$		Alt V Total (CR06)	XR65/64		
CN1-10 PNL8		Alt Vsync Start (CR10)			
(J3-27) PINLO (CN1-11)		Alt Vsync End (CR11)			
PNL7		Alt Hsync Polarity	XR55[6]		
	) DL4	Alt Vsync Polarity	XR55[7]		
(12.24) PINLO	DL5	Display Quality Recon	mendation	S	
<u>J3-24</u> PNL5 CN2-8		FRC	XR50[1-0]	<u> </u>	
<u> </u>		FRC Option 1	XR53[2]		
(-33-21) PNL3 $(-CN2-9)$ CN1-12		FRC Option 2	XR53[3]		
$(J_{J_{3}-18})$ PNL2 (CN1-12)	K	FRC Option 3	XR53[6]		
LI2 16 PNLI CN1 14	K	FRC Polynomial	XR6E[7-0]		
$\left( \begin{array}{c} 33-10 \\ J3-15 \end{array} \right) \xrightarrow{\text{PNL0}} \left( \begin{array}{c} CN1-14 \\ CN1-15 \end{array} \right)$	K DU	Dither	XR50[3-2]		
		Diulei	AR50[5-2]		
(J3-17) GND		M Phase Change	XR5E[7]		
GND		M Phase Change Count	XR5E[6-0]		
13 23 GND					
( 13-26 ) OND		Compensation Typical			
			XR55[0]		
GIND GIND		V Compensation	XR57[0]		
IS 35 GND		Fast Centering Disable	XR57[7]		
GIND GIND		H AutoCentering	XR55[1]		
J3-30 J3-41 GND		V AutoCentering	XR57[1]		
(33-41) GND (CN2-10)		H Centering	XR56		
		V Centering	XR59/58		
	2 VSS	v Centering	AK39/30		
(	) vss	H Text Compression	XR55[2]		
VDDSAFE (+5V)	<u> </u>	H AutoDoubling	XR55[5]		
(33-1)		V Text Stretching	XR57[2]		
(13-2) +12VSAFE n/c	DISPOFF#	V Text Stretch Mode	XR57[4-3]		
(J3-2) +12VSAFE n/c		V Stretching	XR57[5]		
VEESAFE ( $\pm 12$ to $\pm 45$ ) $+V^{\dagger}_{\pm}$ (CN1.7)		V Stretching Mode	XR57[6]		
$(J3-3) \xrightarrow{VEESAFE} (\pm 12 \text{ to } \pm 43) \xrightarrow{+V_{+}} (CN1-7)$	) VEE	V Line Insertion Height			
† Voltage not specified in panel data sheet; contact panel	manufacturar	V H/W Line Replication			
	manufacturer	V Line Repl Height	XR54[3-0]		
for more information.	L	· Zine Repi Height			

6554x Interface - Optrex DMF-50351NC-FW (640x480 Color STN-DD LCD Panel)



# **Electrical Specifications**

## 65540/545 ABSOLUTE MAXIMUM CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
P <sub>D</sub>	Power Dissipation	_	_	1	W
V <sub>CC</sub>	SupplyVoltage	- 0.5	_	7.0	V
V <sub>I</sub>	InputVoltage	- 0.5	_	V <sub>CC</sub> +0.5	V
V <sub>O</sub>	OutputVoltage	- 0.5	_	V <sub>CC</sub> +0.5	V
T <sub>OP</sub>	OperatingTemperature(Ambient)	- 25	_	85	° C
T <sub>STG</sub>	StorageTemperature	- 40	_	125	° C

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

#### 65540/545 NORMAL OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage $(5V \pm 10\%)$	4.5	5	5.5	V
V <sub>CC</sub>	Supply Voltage $(3.3V \pm 10\%)$	3.1	3.3	3.6	V
T <sub>A</sub>	AmbientTemperature	0	_	70	° C

#### 65540/545 DAC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
V <sub>O</sub>	OutputVoltage	Io 10 mA	1.5	_	_	V
Io	OutputCurrent	Vo 1V @ 37.5 Load	21	_	_	mA
	Full Scale Error		_	_	± 5	%
	DAC to DAC Correlation		_	1.27	_	%
	DACLinearity		± 2	_	_	LSB
	Full Scale Settling Time		_	_	28	nS
	RiseTime	10% to 90%	_	_	6	nS
	Glitch Energy		_	_	200	pVsec
	ComparatorSensitivity		_	50	_	mV

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



#### 65540/545 DC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
I <sub>CCDE</sub>	Power Supply Current	0°C, <b>5.5V</b> , 68 MHz, DAC on, 65540	_	180	230	mA
I <sub>CCDO</sub>	Power Supply Current	0°C, <b>5.5V</b> , 68 MHz, DAC off, 65540	_	140	200	mA
I <sub>CCDO</sub>	Power Supply Current	0°C, <b>3.3V</b> , 62 MHz, DAC off, 65540	_	78	132	mA
I <sub>CCDE</sub>	Power Supply Current	0°C, <b>5.5V</b> , 68 MHz, DAC on, 65545	_	TBD	TBD	mA
I <sub>CCDO</sub>	Power Supply Current	0°C, <b>5.5V</b> , 68 MHz, DAC off, 65545	_	TBD	TBD	mA
I <sub>CCDO</sub>	Power Supply Current	0°C, <b>3.3V</b> , 56 MHz, DAC off, 65545	_	TBD	TBD	mA
I <sub>CCS</sub>	Power Supply Current	0°C, <b>5.5V</b> , Standby†, 65540	_	-	200	μΑ
I <sub>CCS</sub>	Power Supply Current	0°C, <b>5.5V</b> , Standby†, 65545	_	_	TBD	μΑ
I <sub>IL</sub>	Input Leakage Current		- 100	—	+100	uA
I <sub>OZ</sub>	Output Leakage Current	High Impedance	- 100	_	+100	uA
I <sub>OZ</sub>	Output Leakage Current	High Impedance	- 100	_	+100	uA
V <sub>IL</sub>	Input Low Voltage	All input pins	- 0.5	—	0.8	V
V <sub>OL</sub>	Output Low Voltage	Under max load per table below (5V)	_	_	0.5	V
V <sub>OL</sub>	Output Low Voltage	Under max load per table below (3.3V)	_	_	0.5	V
V <sub>OH</sub>	Output High Voltage	Under max load per table below (5V)	$V_{\rm CC}^{-}0.5$	_	_	V
V <sub>OH</sub>	Output High Voltage	Under max load per table below (3.3V)	2.4	_	_	V
V <sub>IH</sub>	Input High Voltage	All pins except XTALI	2.0	_	V <sub>CC</sub> +0.5	V
V <sub>IH</sub>	Input High Voltage	All pins except XTALI	2.0	_	V <sub>CC</sub> +0.5	V

#### 65540/545 DC DRIVE CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	OutpuPins	DCTestConditions	Min	Units
I <sub>OL</sub>	Output Low Drive	H/VSYNC, LDEV#, LRDY#, ROMCS#, IRQ	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	12	mA
		FLM, LP, M, P0-15, SHFCLK, D0-31	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	8	mA
		ENAVEE, ENAVDD, ENABKL, ACTI	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	8	mA
		RASA#, CASAH/L#, WEA#, PAR (65545 only)	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	4	mA
		RASB#, CASBH/L#, WEB#, OEAB#, AA0-9	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	4	mA
		RASC#, CASCH/L#, WEC#, OEC#, CA0-9	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	4	mA
		All other outputs	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	2	mA
I <sub>OH</sub>	Output High Drive	H/VSYNC, LDEV#, LRDY#, ROMCS#, IRQ	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	12	mA
		FLM, LP, M, P0-15, SHFCLK, D0-31	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	8	mA
		ENAVEE, ENAVDD, ENABKL, ACTI	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	8	mA
		RASA#, CASAH/L#, WEA#, PAR (65545 only)	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	4	mA
		RASB#, CASBH/L#, WEB#, OEAB#, AA0-9	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	4	mA
		RASC#, CASCH/L#, WEC#, OEC#, CA0-9	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	4	mA
		All other outputs	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	2	mA

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: †Standby power was measured using Self Refresh DRAMs with all chip inputs driven to inactive levels and outputs not connected (or connected to typical external loads).

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.




#### 65540/545 AC TEST CONDITIONS

(Under Normal Operating Conditions Unless Noted Otherwise)

	Output	Output	Capacitive
OutpuPins	LowVoltage	HighVoltage	Load
All 12mA and 8mA outputs plus PAR for PCI bus in the 65545	V <sub>OL</sub>	2.4V	80pF
All Other 4mA output pads	V <sub>OL</sub>	2.4V	50pF
All Other 2mA output pads	V <sub>OL</sub>	2.4V	30pF

#### 65540/65545 AC TIMING CHARACTERISTICS-REFERENCE CLOCK

Symbol	Parameter	Notes	Min	Тур	Max	Units
F <sub>REF</sub>	ReferenceFrequency	(±100 ppm)	1	14.31818	60	MHz
T <sub>REF</sub>	Reference Clock Period	1/F <sub>REF</sub>	16.6	69.84128	1000	nS
$T_{HI}/T_{REF}$	Reference Clock Duty Cycle		25	_	75	%




**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.





Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>C</sub>	VCLK Period (5V)	68 MHz	14.7	_	_	nS
T <sub>C</sub>	VCLK Period (3.3V)	56 MHz	17.6	_	_	nS
T <sub>CH</sub>	VCLK High Time		0.45T <sub>C</sub>	_	0.55T <sub>C</sub>	nS
T <sub>CL</sub>	VCLK Low Time		0.45T <sub>C</sub>	_	0.55T <sub>C</sub>	nS
T <sub>M</sub>	MCLK Period (5V)	68 MHz	14.7	_	_	nS
T <sub>M</sub>	MCLK Period (3.3V)	56 MHz	17.6	_	_	nS
T <sub>MH</sub>	MCLK High Time		0.45T <sub>M</sub>	_	0.55T <sub>M</sub>	nS
T <sub>ML</sub>	MCLK Low Time		0.45T <sub>M</sub>	_	0.55T <sub>M</sub>	nS
T <sub>RF</sub>	Clock Rise / Fall		_	_	5	nS
_	MCLK Frequency for	100 ns DRAMs ( <b>5V</b> )	_	50.350	_	MHz
_	MCLK Frequency for	80 ns DRAMs ( <b>5V</b> )	_	56.644	_	MHz
_	MCLK Frequency for	70 ns DRAMs ( <b>5V</b> )	_	65	_	MHz



**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.




#### 65540/545 AC TIMING CHARACTERISTICS-RESET

Symbol	Parameter	Notes	Min	Max	Units
T <sub>IPR</sub>	Reset Active Time from Power Stable	See Note 1	5	_	mS
T <sub>ORS</sub>	Reset Active Time from Ext. Osc. Stable	See Note 2	0	_	nS
T <sub>RES</sub>	Reset Active Time with Power Stable	See Note 3	2	_	mS
T <sub>RSR</sub>	Reset Rise Time	Reset fall time is non-critical	_	20	nS
T <sub>RSO</sub>	Reset Active to Output Float Delay		_	40	nS
T <sub>CSU</sub>	Configuration Setup Time	See Note 4	20	-	nS
T <sub>CHD</sub>	Configuration Hold Time		5	_	nS

Note 1: This parameter includes time for internal voltage stabilization of all sections of the chip, startup and stabilization of the internal clock synthesizer, and setting of all internal logic to a known state.

- Note 2: The external oscillator input is optional, it may be selected by XR01 bit 5.
- Note 3: This parameter includes time for the internal clock synthesizer to reset to its default frequency and time to set all internal logic to a known state. It assumes power is stable and the internal clock synthesizer is already operating at some stable frequency.
- Note 4: Setup time to latch the state of the configuration bits reliably into XR01 and XR6C is specified by this parameter. Changes in some configuration bits may take longer to stabilize inside the chip (such as internal clock synthesizer-related bits 4 and 5). It is therefore recommended that configuration bit setup time be TRES (2mS) to insure that the chip is in a completely stable state when Reset goes inactive.




**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



Symbol	Parameter	Notes	Min	Max	Units
T <sub>LCP</sub>	Local Bus Clock Period (33MHz)	0.1% stability at 2.0V / 0.8V	30	30	nS
T <sub>LCH</sub>	Local Bus Clock High Time		12	_	nS
T <sub>LCL</sub>	Local Bus Clock Low Time		12	_	nS
T <sub>LCR</sub>	Local Bus Clock Rise Time		_	3	nS
T <sub>LCF</sub>	Local Bus Clock Fall Time		-	3	nS
	Local Bus Clock Slew Rate		1	4	V/nS
T <sub>CRS</sub>	CPU Reset Setup Time to Local Bus Clock	For 2x Clock Sync	2	_	nS
T <sub>CRH</sub>	CPU Reset Hold Time from Local Bus Clock	For 2x Clock Sync	5	_	nS

#### 65540/65545 AC TIMING CHARACTERISTICS-LOCAL BUS CLOCK (33 MHz)



Local Bus '2x' Clock Synchronization Timing


Note: VL-Bus timing is compatible with VL-Bus Specification 2.0.

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



#### 65540/65545 AC TIMING CHARACTERISTICS-LOCAL BUS INPUT SETUP & HOLD (33 MHz)

Symbol	Parameter	Notes	Min	Max	Units
T <sub>ADS</sub>	Setup Time - A2-31, BEn#, M/IO#, W/R#		7	_	nS
T <sub>ASS</sub>	Setup Time - ADS#		7	_	nS
T <sub>DWS</sub>	Setup Time - D0-31 (Write)		7	_	nS
T <sub>RRS</sub>	Setup Time - RDYRTN#		5	_	nS
T <sub>ADH</sub>	Hold Time - A2-31, BEn#, M/IO#, W/R#		2	_	nS
T <sub>ASH</sub>	Hold Time - ADS#		2	_	nS
T <sub>DWH</sub>	Hold Time - D0-31 (Write)		2	_	nS
T <sub>RRH</sub>	Hold Time - RDYRTN#		2	_	nS




**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.




#### 65540/65545 AC TIMING CHARACTERISTICS-LOCAL BUS OUTPUT VALID (33 MHz)

Symbol	Parameter	Notes	C <sub>L</sub> Max	Min	Max	Units
T <sub>DAV</sub>	Bus Clock to Output Valid - D0-31 (Read)		125pF	3	18	nS
T <sub>RDV</sub>	Bus Clock to Output Valid - LRDY#		100pF	3	14	nS



#### 65540/65545ACTIMINGCHARACTERISTICS-LOCALBUSFLOATDELAY(33MHz)

Symbol	Parameter	Notes	C <sub>L</sub> Max	Min	Max	Units
T <sub>DAF</sub>	Float Delay - D0-31 (Read)		125pF	_	20	nS
T <sub>RDF</sub>	Float Delay - LRDY#	Driven high before floating	100pF	_	30	nS



**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



#### 65540/65545 AC TIMING CHARACTERISTICS-VL-BUS LDEV#

Symbol Parameter	Notes	Mi	n Typ	Max	Units
T <sub>LDV</sub> Address to LDEV# change		3	_	20	nS
		·			
Address	Valid	$\times$			
	LDV	Tı	DV 🕨		
LDEV#		I			
	/L-Bus LDEV# Timing				

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.




## 65540/545 AC TIMING CHARACTERISTICS - PCI BUS FRAME

Symbol	Parameter	Notes	Min	Max	Units
T <sub>FRS</sub>	FRAME# Setup to CLK		7	_	nS
T <sub>CMS</sub>	C/BE#[3:0] (Bus CMD) Setup to CLK		7	_	nS
T <sub>CMH</sub>	C/BE#[31:0] (Bus CMD) Hold from CLK		2	_	nS
T <sub>BES</sub>	C/BE#[3:0] (Byte Enable) Setup to CLK		7	_	nS
T <sub>BEH</sub>	C/BE#[3:0] (Byte Enable) Hold from CLK		2	_	nS
T <sub>ADS</sub>	AD[31:0] (Address) Setup to CLK		7	_	nS
T <sub>ADH</sub>	AD[31:0] (Address) Hold from CLK		2	_	nS
T <sub>DAD</sub>	AD[31:0] (Data) Valid from CLK	Read Cycles	_	11	nS
T <sub>DAS</sub>	AD[31:0] (Data) Setup to CLK	WriteCycles	7	_	nS
T <sub>DAH</sub>	AD[31:0] (Data) Hold from CLK		2	_	nS
T <sub>TZH</sub>	TRDY# High Z to High from CLK		_	11	nS
T <sub>THL</sub>	TRDY# Active from CLK		_	11	nS
T <sub>TLH</sub>	TRDY#Inactive from CLK		_	11	nS
T <sub>THZ</sub>	TRDY# High before High Z		1	1	CLK
T <sub>DZL</sub>	DEVSEL# Active from CLK		_	11	nS
T <sub>DLH</sub>	DEVSEL# Inactive from CLK		_	11	nS
T <sub>DHZ</sub>	DEVSEL# High before High Z		1	1	CLK
T <sub>ISC</sub>	IRDY# Setup to CLK		7	_	nS
T <sub>IHC</sub>	IRDY# Hold from CLK		2	_	nS

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.






**Note:** The above diagram shows a typical PCI bus cycle. PCI bus read cycles require a bus turn-around cycle between address output and data input on AD31:0. PCI bus write cycles do not require this bus turnaround cycle so the write data is available from the bus master immediately after address output (in clock cycle 2 instead of clock cycle 3).

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



# 65540/545 AC TIMING CHARACTERISTICS - PCI BUS STOP


Symbol	Parameter	Notes	Min	Max	Units
T <sub>SZH</sub>	STOP# High Z to High from CLK		_	11	nS
T <sub>SHL</sub>	STOP# Active from CLK		-	11	nS
T <sub>SLH</sub>	STOP# Inactive from CLK		_	11	nS
T <sub>SHZ</sub>	STOP# High before High Z		1	1	CLK





Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>CPW</sub>	Command Strobe Pulse Width		6Tm	_	-	nS
T <sub>CHR</sub>	Command Strobe Hold from Ready		0	_	_	nS
T <sub>NXT</sub>	Command Strobe Inactive to Next Strobe		3Tm	_	_	nS
	Address Setup to ALE Inactive		29	_	_	nS
	Address Setup to Command Strobe		30	_	_	nS
T <sub>ICS</sub>	Address to IOCS16# & MEMCS16# Delay		_	_	2Tm	nS
T <sub>RSR</sub>	Read Data Setup to Ready	Mem Accesses Only	25	_	_	nS
T <sub>RPW</sub>	RDY Pulse Width	Mem Accesses Only	0	_	100Tm	nS
T <sub>AHC</sub>	Address Hold to Command Strobe		20	_	_	nS
T <sub>RDH</sub>	Read Data Hold from Command Strobe		10	_	_	nS
T <sub>RDZ</sub>	Read Data Tri-Stated from Command Strobe		_	_	30	nS
$T_{WDD}$	Write Data Delay from Command Strobe		_	_	20	nS
$T_{WDH}$	Write Data Hold from Command Strobe		10	_	_	nS
T <sub>RLC</sub>	RDY Low Delay from Command Strobe (+5V)	Mem Accesses Only	_	-	40	nS
	RDY Low Delay from Command Strobe (+ <b>3.3V</b> )	Mem Accesses Only	_	_	55	nS

# 65540/65545 AC TIMING CHARACTERISTICS - ISA BUS






	Parameter	Notes	Min	Max	Units
T <sub>RC</sub>	Read/WriteCycleTime		12Tm - 5	_	nS
T <sub>RAS</sub>	RAS# Pulse Width		8Tm - 5	_	nS
T <sub>RP</sub>	RAS#Precharge		4Tm - 3	_	nS
T <sub>CRP</sub>	CAS# to RAS# Precharge		4Tm - 5	_	nS
T <sub>CSH</sub>	CAS# Hold from RAS#		5Tm - 2	_	nS
T <sub>RCD</sub>	RAS# to CAS# Delay		3Tm – 5	_	nS
T <sub>RSH</sub>	RAS# Hold from CAS#		2Tm - 5	_	nS
T <sub>CP</sub>	CAS#Precharge		Tm – 5	_	nS
T <sub>CAS</sub>	CAS# Pulse Width		2Tm - 5	_	nS
T <sub>ASR</sub>	Row Address Setup to RAS#		Tm – 5	_	nS
T <sub>ASC</sub>	Column Address Setup to CAS#		2Tm - 8	_	nS
T <sub>RAH</sub>	Row Address Hold from RAS#		Tm – 2	_	nS
T <sub>CAH</sub>	Column Address Hold from CAS#		Tm – 2	_	nS
T <sub>CAC</sub>	Data Access Time from CAS#	XR05[2-1]=0 (3MCLK CAS Cycle)	-	2Tm - 5	nS
		XR05[2-1]=1 (4MCLK CAS Cycle)	_	3Tm – 5	nS
T <sub>RAC</sub>	Data Access Time from RAS#	XR05[2-1]=0 (3MCLK CAS Cycle)	_	5Tm - 2	nS
		XR05[2-1]=1 (4MCLK CAS Cycle)	_	6Tm – 2	nS
T <sub>DS</sub>	Write Data Setup to CAS#		Tm – 5	_	nS
T <sub>DH</sub>	Write Data Hold from CAS#		Tm – 2	_	nS
T <sub>PC</sub>	CAS Cycle Time		3Tm – 1	_	nS
T <sub>WS</sub>	WE# Setup to CAS#		1Tm – 5	_	nS
T <sub>WH</sub>	WE# Hold from CAS#		2Tm - 5	_	nS

## 65540/65545 AC TIMING CHARACTERISTICS - DRAM READ/WRITE

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.






Note: The above diagrams represent typical page mode cycles. The number of actual CAS cycles may vary.



## 65545 AC TIMING CHARACTERISTICS - DRAM READ/MODIFY/WRITE

Symbol	Parameter	Notes	Min	Max	Units
T <sub>RRMW</sub>	RAS# Pulse Width		16Tm – 5	_	nS
T <sub>CRMW</sub>	CAS# Pulse Width		6Tm – 5	_	nS
T <sub>AWD</sub>	Col Address to WE# Delay		6Tm – 8	_	nS
T <sub>RWD</sub>	RAS# to WE# Delay		7Tm – 5	_	nS
T <sub>CPWD</sub>	CAS# Precharge to WE# Delay		5Tm – 5	_	nS
T <sub>OEZ</sub>	Output Turnoff Delay from OE#		_	Tm	nS
T <sub>OEW</sub>	OE#WriteDataDelay		Tm + 3	_	nS
T <sub>OER</sub>	OE#Read Data Delay	XR05[1] = 0 (3 MCLK CAS Cycle)	_	2Tm - 5	nS
T <sub>OER</sub>	OE#Read Data Delay	XR05[1] = 1 (4 MCLK CAS Cycle)	_	3Tm – 5	nS

Note: Read Modify Write timing for 65545 only.




Note: The above diagrams represent typical page mode cycles. The number of actual CAS cycles may vary.

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.




Symbol	Parameter	Notes	Min	Тур	Max	Units	
T <sub>CHR</sub>	RAS# to CAS# Delay	Tm = 15.4 @ 65 MHz	5Tm – 5	_	_	nS	
T <sub>CSR</sub>	CAS# to RAS# Delay	NormalOperation	Tm – 5	_	_	nS	
		Standby Mode	2Tm - 5	_	_	nS	
T <sub>RAS</sub>	RAS# Pulse Width	5Tm = 89 ns (56 MHz) or 77 ns (65 MHz)	5Tm - 5	_	_	nS	

#### 65540/65545 AC TIMING CHARACTERISTICS - CBR REFRESH



#### 65540/65545ACTIMINGCHARACTERISTICS-SELFREFRESH

Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>RASS</sub>	RAS# Pulse Width for Self-Refresh		100	—	_	μS
T <sub>RP</sub>	RAS#Precharge		4Tm – 3	—	_	nS
T <sub>RPS</sub>	RAS# Precharge for Self-Refresh		10Tm	_	_	nS
T <sub>RPC</sub>	RAS# to CAS# Delay		3Tm - 5	_	_	nS
T <sub>CSR</sub>	CAS# to RAS# Delay	NormalOperation	Tm – 5	_	_	nS
		Standby Mode	2Tm - 5	_	_	nS
T <sub>CHS</sub>	CAS# Hold Time		0	_	_	nS
T <sub>CPN</sub>	CAS# Precharge		Tm – 5	_	_	nS




Note: Upon exiting self-refresh mode, the 65540/65545 will perform a complete set of CBR refresh cycles before resuming normal DRAM activity. The duration of the burst refresh will equal the panel power sequencing delay, programmed in XR5B bits 7-4.



# 65540/545 AC TIMING CHARACTERISTICS - CRT OUTPUT TIMING


Symbol	Parameter	Notes	Min	Max	Units
T <sub>SYN</sub>	HSYNC, VSYNC delay from VCLK in		_	50	nS
T <sub>SYN</sub>	HSYNC, VSYNC delay from VCLK in (3.3V)		_	80	nS
T <sub>SD</sub>	VCLK in to SHFCLK delay		_	30	nS
T <sub>SD</sub>	VCLK in to SHFCLK delay (3.3V)		_	50	nS



**CRT Output Timing** 

#### 65540/545 AC TIMING CHARACTERISTICS - PC VIDEO TIMING


Symbol Parameter	Notes	Min	Max	Units
T <sub>PVS</sub> Video Data setup to PCLK		12	_	nS
T <sub>PVH</sub> Video Data hold to PCLK		0	_	nS





65540/545 AC TIM	MING CHARACTERIS	STICS - PANEL	OUTPUT TIMING
------------------	------------------	---------------	---------------

Symbol	Parameter	Notes	Min	Max	Units
T <sub>DSU</sub>	Panel Data Setup to SHFCLK		5	_	nS
T <sub>DH</sub>	Panel Data Hold to SHFCLK		10	_	nS
T <sub>DLY</sub>	Panel Data Delay from SHFCLK		10	_	nS
T <sub>L2S</sub>	SHFCLK Allowance Time from LP		Tc	_	nS
T <sub>S2L</sub>	LP Allowance Time from SHFCLK		Тс	_	nS
T <sub>FSU</sub>	FLM Setup Time		8 Tc	_	nS
T <sub>FSH</sub>	FLM Hold Time		8 Tc	_	nS





**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 68MHz. Electrical specifications contained herein are preliminary and subject to change without notice.





# **MechanicalSpecifications**







Chips and Technologies, Inc. 2950 Zanker Road San Jose, California 95134 Phone: 408-434-0600 FAX: 408-894-2080 
 Title:
 65540 / 545 Data Sheet

 Publication No.:
 DS170.2

 Stock No.:
 010170-002

 Revision No.:
 1.2

 Date:
 10/30/95