Reference Guide



R700-Family Instruction Set Architecture

February 2011

© 2011 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, ATI, the ATI logo, Radeon, FireStream, FireGL, Catalyst, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Microsoft, Windows, Windows Vista, and DirectX are registered trademarks of Microsoft Corporation in the United States and/or other jurisdictions. Other names are for informational purposes only and may be trademarks of their respective owners.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. The information contained herein may be of a preliminary or advance nature and is subject to change without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.



Advanced Micro Devices, Inc.
One AMD Place
P.O. Box 3453
Sunnyvale, CA 94088-3453
www.amd.com

Contents

Contents			
Preface			
Chapter 1	Int	troduction	
Chapter 2	Pr	ogram Organization and State	
	2.1	Program Types	2-1
		2.1.1 Data Flows	2-2
		2.1.2 Geometry Program Absent	2-2
		2.1.3 Geometry Shader Present	2-3
	2.2	Instruction Terminology	2-4
	2.3	Control Flow and Clauses	2-6
	2.4	Instruction Types and Grouping	2-8
	2.5	Program State	2-8
	2.6	Data Sharing	2-12
		2.6.1 Types of Shared Registers	2-13
		2.6.2 Local Data Share (LDS)	2-15
Chapter 3	Co	ontrol Flow (CF) Programs	
	3.1	CF Microcode Encoding	3-2
	3.2	Summary of Fields in CF Microcode Formats	3-3
	3.3	Clause-Initiation Instructions	3-5
		3.3.1 ALU Clause Initiation	3-6
		3.3.2 Vertex-Fetch Clause Initiation and Execution	3-6
		3.3.3 Texture-Fetch Clause Initiation and Execution	3-6
	3.4	Import and Export Instructions	3-7
		3.4.1 Normal Exports (Pixel, Position, Parameter Cache)	3-7
		3.4.2 Memory Writes	3-8
		3.4.3 Memory Reads	3-9
	3.5	Synchronization with Other Blocks	3-10
	3.6	Conditional Execution	3-11
		3.6.1 Valid and Active Masks	3-11
		3.6.2 WHOLE_QUAD_MODE and VALID_PIXEL_MODE	3-12
		3.6.3 The Condition (COND) Field	3-13

Computation of Condition Tests3-14

3.6.4

		3.6.5 Stack Allocation	3-15
	3.7	Branch and Loop Instructions	3-16
		3.7.1 ADDR Field	3-17
		3.7.2 Stack Operations and Jumps	3-17
		3.7.3 DirectX9 Loops	3-18
		3.7.4 DirectX10 Loops	3-19
		3.7.5 Repeat Loops	3-19
		3.7.6 Subroutines	3-20
		3.7.7 ALU Branch-Loop Instructions	3-20
Chapter 4	AL	U Clauses	
	4.1	ALU Microcode Formats	4-1
	4.2	Overview of ALU Features	4- 1
	4.3	ALU Instruction Slots and Instruction Groups	4-3
	4.4	Assignment to ALU.[X,Y,Z,W] and ALU.Trans Units	4-4
	4.5	OP2 and OP3 Microcode Formats	4-5
	4.6	GPRs and Constants	4-5
		4.6.1 Relative Addressing	4-6
		4.6.2 Previous Vector (PV) and Previous Scalar (PS) Registers	4-7
		4.6.3 Out-of-Bounds Addresses	4-7
		4.6.4 ALU Constants	4-8
	4.7	Scalar Operands	4-9
		4.7.1 Source Addresses	4-9
		4.7.2 Input Modifiers	4-10
		4.7.3 Data Flow	4-10
		4.7.4 GPR Read Port Restrictions	4-11
		4.7.5 Constant Register Read Port Restrictions	4-11
		4.7.6 Literal Constant Restrictions	
		4.7.7 Cycle Restrictions for ALU.[X,Y,Z,W] Units	4-12
		4.7.8 Cycle Restrictions for ALU.Trans	4-14
		4.7.9 Read-Port Mapping Algorithm	4-16
	4.8	ALU Instructions	
		4.8.1 Instructions for All ALU Units	
		4.8.2 Instructions for ALU.[X,Y,Z,W] Units Only	
		4.8.3 Instructions for ALU.Trans Units Only	
	4.9	ALU Outputs	
		4.9.1 Output Modifiers	
		4.9.2 Destination Registers	
		4.9.3 Predicate Output	
		4.9.4 NOP Instruction	
		4.9.5 MOVA Instructions	
	110	Dradication and Pranch Counters	4.27

	4.11	Adjacent-Instruction Dependencies	4-28
	4.12	Double-Precision Floating-Point Operations	4-29
Chapter 5	Ve	ertex-Fetch Clauses	
	5.1	Vertex-Fetch Microcode Formats	5-1
	5.2	Constant Sharing	5-2
Chapter 6	Те	exture-Fetch Clauses	
	6.1	Texture-Fetch Microcode Formats	6-1
	6.2	Constant-Fetch Operations	6-2
	6.3	FETCH_WHOLE_QUAD and WHOLE_QUAD_MODE	6-2
	6.4	Constant Sharing	6-2
Chapter 7	Me	emory Read Clauses	
	7.1	Memory Address Calculation	7-1
	7.2	Cached and Uncached Reads	7-2
	7.3	Burst Memory Reads	7-2
Chapter 8	Da	ata Share Clauses	
Chapter 9	Ins	struction Set	
	9.1	Control Flow (CF) Instructions	9-1
	9.2	ALU Instructions	9-42
	9.3	Vertex-Fetch Instructions	9-182
	9.4	Texture-Fetch Instructions	9-184
	9.5	Memory Read Instructions	9-211
	9.6	Local Data Share Read/Write Instructions	9-214
Chapter 10) Mi	icrocode Formats	
	10.1	Control Flow (CF) Instructions	10-2
	10.2	ALU Instructions	10-15
	10.3	Vertex-Fetch Instructions	10-25
	10.4	Texture-Fetch Instructions	10-34
	10.5	Memory Read Instructions	10-38
	10.6	Data Share Read/Write Instructions	10-43
Appendix	A Ins	struction Table	

Appendix A Instruction Table

Glossary of Terms

Index

Figures

1.1	R700-Family Block Diagram	1-1
1.2	Programmer's View of R700 Dataflow	1-3
2.1	Shared Memory Hierarchy on the R700-Family of Stream Processors	2-13
2.2	Possible GPR Distribution Between Global, Clause Temps, and Private Registers	2-15
2.3	Local Data Share Memory Structure	2-16
4.1	ALU Microcode Format Pair	4-1
4.2	Organization of ALU Vector Elements in GPRs	4-1
4.3	ALU Data Flow	4-11
5.1	Vertex-Fetch Microcode-Format 4-Tuple	5-2
6.1	Texture-Fetch Microcode-Format 4-Tuple	6-2

Tables

2.1	Order of Program Execution (Geometry Program Absent)	2-2
2.2	Order of Program Execution (Geometry Program Present)	2-3
2.3	Basic Instruction-Related Terms	2-5
2.4	Flow of a Typical Program	2-7
2.5	Control-Flow State	2-9
2.6	ALU State	2-10
2.7	Vertex-Fetch State	2-11
2.8	Texture-Fetch and Constant-Fetch State	2-12
3.1	CF Microcode Field Summary	3-4
3.2	Types of Clause-Initiation Instructions	3-5
3.3	Possible ARRAY_BASE Values	3-8
3.4	Condition Tests	3-14
3.5	Stack Subentries	3-15
3.6	Stack Space Required for Flow-Control Instructions	3-15
3.7	Branch-Loop Instructions	3-16
4.1	Instruction Slots in an Instruction Group	4-3
4.2	Index for Relative Addressing	4-6
4.3	Example Function's Loading Cycle	4-17
4.4	ALU Instructions (ALU.[X,Y,Z,W] and ALU.Trans Units)	
4.5	ALU Instructions (ALU.[X,Y,Z,W] Units Only)	4-23
4.6	ALU Instructions (ALU.Trans Units Only)	4-24
9.1	Result of ADD_64 Instruction	9-43
9.2	Result of FLT32_TO_FLT64 Instruction	9-63
9.3	Result of FLT64_TO_FLT32 Instruction	9-65
9.4	Result of FRACT_64 Instruction	9-68
9.5	Result of FREXP_64 Instruction	9-70
9.6	Result of LDEXP_64 Instruction	9-77
9.7	Result of MUL_64 Instruction	9-97
9.8	Result of MULADD_64 Instruction (IEEE Single-Precision Multiply)	9-105
9.9	Result of MULADD_64 Instruction (IEEE Add)	9-106
9.10	Result of PRED_SETE_64 Instruction	9-127
9.11	Result of PRED_SETGE_64 Instruction	9-133
9.12	Result of PRED_SETGT_64 Instruction	
10.1	Summary of Microcode Formats	10-1

Preface

About This Document

This document describes the instruction set architecture (ISA) native to the R700 family of processors. It defines the instructions and formats accessible to programmers and compilers.

The document serves two purposes.

- It specifies the instructions (including the format of each type of instruction) and the relevant program state (including how the program state interacts with the instructions). Some instruction fields are mutually dependent; not all possible settings for all fields are legal. This document specifies the valid combinations.
- It provides the programming guidelines for compiler writers to maximize processor performance.

For a historical understanding of the software environment from which the R700 family of processors were developed, see the *ATI CTM Guide, Technical Reference Manual*, which describes the interface by which a host controls an R700-family processor. In this document, the term "R700" refers the entire family of R700 processors.

Audience

This document is intended for programmers writing application and system software, including operating systems, compilers, loaders, linkers, device drivers, and system utilities; it is specifically for those who want to maximize software performance. It assumes that programmers are writing compute-intensive parallel applications (streaming applications) and assumes an understanding of requisite programming practices.

Organization

This document begins with an overview of the R700 family of processors' hardware and programming environment (Chapter 1). Chapter 2 describes the organization of an R700-family program and the program state that is maintained. Chapter 3 describes the control flow (CF) programs. Chapter 4 the ALU clauses. Chapter 5 describes the vertex-fetch clauses. Chapter 6 describes the texture-fetch clauses. Chapter 9 describes instruction details, first by broad categories,

and following this, in alphabetic order by mnemonic. Finally, Chapter 10 provides a detailed specification of each microcode format.

Registers

The following list shows the names are used to refer either to a register or to the contents of that register.

GPRs	General-purpose registers. There are 128 GPRs, each one 128 bits wide, organized as four 32-bit values.	
CRs	Constant registers. There are 512 CRs, each one 128 bits wide, organized as four 32-bit values.	
AR	Address register.	
loop index	A register initialized by software and incremented by hardware on each iteration of a loop.	

Endian Order

The R700-family architecture addresses memory and registers using little-endian byte-ordering and bit-ordering. Multi-byte values are stored with their least-significant (low-order) byte (LSB) at the lowest byte address, and they are illustrated with their LSB at the right side. Byte values are stored with their least-significant (low-order) bit (lsb) at the lowest bit address, and they are illustrated with their lsb at the right side.

Conventions

The following conventions are used in this document.

mono-spaced font	A filename, file path, or code.
*	Any number of alphanumeric characters in the name of a code format, parameter, or instruction.
< >	Angle brackets denote streams.
[1,2)	A range that includes the left-most value (in this case, 1) but excludes the right-most value (in this case, 2).
[1,2]	A range that includes both the left-most and right-most values (in this case, 1 and 2).
{x y}	One of the multiple options listed. In this case, x or y.
0.0	A single-precision (32-bit) floating-point value.
1011b	A binary value, in this example a 4-bit value.
7:4	A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first.
italicized word or phrase	The first use of a term or concept basic to the understanding of stream computing.

Related Documents

- CTM HAL Programming Guide. Published by AMD.
- Intermediate Language (IL) Reference Manual. Published by AMD.
- OpenGL Programming Guide, at http://www.glprogramming.com/red/
- Microsoft DirectX Reference Website, at http://msdn.microsoft.com/archive/default.asp?url=/archive/en-us/ directx9_c_Summer_04/directx/graphics/reference/reference.asp
- GPGPU: http://www.gpgpu.org

Contact Information

To submit questions or comments concerning this document, contact our technical documentation staff at: streamcomputing@amd.com.

For questions concerning ATI Stream products, please email: streamcomputing@amd.com.

For questions about developing with ATI Stream, please email: streamdeveloper@amd.com.

You can learn more about ATI Stream at: http://www.amd.com/stream.

We also have a growing community of ATI Stream users. Come visit us at the ATI Stream Developer Forum (http://www.amd.com/streamdevforum) to find out what applications other users are trying on their ATI Stream products.

Chapter 1 Introduction

The R700-family of processors implements a parallel microarchitecture that provides an excellent platform not only for computer graphics applications but also for general-purpose streaming applications. Any data-intensive application that can be mapped to a 2D matrix is a candidate for running on an R700-family processor.

Figure 1.1 shows a block diagram of the R700-family processors.




Figure 1.1 R700-Family Block Diagram

It includes a data-parallel processor (DPP) array, a command processor, a memory controller, and other logic (not shown). The R700 command processor reads commands that the host has written to memory-mapped R700 registers in the system-memory address space. The command processor sends hardware-generated interrupts to the host when the command is completed. The R700 memory controller has direct access to all of R700 local memory and the host-specified areas of system memory. To satisfy read and write requests, the memory controller performs the functions of a direct-memory access (DMA)

controller, including computing memory-address offsets based on the format of the requested data in memory.

A host application cannot write to R700 local memory directly, but it can command the R700 to copy programs and data between system memory and R700 memory. For the CPU to write to GPU memory, there are two ways:

- Request the GPU's DMA engine to write it there by pointing to the location
 of the source data on CPU memory, then pointing at the offset in the GPU
 memory to which it then is written.
- Upload a kernel to run on the shaders that access the memory through the PCIe link, then process it and store it in the GPU memory.

A complete application for the R700 includes two parts:

- a program running on the host processor, and
- programs, called kernels, running on the R700 processor.

The R700 programs are controlled by host commands, which

- set R700-internal base-address and other configuration registers,
- specify the data domain on which the R700 is to operate,
- invalidate and flush caches on the R700, and
- cause the R700 to begin execution of a program.

The R700 driver program runs on the host.

The DPP array is the heart of the R700 processor. The array is organized as a set of SIMD pipelines, each independent from the others, that operate in parallel on streams of floating-point or integer data. The SIMD pipelines can process data or, through the memory controller, transfer data to, or from, memory. Computation in a SIMD pipeline can be made conditional. Outputs written to memory can also be made conditional.

Host commands request a SIMD pipeline to execute a kernel by passing it:

- an identifier pair (x, y),
- a conditional value, and
- the location in memory of the kernel code.


When it receives a request, the SIMD pipeline loads instructions and data from memory, begins execution, and continues until the end of the kernel. As kernels are running, the R700 hardware automatically fetches instructions and data from memory into on-chip caches; R700 software plays no role in this. R700 software also can load data from off-chip memory into on-chip GPRs and caches.

Conceptually, each SIMD pipeline maintains a separate interface to memory, consisting of index pairs and a field identifying the type of request (program instruction, floating-point constant, integer constant, boolean constant, input read, or output write). The index pairs for inputs, outputs, and constants are specified


by the requesting R700 instructions from the hardware-maintained program state in the pipelines.

R700 programs do not support exceptions, interrupts, errors, or any other events that can interrupt its pipeline operation. In particular, it does not support IEEE floating-point exceptions. The software interrupts shown in Figure 1.1 from the command processor to the host represent hardware-generated interrupts for signalling command-completion and related management functions.

Figure 1.2 shows a programmer's view of the dataflow for three versions of an R700 application. The top version (a) is a graphics application that includes a geometry shader program and a DMA copy program. The middle version (b) is a graphics application without a geometry shader and DMA copy program. The bottom version (c) is a general-purpose application. The square blocks represent programs running on the DPP array. The circles and clouds represent non-programmable hardware functions. For graphics applications, each block in the chain processes a particular kind of data and passes its result on to the next block. For general-purpose applications, only one processing block performs all computation.



(a) Pipeline for Graphics Application With Geometry Shader (GS)



(b) Pipeline for Graphics Application Without Geometry Shader (GS)



(c) Pipeline for General-Purpose Computing Program

Figure 1.2 Programmer's View of R700 Dataflow

The dataflow sequence starts by reading 2D vertices, 2D textures, or other 2D data from local R700 memory or system memory; it ends by writing 2D pixels or

other 2D data results to local R700 memory. The R700 processor hides memory latency by keeping track of potentially hundreds of threads in different stages of execution, and by overlapping compute operations with memory-access operations.

Chapter 2 Program Organization and State

R700 programs consist of control-flow (CF), ALU, texture-fetch, and vertex-fetch instructions, which are described in this manual. ALU instructions can have up to three source operands and one destination operand. The instructions operate on 32-bit or 64-bit IEEE floating-point values and signed or unsigned integers. The execution of some instructions cause predicate bits to be written that affect subsequent instructions. Graphics programs typically use vertex-fetch and texture-fetch instructions for data loads, whereas general-computing applications typically use texture-fetch instructions for data loads.

2.1 Program Types

The following program types are commonly run on the R700 (see Figure 1.2, on page 1-3):

- Vertex Shader (VS)—Reads vertices, processes them. Depending on whether a geometry shader (GS) is active, it outputs the results to either a VS ring buffer, or the parameter cache and position buffer. It does not introduce new primitives. A vertex shader can invoke a Fetch Subroutine (FS), which is a special global program for fetching vertex data that is treated, for execution purposes, as part of the vertex program. The FS provides driver independence between the process of fetching data required by a VS, and the VS itself.
- Geometry Shader (GS)—Reads primitives from the VS ring buffer, and, for each input primitive, writes one or more primitives as output to the GS ring buffer. This program type is optional; when active, it requires a DMA copy (DC) program to be active. The GS simultaneously reads up to six vertices from an off-chip memory buffer created by the VS; it outputs a variable number of primitives to a second memory buffer.
- DMA Copy (DC)—Transfers data from the GS ring buffer into the parameter cache and position buffer. It is required for systems running a geometry shader.
- Pixel Shader (PS) or Fragment Shader—This type of program:
 - receives pixel data from the rasterizer to be shaded.
 - processes sets of pixel quads (four pixel-data elements arranged in a 2by-2 array), and
 - writes output to up to eight local-memory buffers, called multiple render targets (MRTs), which can include one or more frame buffers.

- Compute Shader (CS)—A generic program that uses its thread ID as an index to perform:
 - gather reads on one or more sets of input data,
 - arithmetic computation, and
 - scatter writes to one or more set of output data to memory.

All program types accept the same instruction types, and all of the program types can run on any of the available DPP-array pipelines that support these programs; however, each kernel type has certain restrictions, which are described with that type.

2.1.1 Data Flows

The host can initialize the R700 to run in one of two configurations—with or without a geometry shader program and a DMA copy program. Figure 1.2, on page 1-3 illustrates the processing order. Each type of flow is described in the following subsections.

2.1.2 Geometry Program Absent

Table 2.1 shows the order in which programs run when a geometry program is absent.

Table 2.1 Order of Program Execution (Geometry Program Absent)

Mnemonic	Program Type	Operates On	Inputs Come From	Outputs Go To
VS	Vertex Shader	Vertices	Vertex memory.	Parameter cache and position buffer.
PS	Pixel Shader	Pixels	Positions cache, parameter cache, and vertex geometry translator (VGT).	Local or system memory.

This processing configuration consists of the following steps.

- 1. The VS program sends a pointer to a buffer in local memory containing up to 64 vertex indices.
- 2. The R700 hardware groups the vectors for these vertices in its input buffers (remote memory).
- When all vertices are ready to be processed, the R700 allocates GPRs and thread space for the processing of each of the 64 vertices, based on compiler-provided sizes.
- 4. The VS program calls the fetch subroutine (FS) program, which fetches vertex data into GPRs and returns control to the VS program.
- 5. The transform, lighting, and other parts of the VS program run.
- 6. The VS program allocates space in the position buffer and exports the vertex positions (XYZW).

- 7. The VS program allocates parameter-cache and position-buffer space and exports parameters and positions for each vertex.
- 8. The VS program exits, and the R700 deallocates its GPR space.
- 9. When the VS program completes, the pixel shader (PS) program begins.
- 10. The R700 hardware assembles primitives from data in the position buffer and the vertex geometry translator (VGT), performs scan conversion and final pixel interpolation, and loads these values into GPRs.
- 11. The PS program then runs for each pixel.
- 12. The program exports data to a frame buffer, and the R700 deallocates its GPR space.

2.1.3 Geometry Shader Present

Table 2.2 shows the order in which programs run when a geometry program is present.

Table 2.2 Order of Program Execution (Geometry Program Present)

Mnemonic	Program Type	Operates On	Inputs Come From	Outputs Go To
VS	Vertex Shader	Vertices	Vertex memory.	VS ring buffer.
GS	Geometry Shader	Primitives	VS ring buffer.	GS ring buffer.
DC	DMA Copy	Any Data	GS ring buffer.	Parameter cache or position buffer.
PS	Pixel Shader	Pixels	Positions cache, parameter cache, and vertex geometry translator (VGT).	Local or system memory.

This processing configuration consists of the following steps.

- 1. The R700 hardware loads input indices or primitive and vertex IDs from the vertex geometry translator (VGT) into GPRs.
- 2. The VS program fetches the vertex or vertices needed
- 3. The transform, lighting, and other parts of the VS program run.
- 4. The VS program ends by writing vertices out to the VS ring buffer.
- 5. The GS program reads multiple vertices from the VS ring buffer, executes its geometry functions, and outputs one or more vertices per input vertex to the GS ring buffer. The VS program can only write a single vertex per single input; the GS program can write a large number of vertices per single input. Every time a GS program outputs a vertex, it indicates to the vertex VGT that a new vertex has been output (using EMIT_* instructions¹). The VGT counts the total number of vertices created by each GS program. The GS program divides primitive strips by issuing CUT_VERTEX instructions.

Program Types 2-3

^{1.} An asterisk (*) after a mnemonic string indicates that there are additional characters in the string that define variants.

- 6. The GS program ends when all vertices have been output. No position or parameters is exported.
- 7. The DC program reads the vertex data from the GS ring buffer and transfers this data to the parameter cache and position buffer using one of the MEM* memory export instructions.
- 8. The DC program exits, and the R700 deallocates the GPR space.
- 9. The PS program runs.
- 10. The R700 assembles primitives from data in the position buffer, parameter cache, and VGT.
- 11. The hardware performs scan conversion and final pixel interpolation, and hardware loads these values into GPRs.
- 12. The PS program runs.
- 13. When the PS program reaches the end of the data, it exports the data to a frame buffer or other render target (up to eight) using EXPORT instructions.
- 14. The program exits upon execution of an EXPORT_DONE instruction, and the processor deallocates GPR space.

2.2 Instruction Terminology

Table 2.3 summarizes some of the instruction-related terms used in this document. The instructions themselves are described in the remaining chapters. Details on each instruction are given in Chapter 9. The register types are described in "Registers," on page xii.

Table 2.3 Basic Instruction-Related Terms

Term	Size (bits)	Description	
Microcode format	32	One of several encoding formats for all instructions. They are described in Section 3.1, "CF Microcode Encoding," page 3-2, Section 4.1, "ALU Microcode Formats," page 4-1, Section 6.1, "Texture-Fetch Microcode Formats," page 6-1, Section 5.1, "Vertex-Fetch Microcode Formats," page 5-1, and Chapter 10, "Microcode Formats."	
Instruction	64 or 128	 Two to four microcode formats that specify: Control flow (CF) instructions (64 bits). These include: general control flow instructions (such as branches and loops), instructions that allocate buffer space and export data, and instructions that initiate the execution of ALU, texture-fetch, or vertex-fetch clauses. ALU instructions (64 bits). Texture-fetch instructions (128 bits). Vertex-fetch instructions (128 bits). Data share instructions (128 bits). Memory read instructions (128 bits). Instructions are identified in microcode formats by the _INST_ string in their field names and mnemonics. The functions of the instructions are described in Chapter 9, "Instruction Set." 	
ALU Instruction Group	64 to 448	 Variable-sized groups of instructions and constants that consist of: One to five 64-bit ALU instructions. Zero to two 64-bit literal constants. ALU instruction groups are described in Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3. 	
Literal Constant	64	Literal constants specify two 32-bit values, which can represent values associated with two elements of a 128-bit vector. These constants optionally can be included in ALU instruction groups. Literal constants are described in Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3.	
Slot	64	An ordered position within an ALU instruction group. Each ALU instruction group has one to seven slots, corresponding to the number of ALU instructions and literal constants in the instruction group. Slots are described in Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3.	
Clause	64 to 64x128 bits (64 128-bit words)	The diadocs (Willott Contain Aleo instruction groups).	
Export	n/a	 To do any of the following: Write data from GPRs to an output buffer (a "scratch buffer," "frame buffer," "ring buffer," "stream buffer," or "reduction buffer"). Write an address for data inputs to the memory controller. Read data from an input buffer (a "scratch buffer" or "ring buffer") to GPRs. 	
Fetch	n/a	Load data, using a vertex-fetch or texture-fetch instruction clause. Loads are not necessarily to general-purpose registers (GPRs); specific types of loads may be confined to specific types of storage destinations.	

Table 2.3 Basic Instruction-Related Terms (Cont.)

Term	Size (bits)	Description	
Vertex	n/a	A set of x,y (2D) coordinates.	
Quad	n/a	Four (x,y) data elements arranged in a 2-by-2 array.	
Primitive	n/a	A point, line segment, or polygon before rasterization. It has vertices specified by geometric coordinates. Additional data can be associated with vertices by means of linear interpolation across the primitive.	
Fragment	n/a	 For graphics programming: The result of rasterizing a primitive. A fragment has no vertices; instead, it is represented by (x,y) coordinates. For general-purpose programming: A set of (x,y) data elements. 	
Pixel	n/a	 For graphics programming: The result of placing a fragment in an (x,y) frame buffer. For general-purpose programming: A set of (x,y) data elements. 	

2.3 Control Flow and Clauses

Each program consists of two sections:

- Control Flow—Control flow instructions can:
 - Initiate execution of ALU, texture-fetch, or vertex-fetch instructions.
 - Export data to a buffer.
 - Control branching, looping, and stack operations.
- Clause—A homogeneous group of instructions; each clause comprises ALU, texture-fetch, vertex-fetch, local data share, or memory read instructions exclusively. A control flow instruction that initiates an ALU, texture-fetch, or vertex-fetch clause does so by referring to an appropriate clause.

Table 2.4 provides a typical program flow example.

Table 2.4 Flow of a Typical Program

	Microcode Formats ¹		
Function	Control Flow (CF) Code	Clause Code	
Start loop.	CF_DWORD[0,1]		
Initiate texture-fetch clause.	CF_DWORD[0,1]		
Texture-fetch or vertex-fetch clause to load data from memory to GPRs.		TEX_DWORD[0,1,2]	
Initiate ALU clause.	CF_ALU_DWORD[0,1]		
ALU clause to compute on loaded data and literal constants. This example shows a single clause consisting of a single ALU <i>instruction group</i> containing five ALU instructions (two quadwords each) and two quadwords of literal constants.		ALU_DWORD[0,1] ALU_DWORD[0,1] ALU_DWORD[0,1] ALU_DWORD[0,1] ALU_DWORD[0,1] LAST bit set Literal[X,Y] Literal[Z,W]	
End loop.	CF_DWORD[0,1]		
Allocate space in an output buffer.	CF_ALLOC_EXPORT_DWORD0 CF_ALLOC_EXPORT_DWORD1_BU F		
Export (write) results from GPRs to output buffer.	CF_ALLOC_EXPORT_DWORD0 CF_ALLOC_EXPORT_DWORD1_BU F		

^{1.} See Chapters 3 through 8 for more information on the microcode format and definitions.

Control flow instructions:

- constitute the main program. Jump statements, loops, and subroutine calls are expressed directly in the control flow part of the program.
- include mechanisms to synchronize operations.
- indicate when a clause has completed.
- are required for buffer allocation in, and writing to, a program block's output buffer.

Some program types (VS, GS, DC, PS) have specific control flow instructions for synchronizing with other blocks.

Each clause, invoked by a control flow instruction, is a sequential list of instructions of limited length (for the maximum length, see sections on individual clauses). Clauses contain no flow control statements, but ALU clause instructions can apply a predicate on a per-instruction basis. Instructions within a single clause execute serially. Multiple clauses of a program can execute in parallel if they contain instructions of different types and the clauses are independent of one another. (Such parallel execution is invisible to the programmer except for increased performance.)

ALU clauses contain instructions for performing operations in each of the five ALUs (ALU.[X,Y,Z,W] and ALU.Trans) including setting and using predicates, and

pixel kill operations (see Section 4.8.1, "Instructions for All ALU Units," page 4-19). Texture-fetch clauses contain instructions for performing texture and constant-fetch reads from memory. Vertex-fetch clauses are devoted to obtaining vertex data from memory. Systems lacking a vertex cache can perform vertex-fetch operations in a texture clause instead.

A predicate is a bit that is set or cleared as the result of evaluating some condition; subsequently, it is used either to mask writing an ALU result or as a condition itself. There are two kinds of predicates, both of which are set in an ALU clause.

- The first is a single predicate local to the ALU clause itself. Once computed, the predicate can be referred to in a subsequent instruction to conditionally write an ALU result to the indicated general-purpose register(s).
- The second type is a bit in a predicate stack. An ALU clause computes the
 predicate bits in the stack and manipulates the stack. A predicate bit in the
 stack can be referred to in a control-flow instruction to induce conditional
 branching.

2.4 Instruction Types and Grouping

The R700-family of devices recognizes the following instruction types:

- control flow instructions
- clause types: ALU, texture fetch, vertex fetch, local data share clauses, and memory read clauses.

There are separate instruction caches in the processor for each instruction type.

A CF program has no maximum size; however, each clause has a maximum size. When a program is organized in memory, the instructions must be ordered as follows:

- All CF instructions.
- All ALU clauses.
- All texture-fetch and vertex-fetch clauses.
- All local data share clauses.
- All memory read clauses.

The CPU host configures the base address of each program type before executing a program.

2.5 Program State

Table 2.5 through Table 2.8 summarize a programmer's view of the R700 program state that is accessible by a single thread in an R700 program. The tables do not include:

- states that are maintained exclusively by R700 hardware, such as the internal loop-control registers,
- states that are accessible only to host software, such as configuration registers, or
- the duplication of states for many execution threads.

The column headings in Table 2.5 through Table 2.8 have the following meanings:

- Access by R700 Software—Readable (R), writable (W), or both (R/W) by software executing on the R700 processor.
- Access by Host Software—Readable, writable, or both by software executing
 on the host processor. The tables do not include state objects, such as R700
 configuration registers, that accessible only to host software.
- Number per Thread—The maximum number of such state objects available to each thread. In some cases, the maximum number is shared by all executing threads.
- Width—The width, in bits, of the state object.

Table 2.5 Control-Flow State

State	Access by R700 S/W	Access by Host S/W	# per Thread	Width (bits)	Description
Integer Constant Register (I)	R	W	1	96 (3 x 32)	The loop-variable constant specified in the CF_CONST field of the CF_DWORD1 microcode format for the current LOOP* instruction.
Loop Index (aL)	R	No	1	13	A register that is initialized by LOOP* instructions and incremented by hardware on each iteration of a loop, based on values provided in the LOOP* instruction's CF_CONST field of the CF_DWORD1 microcode format. It can be used for relative addressing of GPRs by any clause. Loops can be nested, so the counter and index are stored in the stack. ALU instructions can read the current aL index value by specifying it in the INDEX_MODE field of the ALU_DWORD0 microcode format, or in the ELEM_LOOP field of CF_ALLOC_EXPORT_DWORD1_* microcode formats. The register is 13 bits wide, but some instructions use only the low 9 bits.
Stack	No	No	Chip- Specific	Chip- Specific	The hardware maintains a single, multi-entry stack for saving and restoring the state of nested loops, pixels (valid mask and active mask, predicates, and other execution details. The total number of stack entries is divided among all executing threads.

Program State 2-9

Table 2.6 ALU State

State	Access by R700 S/W	Access by Host S/W	# per Thread	Width (bits)	Description
General-Purpose Registers (GPRs)	R/W	No	127 minus 2 times Clause- Temporary GPRs	128 (4 x 32 bit)	Each thread has access to up to 127 GPRs, minus two times the number of Clause-Temporary GPRs. Four GPRs are reserved as Clause-Temporary GPRs that persist only for one ALU clause (and thus are not accessible to fetch and export units). GPRs can hold data in one of several formats: the ALU can work with 32-bit IEEE floats (S23E8 format with special values), 32-bit unsigned integers, and 32-bit signed integers.
Clause-Tempo- rary GPRs	No	Yes	4	128 (4 x 32 bit)	GPRs containing clause-temporary variables. The number of clause-temporary GPRs used by each thread reduces the total number of GPRs available to the thread, as described immediately above.
SIMD-Global GPRs	R/W	No	Defined by driver	128 (4 x 32 bit)	Set of GPRs that is persistent across all threads during the execution of the kernel. Can be used to pass data between threads.
Address Register (AR)	W	No	1	36 (4 x 9 bit)	A register containing a four-element vector of indices that are written by MOVA instructions. Hardware reads this register. The indices are used for relative addressing of a constant file (called constant waterfalling). This state only persists for one ALU clause. When used for relative addressing, a specific vector element must be selected.
Constant Registers (CRs)	R	W	512	128 (4 x 32 bit)	Registers that contain constants. Each register is organized as four 32-bit elements of a vector. Software can use either the CRs or the off-chip <i>constant cache</i> , but not both. DirectX calls these the Floating-Point Constant (F) Registers.
Previous Vector (PV)	R	No	1	128 (4 x 32 bit)	Registers that contain the results of the previous ALU.[X,Y,Z,W] operations. This state only persists for one ALU clause.
Previous Scalar (PS)	R	No	1	32	A register that contains the results of the previous ALU.Trans operations. This state only persists for one ALU clause.
Local Data Share (LDS)	R/W Read: up to 16 kB; Write: 16 to 256 bytes. Per thread, both read and write.	No			Per-SIMD on-chip shared memory. Enables sharing of data between elements of a SIMD using an owner's write, shared-read model. The application should query the ATI runtime for the actual size.

Table 2.6 ALU State (Cont.)

State	Access by R700 S/W	Access by Host S/W	# per Thread	Width (bits)	Description
Predicate Register	R/W	No	1	1	A register containing predicate bits. The bits are set or cleared by ALU instructions as the result of evaluating some condition; the bits are subsequently used either to mask writing an ALU result or as a condition itself. An ALU clause computes the predicate bits in this register. A predicate bit in this register can be referred to in a control-flow instruction to induce conditional branching. This state only persists for one ALU clause.
Pixel State	No	No	1	192 (64 x 2 bits)	State bits that reflect each pixel's active status as conditional instructions are executed. The state can be <i>Active</i> , <i>Inactive-branch</i> , <i>Inactive-continue</i> , or <i>Inactive-break</i> .
Valid Mask	No	No	1	64	A mask indicating which pixels have been killed by a pixel-kill operation. The mask is updated when a CF_INST_KILL instruction is executed.
Active Mask	W (indirect)	No	1	1 bit per pixel	A mask indicating which pixels are currently executing and which are not (1 = execute, 0 = skip). This can be updated by PRED_SET* ALU instructions ¹ , but the updates do not take effect until the end of the ALU clause. CF_ALU instructions can update this mask with the result of the last PRED_SET* instruction in the clause.

^{1.} An asterisk (*) after a mnemonic string indicates that there are additional characters in the string that define variants.

Table 2.7 Vertex-Fetch State

State	Access by R700 S/W	Access by Host S/W	# per Thread	Width (bits)	Description
Vertex-Fetch Constants	R	W	128	84	These describe the buffer format, etc.

Program State 2-11

Table 2.8 Texture-Fetch and Constant-Fetch State

State	Access by R700 S/W	Access by Host S/W	# per Thread	Width (bits)	Description
Texture Samplers	No	W	18	96	There are 18 samplers (16 for DirectX plus 2 spares) available for each of the VS, GS, PS program types, two of which are spares. A texture sampler constant is used to specify how a texture is to be accessed. It contains information such as filtering and clamping modes.
Texture Resources	No	W	160	160	There are 160 resources available for each of the VS, GS, PS program types, and 16 for FS program types.
Border Color	No	W	1	128 (4 x 32 bits)	This is stored in the texture pipeline, but is referenced in texture-fetch instructions.
Bicubic Weights	No	W	2	176	These define the weights, one horizontal and one vertical, for bicubic interpolation. The state is stored in the texture pipeline, but referenced in texture-fetch instructions.
Kernel Size for Cleartype Filtering	No	W	2	3	These define the kernel sizes, one horizontal and one vertical, for filtering with Microsoft's Cleartype™ subpixel rendering display technology. The state is stored in the texture pipeline, but referenced in texture-fetch instructions.

2.6 Data Sharing

The R700-family of Stream processors can share data between different threads of execution. Data sharing can significantly boost performance. Figure 2.1 shows the memory hierarchy that is available to each thread.




Figure 2.1 Shared Memory Hierarchy on the R700-Family of Stream Processors

2.6.1 Types of Shared Registers

Shared registers enable sharing of data between threads residing in a lane of different wavefronts and that are scheduled to execute on a given SIMD. An absolute addressing mode of each source and destination operand allows sourcing data from a global (absolute-addressed) register instead of a wavefront's private (relative-addressed) registers. The maximum number shared register is 128 less two times the number of clause temp registers used. The registers put in this pool are removed from the general pool of wavefront private registers.

2.6.1.1 Shared GPR Pool

Each source and destination operand has an absolute addressing mode. This enables each to be accessed relative to address zero, instead of a base of the allocated pool of registers for the respective wavefront (see Figure 2.2). To use

Data Sharing 2-13

this pool, a state register must be set up defining the number of registers reserved for global usage.

The global GPRs are accessed through an <code>index_mode</code> (<code>simd-global</code>) in the ALU instruction word. This new mode interprets the <code>src</code> or <code>dest</code> GPR address as an absolute address in the range 0 to 127. This index mode works in conjunction with the <code>src-rel/dest-rel</code> fields, allowing the instruction to mix global and wavefront-local GPRs.

Additional index modes allow indexed addressing, where the address = GPR + offset_from_instruction or INDEX_GLOBAL_AR_X (AR.X only; see Section 4.6.1, "Relative Addressing," page 4-6, as well as the opcode description for ALU_WORDO, page 10-16). This allows inter-thread communication and kernel-based addressing. (This requires using a MOVA* instruction to copy the index to the AR.X register.)

This pool of global GPRs can be used to provide many powerful features, including:

- Atomic reduction variables per lane (the number depends on the number of GPRs), such as:
 - max, min, small histogram per lane,
 - software-based barriers or synchronization primitives.
- A set of constants that is unique per lane. This prevents:
 - the overhead of repeated fetches, and
 - divergent thread execution due to constant look-up.

2.6.1.2 Clause Temporary GPR Pool

The GPR pool can include partitions that hold clause temporary (temp) GPRs. Clause temp GPRs prevent stalling and enable peak performance because they are stored in two sections, one for the odd, the other for the even wavefront (see Figure 2.2). Because there are two unique sections set aside for each wavefront executing on the SIMD, there is no conflict between reads and writes of clause temps between the even and odd wavefronts. When using global shared registers, both wavefronts map the registers into the same locations in memory, which can cause a conflict and a stall. This is because it takes a full instruction for the write to be visible; thus, if there are a read and a write happening on the same instruction group but from different wavefronts, there is a read/write conflict that the hardware resolves by stalling one of the wavefronts until the write is visible to the read.

The clause temp GPRs are accessed using the top GPR address locations. For example, if four clause temp register are enabled using 124, 125, 126, and 127, the address selects clause temp registers 0, 1, 2, and 3, respectively.

Clause temp registers can provide atomic (locked, uninterruptable) reduction per lane to enable higher performance between all threads in a lane of a SIMD for the wavefronts that execute on the even or odd instruction slot.




Figure 2.2 Possible GPR Distribution Between Global, Clause Temps, and Private Registers

Note that the terms even and odd refer to the ALU execution pipelines to which the scheduler arbitrarily assigns wavefronts. The first instruction slot to which a wavefront is assigned wavefront is termed odd.

Both global and clause temp shared registers require that the graphics pipeline (kernel hardware) must be flushed before changing resource allocation sizes (number of global registers, number of clause temp registers, etc.) for persistent shared use. They also require initialization prior to use. After any parallel atomic accumulation or reductions, the kernel pipeline must be flushed, followed by a special kernel that uses data sharing between lanes and/or SIMDS for a fast, on-chip final reduction. The result can be broadcast back to a global persistent register in each register file of each SIMD. The results can be used persistently across a subsequent kernel launch as a global src operand. This process can be very useful for a data collection pass on an image, followed by a reduction kernel, then followed by a compute kernel that uses the reduced values to alter the source image. This can be done without CPU intervention or off-chip traffic.

Physically, the GPRs are ordered from zero as: global, clause_temp, private. Note that this ordering allows a program to use the MOV_INDEX_GLOBAL instruction to access beyond the global registers into the clause temp registers. Global shared registers and clause temp registers must fit within the first 128 GPRs, due to ALU-instruction dest-GPR field-size limits.

SIMD-global GPRs are enabled only in the dynamic GPR mode.

2.6.2 Local Data Share (LDS)

Each SIMD has a 16 kB memory space that enables low-latency communication between threads within a thread group, or the threads within a wavefront. This memory is configured with four banks, each with 256 entries of 16 bytes. The write port of the memory uses an owner's write model, which enables each thread to write data to private locations. All of the write address logic is provided in discrete hardware, and the instruction provides the stride per thread and offset

Data Sharing 2-15

to a 16-byte entry within the current stride. The write scheme prevents bank or address conflicts on writes. The read address is then calculated in the kernel and is able to read up to four aligned 32-bit words from any other index in the thread group.

Writes are statically specified at compile time; reads are dynamically specified at runtime. Each write is up to four dwords per thread, always four-dword aligned. The thread group size can vary between 1-1024 threads (preferred in multiples of SIMD width). The amount of LDS space available per thread is an inverse relationship to the number of threads. With 1024 threads per group, each thread can own four dwords of writable memory; with 64 or less threads, each thread can own 64 dwords of writable memory. The absolute addressing mode enables each thread to use 64 dwords atomically, regardless of group size; but all writes followed by reads must be done within a non-interruptible clause for a wavefront. Figure 2.3 shows a diagram of the LDS memory structure.




Figure 2.3 Local Data Share Memory Structure

The memory enables two write access modes:

- wavefront relative addressing (private), and
- absolute (global) addressing.

When a write is scheduled, data is read from the GPRs and written to an address in the LDS. For each set of four threads, the address and bank of each thread to which it is written is determined by an instruction provided dst_stride and dst_index and the thread_id within the thread group or wavefront, depending on the address mode used.

bank_id = thread_id mod 4

bank_offset = (thread_id >> 2) * dst_stride + dst_index

0 : absolute - relative to threads within a wavefront.

thread_id - SIMD_WAVE_REL mode controls:

1 : relative to the thread at the beginning of each group.

dst_stride - Destination stride from instruction for write to shared memory, in dwords. Legal values: 4,8,12,16,...64.

dst_index - Destination index from instruction for write to shared memory in dwords. Legal values: 4,8,12,16,...60.

The shader program provides addresses for reads, with a bank id and dword bank offset. A maximum of four threads access the shared memory per clock cycle in one of three addressing modes, based on <code>mux_cntl</code> field of MEM_DSR_WORD1 (see the microcode description for <code>MEM_DSR_WORD1</code>, on page 10-48).

- DSR_MUX_NONE enables each thread to address any aligned four-dword entry of the shared memory.
- DSR_MUX_FFT_PERMUTE selection enables a 16 bank dword butterfly read across the 512 bit output of the shared memory.
- DSR_MUX_WORD_SELECT enables any single dword read of the shared memory.

If the compiler cannot determine that a read of four threads does not contain bank conflicts, the instruction is repeated four times, with one of four successive threads enabled on each pass to prevent conflicts. These instruction iterations are forced if the waterfall bit is set in the instruction.

A special broadcast read mode can be enabled to do a fast read of one to four dwords that can be returned either to all threads in a wavefront or to shared registers. The broadcast read returns data to all GPRs within the wavefront in four clocks cycles. This mode writes all threads, regardless of active or predicate masks; the address to be read must be stored in the src GPR of the first thread of the wavefront.

In SIMD_WAVE_REL absolute addressing mode, a clause can be used with one set of writes, followed by a set of reads, without using any barrier synchronization mechanism, as long as the exchanger operations are in one clause. The relative modes require barrier synchronization.

Data Sharing 2-17

Chapter 3 Control Flow (CF) Programs

A control flow (CF) program is a main program. It directs the flow of program clauses by using control-flow instructions (conditional jumps, loops, and subroutines), and it can include memory-allocation instructions and other instructions that specify when vertex and geometry programs have completed their operations. The R700 hardware maintains a single, multi-entry stack for saving and restoring active masks, loop counters, and returning addresses for subroutines.

CF instructions can:

- Execute an ALU, texture-fetch, or vertex-fetch clause, local data share
 clause, or memory read clause. These operations take the address of the
 clause to execute, and a count indicating the size of the clause. A program
 can specify that a clause must wait until previously executed clauses
 complete, or that a clause must execute conditionally (only active pixels
 execute the clause, and the clause is skipped entirely if no pixels are active).
- Execute a DirectX9-style loop. There are two instructions marking the
 beginning and end of the loop. Each instruction takes the address of its
 paired LOOP_START and LOOP_END instructions. A loop reads from one of 32
 constants to get the loop count, initial index value, and index increment
 value. Loops can be nested.
- Execute a DirectX10-style loop. There are two instructions marking the beginning and end of the loop. Each instruction takes an address of its paired LOOP_START and LOOP_END instructions. Loops can be nested.
- Execute a repeat loop (one that does not maintain a loop index). Repeat loops are implemented with the LOOP_START_NO_AL and LOOP_END instructions. These loops can be nested.
- Break out of the innermost loop. LOOP_BREAK instructions take an address to
 the corresponding LOOP_END instruction. LOOP_BREAK instructions can be
 conditional (executing only for pixels that satisfy a break condition).
- Continue a loop, starting with the next iteration of the innermost loop.
 LOOP_CONTINUE instructions take an address to the corresponding LOOP_END instruction.
 LOOP_CONTINUE instructions can be conditional.
- Execute a subroutine CALL or RETURN. A CALL takes a jump address. A
 RETURN never takes an address; it returns to the address at the top of the
 stack. Calls can be conditional (only pixels satisfying a condition perform the
 instruction). Calls can be nested.

- Call the vertex-fetch-shader (FS). The address field in a VTX or VTX_TC control-flow instruction is unused; the address of the vertex-fetch clause is global and written by the host. Thus, it makes no sense to nest these calls.
- Jump to a specified address in the control-flow program. A JUMP instruction can be conditional or unconditional.
- Perform manipulations on the current active mask for flow control (for example: executing an ELSE instruction, saving and restoring the active mask on the stack).
- Allocate data-storage space in a buffer and import (read) or export (write) addresses or data.
- Signal that the geometry shader (GS) has finished exporting a vertex, and optionally the end of a primitive strip.

The end of the CF program is marked by setting the END_OF_PROGRAM bit in the last CF instruction in the program. The CF program terminates after the end of this instruction, regardless of whether the instruction is conditionally executed.

3.1 CF Microcode Encoding


The microcode formats and all of their fields are described in Chapter 10, "Microcode Formats.". An overview of the encoding is given below. The following instruction-related terms are used throughout the remainder of this document:

- Microcode Format—An encoding format whose fields specify instructions and associated parameters. Microcode formats are used in sets of two or four 32-bit doublewords (dwords). For example, the two mnemonics, CF_DWORD[0,1] indicate a microcode-format pair, CF_DWORD0 and CF_DWORD1, described in Section 10.1, "Control Flow (CF) Instructions," page 10-2.
- Instruction—A computing function specified by the CF_INST field of a microcode format. For example, the mnemonic CF_INST_JUMP is an instruction specified by the CF_DWORD[0,1] microcode-format pair. All instructions have the _INST_ string in their mnemonic; for example, CF instructions have a CF_INST_ prefix. The instructions are listed in the Description columns of the microcode-format field tables in Chapter 10, "Microcode Formats". In the remainder of this document, the CF_INST_ prefix is omitted when referring to instructions, except in passages for which the prefix adds clarity.
- Opcode—The numeric value of the CF_INST field of an instruction. For example, the opcode for the JUMP instruction is decimal 16 (0x10).
- Parameter—An address, index value, operand size, condition, or other
 attribute required by an instruction and specified as part of it. For example,
 CF_COND_ACTIVE (condition test passes for active pixels) is a field of the JUMP
 instruction.


The doubleword layouts in memory for CF microcode encodings are shown below, where +0 and +4 indicate the relative byte offset of the doublewords in

memory, $\{\mathtt{BUF}, \mathtt{SWIZ}\}$ indicates a choice between the strings \mathtt{BUF} and \mathtt{SWIZ} , and LSB indicates the least-significant (low-order) byte.


 CF microcode instructions that initiate ALU clauses use the following memory layout.



 CF microcode instructions that reserve storage space in an input or output buffer, write data from GPRs into an output buffer, or read data from an input buffer into GPRs use the following memory layout.



• All other CF microcode encodings use the following memory layout.



3.2 Summary of Fields in CF Microcode Formats

Table 3.1 summarizes the fields in various CF microcode formats and indicate which fields are used by the different instruction types. Each column represents a type of CF instruction. The fields in this table have the following meanings.

- Yes—The field is present in the microcode format and required by the instruction.
- No—The field is present in the microcode format but ignored by the instruction.
- Blank—The field is not present in the microcode format for that instruction.

For descriptions of the CF fields listed in Table 3.1, see Section 10.1, "Control Flow (CF) Instructions," page 10-2.

Table 3.1 CF Microcode Field Summary

	CF Instruction Type								
CF Microcode Field	ALU ¹	Texture Fetch ²	Vertex Fetch ³	Memory ⁴	Branch or Loop ⁵	Other ⁶			
CF_INST	Yes	Yes	Yes	Yes	Yes	Yes			
ADDR	Yes	Yes	Yes		Note ⁷	No			
CF_CONST		No	No		Note ⁸	Yes			
POP_COUNT		No	No		Note ⁹	No			
COND		No	No		Yes	No			
COUNT	Yes	Yes	Yes		No	No			
CALL_COUNT		No	No		Note ¹⁰	No			
KCACHE_BANK[0,1]	Yes								
KCACHE_ADDR[0,1]	Yes								
KCACHE_MODE[0,1]	Yes								
VALID_PIXEL_MODE		Yes	Yes	Yes	Yes	Yes			
WHOLE_QUAD_MODE	Yes	Yes	Yes	Yes	Yes	Yes			
BARRIER	Yes	Yes	Yes	Yes	Yes	Yes			
END_OF_PROGRAM		Yes	Yes	Yes	Yes	Yes			
TYPE				Yes					
INDEX_GPR				Note ¹¹					
ELEM_SIZE				Yes					
ARRAY_BASE				Yes					
ARRAY_SIZE				Yes					
SEL_[X,Y,Z,W]									
COMP_MASK				Note ¹²					
BURST_COUNT				Yes					
RW_GPR				Yes					
RW_REL				Yes					

- 1. CF ALU instructions contain the string CF_INST_ALU_.
- 2. CF texture-fetch instructions contain the string $\mathtt{CF_INST_TEX}.$
- 3. CF vertex-fetch instructions contain the string ${\tt CF_INST_VTX_}$.
- 4. CF memory instructions contain the string CF_INST_MEM_.
- 5. CF branch or loop instructions include LOOP*, PUSH*, POP*, CALL*, RETURN*, JUMP, and ELSE.
- 6. CF other instructions include NOP, EMIT_VERTEX, EMIT_CUT_VERTEX, CUT_VERTEX, and KILL.
- 7. Some flow control instructions accept an address for another CF instruction.
- 8. Required if COND refers to the boolean constant, and for loop instructions that use DirectX9-style loop indexes.
- Used by CF instructions that pop the stack. Not available to ALU clause instructions that pop the stack (see the ALU instructions for similar control).
- 10. CALL COUNT is only used for CALL instructions.
- 11. INDEX_GPR is used if the TYPE field indicates an indexed write.
- 12. COMP_MASK is used if the TYPE field indicates a write operation.

The following fields are available in most of the CF microcode formats.

 END_OF_PROGRAM — A program terminates after executing an instruction with the this bit set, even if the instruction is conditional and no pixels are active during the execution of the instruction. The stack must be empty when the

- program encounters this bit; otherwise, results are undefined when the program restarts on new data or a new program starts. Thus, instructions inside of loops or subroutines must not be marked with END_OF_PROGRAM.
- BARRIER This expresses dependencies between instructions and allows parallel execution. If the this bit is set, all prior instructions complete before the current instruction begins. If this bit is cleared, the current instruction can co-issue with other instructions. Instructions of the same clause type never co-issue; however, instructions in a texture-fetch clause and an ALU clause can co-issue if this bit is cleared. If in doubt, set this bit; results are identical whether it is set or not, but using it only when required can increase program performance.
- VALID_PIXEL_MODE If set, instructions in the clause are executed as if
 invalid pixels were inactive. This field is the complement to the
 WHOLE_QUAD_MODE field. Set only WHOLE_QUAD_MODE or VALID_PIXEL_MODE at
 any one time.
- WHOLE_QUAD_MODE If set, instructions in the clause are executed as if all
 pixels were active and valid. This field is the complement to the
 VALID_PIXEL_MODE field. Set only WHOLE_QUAD_MODE or VALID_PIXEL_MODE
 at any one time.

3.3 Clause-Initiation Instructions

Table 3.2 shows the clause-initiation instructions for the three types of clauses that can be used in a program. Every clause-initiation instruction contains in its microcode format an address field, ADDR (ignored for vertex clauses), that specifies the beginning of the clause in memory. ADDR specifies a quadword (64-bit) aligned address. Table 3.2 describes the alignment restrictions for clause-initiation instructions. ADDR is relative to the program base (configured in the PGM_START_* register by the host). There is also a COUNT field in the CF_DWORD1 microcode format that indicates the size of the clause. The interpretation of COUNT is specific to the type of clause being executed, as shown in Table 3.2. The actual value stored in the COUNT field is the number of slots or instructions to execute, minus one. Any clause type can be executed by any thread type.

Table 3.2	Types of	Clause-Initiation	Instructions
-----------	----------	-------------------	--------------

Clause Type	CF Instructions	COUNT Meaning	COUNT Range	ADDR Alignment Restriction
ALU	ALU* ¹	Number of ALU slots ²	[1, 128]	Varies (64-bit alignment is sufficient)
Texture Fetch	TEX ³	Number of instructions	[1, 8]	Double quadword (128-bit)
Vertex Fetch	VTX* ⁴	Number of instructions	[1, 8]	Double quadword (128-bit)

- 1. These instructions use the CF_ALU_DWORD[0,1] microcode formats, described in Section 10.1 on page 10-2.
- See Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3, for a description of ALU slots.
- 3. These instructions use the CF_DWORD[0,1] microcode formats, described in Section 10.1, "Control Flow (CF) Instructions," page 10-2.
- 4. These instructions use the CF_DWORD[0,1] microcode formats, described in Section 10.1, "Control Flow (CF) Instructions," page 10-2.

3.3.1 ALU Clause Initiation

ALU* control-flow instructions¹ (such as ALU, ALU_BREAK, ALU_POP_AFTER, etc.) initiate an ALU clause. ALU clauses can contain OP2_INST_PRED_SET* instructions (abbreviated PRED_SET* instructions in this manual) that set new predicate bits for the processor's control logic. The ALU control-flow instructions control how the predicates are applied for subsequent flow control.

ALU* control-flow instructions are encoded using the ALU_DWORD[0,1] microcode formats, described in Section 10.1, "Control Flow (CF) Instructions," page 10-2. The ALU instructions within an ALU clause are described in Chapter 4, "ALU Clauses," and Section 9.2, "ALU Instructions," page 9-42.

The USES_WATERFALL bit in an ALU* control-flow instruction is used to mark clauses that can use constant waterfalling. This bit allows the processor to take scheduling restrictions into account. This bit must be set for clauses containing an instruction that writes to the address register (AR), which include all MOVA* instructions. Setting this option on a clause that does not use the AR register results in decreased performance. The contents of the AR register are not valid past the end of the clause; the register must be written in every clause before it is read.

ALU* control-flow instructions support locking up to four pages in the constant registers. The KCACHE_* fields control constant-cache locking for this ALU clause; the clause does not begin execution until all pages are locked, and the locks are held until the clause completes. There are two banks of 16 constants available for KCACHE locking; once locked, the constants are available within the ALU clause using special selects. See Section 4.6.4, "ALU Constants," page 4-8, for more about ALU constants.

3.3.2 Vertex-Fetch Clause Initiation and Execution

The VTX and VTX_TC control-flow instructions initiate a vertex-fetch clause, starting at the double-quadword-aligned (128-bit) offset in the ADDR field and containing COUNT $+\ 1$ instructions. The VTX_TC instruction issues the vertex fetch through the texture cache (TC) and is useful for systems that lack a vertex cache (VC).

The VTX and VTX_TC control-flow instructions are encoded using the CF_DWORD[0,1] microcode formats, which are described in Section 10.1, "Control Flow (CF) Instructions," page 10-2. The vertex-fetch instructions within a vertex-fetch clause are described in Chapter 5, "Vertex-Fetch Clauses," and Section 9.3, "Vertex-Fetch Instructions," page 9-182.

3.3.3 Texture-Fetch Clause Initiation and Execution

The TEX control-flow instruction initiates a texture-fetch or constant-fetch clause, starting at the double-quadword-aligned (128-bit) offset in the ADDR field and

An asterisk (*) after a mnemonic string indicates that there are additional characters in the string that define variants.

containing COUNT + 1 instructions. There is only one instruction for texture fetch, and there are no special fields in the instruction for texture clause execution.

The TEX control-flow instruction is encoded using the CF_DWORD[0,1] microcode formats, which are described in Section 10.1, "Control Flow (CF) Instructions," page 10-2. The texture-fetch instructions within a texture-fetch clause are described in Chapter 6, "Texture-Fetch Clauses," and Section 9.4, "Texture-Fetch Instructions," page 9-184.

3.4 Import and Export Instructions

Importing means reading data from an input buffer (a scratch buffer, ring buffer, or reduction buffer) to GPRs. Exporting means writing data from GPRs to an output buffer (a scratch buffer, ring buffer, stream buffer, or reduction buffer), or writing an address for data inputs from a scratch or reduction buffer.

Exporting is done using the CF_ALLOC_EXPORT_DWORD0 and CF_ALLOC_EXPORT_DWORD1_{BUF, SWIZ} microcode formats. Two instructions, EXPORT and EXPORT_DONE, are used for normal pixel, position, and parameter-cache imports and exports. Importing is done using memory-read clauses (MEM*).

3.4.1 Normal Exports (Pixel, Position, Parameter Cache)

Most exports from a vertex shader (VS) and a pixel shader (PS) use the EXPORT and EXPORT_DONE instructions. The last export of a particular type (pixel, position, or parameter) uses the EXPORT_DONE instruction to signal hardware that the thread is finished with output for that type. These import and export instructions can use the CF_ALLOC_EXPORT_DWORD1_SWIZ microcode format, which provides optional swizzles for the outputs. These instructions can be used only by VS and PS threads; GS and DC threads must use one of the memory export instructions, MEM*.

Software indicates the type of export to perform by setting the TYPE field of the CF_ALLOC_EXPORT_DWORD0 microcode format equal to one of the following values:

- EXPORT_PIXEL Pixel value output (from PS shaders). Send the output to the pixel cache.
- EXPORT_POS Position output (from VS shaders). Send the output to the position buffer.
- EXPORT_PARAM Parameter cache output (from VS shaders). Send the output to the parameter cache.

The RW_GPR and RW_REL fields indicate the GPR address (first_gpr) from which to read the first value or to which to write the first value (the GPR address can be relative to the loop index (aL). The value BURST_COUNT + 1 is the number of GPR outputs being written (the BURST_COUNT field stores the actual number minus one). The Nth export value is read from GPR (first_gpr + N). The ARRAY_BASE field specifies the export destination of the first export and can take on one of the values shown in Table 3.3, depending on the TYPE field. The value increments by one for each successive export.

Table 3.3 Possible ARRAY_BASE Values

	ARRAY_BASE		
TYPE	Field	Mnemonic	Interpretation
EVDODE DIVEL	7:0	CF_PIXEL_MRT[7,0]	Frame Buffer multiple render target (MRT), no fog.
EXPORT_PIXEL	61	CF_PIXEL_Z	Computed Z.
EXPORT_POS	63:60	CF_POS_[3,0]	Position index of first export.
EXPORT_PARAM	31:0		Parameter index of first export.

Each memory write may be swizzled with the fields SEL[X,Y,Z,W]. To disable writing an element, write SEL[X,Y,Z,W] = SEL[MASK].

3.4.2 Memory Writes

All memory writes use one of the following instructions:

- MEM_SCRATCH Scratch buffer.
- MEM_REDUCTION Reduction buffer.
- MEM_STREAM[0,3] Stream buffer, for DirectX10 compliance, used by VS output for up to four streams.
- MEM_RING Ring buffer, used for DC and GS output.
- MEM_EXPORT Scatter writes.

These instructions always use the CF_ALLOC_EXPORT_DWORD1_BUF microcode format, which provides an array size for indexed operations and an element mask for writes (there is no element mask for reads from memory). No arbitrary swizzle is available; any swizzling must be done in an ALU clause. These instructions can be used by any program type.

There is one scratch buffer available for writes per program type (four scratch buffers in total). There is only one reduction buffer available; any program type can use it, but only one program can use it at a time. Stream buffers are available only to VS programs; ring buffers are available to GS, DC, and PS programs, and to VS programs when no GS and DC are present. Pixel-shader frame buffers use the ring buffer (MEM_RING).

The operation performed by these instructions is modified by the TYPE field, which can be one of the following:

- EXPORT_WRITE Write to buffer.
- EXPORT_WRITE_IND Write to buffer, using offset supplied by INDEX_GPR.

The RW_GPR and RW_REL fields indicate the GPR address (FIRST_GPR) to write the first value to (the GPR address can be relative to the loop register). The value (BURST_COUNT + 1) * (ELEM_SIZE + 1) is the number of doubleword outputs being written. The BURST_COUNT and ELEM_SIZE fields store the actual number minus one. ELEM_SIZE must be 3 (representing four doublewords) for scratch and

reduction buffers, and ${\tt ELEM_SIZE} = 0$ (doubleword) is intended for stream-out and ring buffers.

The memory address is based on the value in the ARRAY_BASE field (see Table 3.3, on page 3-8). If the TYPE field is set to EXPORT_*_IND (use_index == 1), the value contained in the register specified by the INDEX_GPR field, multiplied by (ELEM_SIZE + 1), is added to this base. The final equation for the first address in memory to write to (in doublewords) is:

```
first_mem = (ARRAY_BASE + use_index * GPR[INDEX_GPR]) * (ELEM_SIZE + 1)
```

The ARRAY_SIZE field specifies a point at which the burst is clamped; no memory is written past (ARRAY_BASE + ARRAY_SIZE) * (ELEM_SIZE + 1) doublewords. The exact units of ARRAY_BASE and ARRAY_SIZE differ depending on the memory type; for scratch and reduction buffers, both are in units of four doublewords (128 bits); for stream and ring buffers, both are in units of one doubleword (32 bits).

Indexed GPRs can stray out of bounds. If the index takes a GPR address out of bounds, then the rules specified for ALU GPR writes apply. See Section 4.6.3, "Out-of-Bounds Addresses," page 4-7.

The R770 family supports a general memory export in which shader threads can write to arbitrary addresses within a specified memory range. This allows array-based and scatter access to memory. All threads share a common memory buffer, and there is no synchronization or ordering of writes between threads. A thread can read data that it has written and be guaranteed that previous writes from this thread have completed; however, a flush must take place before reading data from the memory-export area that another thread has written. Exports can only be written to a linear memory buffer (no tiling).

Each thread is responsible for determining the addresses it accesses.

The MEM_EXPORT instruction outputs data along with a unique dword address per pixel from a GPR, plus the global export-memory base address. Data is from one to four DWORDs.

3.4.3 Memory Reads

All memory reads use one of the following instructions:

- MEM_SCRATCH Scratch buffer.
- MEM_REDUCTION Reduction buffer.
- MEM_EXPORT Gather reads.

There is an element mask for reads from memory. Arbitrary swizzle is available. These instructions can be used by any program type.

There is one scratch buffer available for reads per program type (four scratch buffers in total). There is only one reduction buffer available; any program type can use it, but only one program can use it at a time.

The operation performed by these instructions is modified by the INDEXED field, which can be one of the following:

- INDEXED = 0 Read from buffer.
- INDEXED = 1 Read from buffer using offset supplied by SRC_GPR.

The DST_GPR and DST_REL fields indicate the GPR address (FIRST_GPR) to read the first value from (the GPR address can be relative to the loop register).

The memory address is based on the value in the ARRAY_BASE field (see Table 3.3, on page 3-8). If the INDEXED field is set, the value contained in the register specified by the SRC_GPR field, multiplied by (ELEM_SIZE + 1), is added to this base. The final equation for the first address in memory to read from (in doublewords) is:

```
first_mem = (ARRAY_BASE + use_index * GPR[INDEX_GPR]) * (ELEM_SIZE + 1)
```

The ARRAY_SIZE field specifies a point at which the burst is clamped; no memory is read past (ARRAY_BASE + ARRAY_SIZE) * (ELEM_SIZE + 1) doublewords. The exact units of ARRAY_BASE and ARRAY_SIZE differ depending on the memory type; for scratch and reduction buffers, both are in units of four doublewords (128 bits); for stream and ring buffers, both are in units of one doubleword (32 bits).

Indexed GPRs can stray out of bounds. If the index takes a GPR address out of bounds, then the rules specified for ALU GPR reads apply, except for a memory read in which the result is written to GPR0. See Section 4.6.3, "Out-of-Bounds Addresses," page 4-7.

The R700 family supports a general memory export (read and write) in which shader threads can read from, and write to, arbitrary addresses within a specified memory range. This allows array-based and scatter access to memory. All threads share a common memory buffer, and there is no synchronization or ordering of writes between threads. A thread can read data that it has written and be guaranteed that previous writes from this thread have completed; however, a flush must take place before reading data from the memory-export area to which another thread has written.

Each thread is responsible for determining the addresses it accesses.

3.5 Synchronization with Other Blocks

Three instructions, EMIT_VERTEX, EMIT_CUT_VERTEX, and CUT_VERTEX, notify the processor's primitive-handling blocks that new vertices are complete or primitives finished. These instructions typically follow the corresponding export operation that produces a new vertex:

- EMIT_VERTEX indicates that a vertex has been exported.
- EMIT_CUT_VERTEX indicates that a vertex has been exported and that the primitive has been cut after the vertex.
- CUT_VERTEX indicates that the primitive has been cut, but does not indicate
 a vertex has been exported by itself.

These instructions use the CF_DWORD[0,1] microcode formats and can be executed only by a GS program; they are invalid in other programs.

3.6 Conditional Execution

The remaining CF instructions include conditional execution and manipulation of the branch-loop states. The following subsections describes how conditional executions operate and describe the specific instructions.

3.6.1 Valid and Active Masks

Every element in the three bits that specify its state associated can be manipulated by a program.

- a one-bit valid mask and a 2-bit per-pixel state. The valid mask is set for any
 pixel that is covered by the original primitive and has not been killed by an
 ALU KILL operation.
- a two-bit *per-pixel state* that reflects the pixel's active status as conditional instructions are executed; it can take on the following states:
 - Active: The pixel is currently executing.
 - Inactive-branch: The pixel is inactive due to a branch (ALU PRED_SET*) instruction.
 - Inactive-continue: The pixel is inactive due to a ALU_CONTINUE instruction inside a loop.
 - Inactive-break: The pixel is inactive due to a ALU_BREAK instruction inside a loop.

Once the valid mask is cleared, it can not be restored. The per-pixel state can change during the lifetime of the program in response to conditional-execution instructions. Pixels that are invalid at the beginning of the program are put in one of the inactive states and do not normally execute (but they can be explicitly enabled, see below). Pixels that are killed during the program maintain their current active state (but they can be explicitly disabled, see below).

Branch-loop instructions can push the current pixel state onto the stack. This information is used to restore the pixel state when leaving a loop or conditional instruction block. CF instructions allow conditional execution in one of the following ways:

- Perform a *condition test* for each pixel based on current processor state:
 - The condition test determines which pixels execute the current instruction, and per-pixel state is unmodified, or
 - The per-pixel state is modified; pixels that pass the condition test are put into the active state, and pixels that fail the condition test are put into one of the inactive states, or
 - If at least one pixel passes, push the current per-pixel state onto the stack, then modify the per-pixel state based on the results of the test. If

Conditional Execution 3-11

all pixels fail the test, jump to a new location. Some instructions can also pop the stack multiple times and change the per-pixel state to the result of the last pop; otherwise, the per-pixel state is left unmodified.

 Pop per-pixel state from the stack, replacing the current per-pixel state with the result of the last pop. Then, perform a condition test for each pixel based on the new state. Update the per-pixel state again based on the results of the test.

The condition test is computed on each pixel based on the current per-pixel state and, optionally, the valid mask. Instructions can execute in *whole quad mode* or *valid pixel mode*, which include the current valid mask in the condition test. This is controlled with the <code>WHOLE_QUAD_MODE</code> and <code>VALID_PIXEL_MODE</code> bits in the CF microcode formats, as described in the section immediately below. The condition test can also include the per-pixel state and a boolean constant, controlled by the <code>COND</code> field.

3.6.2 WHOLE_QUAD_MODE and VALID_PIXEL_MODE

A *quad* is a set of four pixels arranged in a 2-by-2 array, such as the pixels representing the four vertices of a quadrilateral. The *whole quad mode* accommodates instructions in which the result can be used by a gradient operation. Any instruction with the WHOLE_QUAD_MODE bit set begins execution as if all pixels were active. This takes effect before a condition specified in the COND field is applied (if available). For most CF instructions, it does not affect the active mask; inactive pixels return to their inactive state at the end of the instruction. Some branch-loop instructions that update the active mask reactivate pixels that were previously disabled by flow control or invalidation. These parameters assert whole quad mode for multiple CF instructions without setting the WHOLE_QUAD_MODE bit every time. Details for the relevant branch-loop instructions are described in Section 3.7, "Branch and Loop Instructions," page 3-16. In general, instructions that can compute a value used in a gradient computation are executed in whole quad mode. All CF instructions support this mode.

In certain cases during whole quad mode, it can be useful to deactivate invalid pixels. This can occur in two cases:

- The program is in whole quad mode, computing a gradient. Related information not involved in the gradient calculation must be computed. As an optimization, the related information can be calculated without completely leaving whole quad mode by deactivating the invalid pixels.
- The ALU executes a KILL instruction. Killed pixels remain active because the
 processor does not know if the pixels are currently being used to compute a
 result that is used in a gradient calculation. If the recently invalidated pixels
 are not used in a gradient calculation, they can be deactivated.

Invalid pixels can be deactivated by entering *valid pixel mode*. Any instruction with the VALID_PIXEL_MODE bit set begins execution as if all invalid pixels were inactive. This takes effect before a condition specified in the COND field is applied (if available). For most CF instructions, it does not affect the active mask; however, as in whole quad mode, it influences the active mask for branch-loop

instructions that update the active mask. These instructions can be used to permanently disable pixels that were recently activated. Valid pixel mode normally is not used to exit whole quad mode; whole quad mode normally is exited automatically when reaching the end of scope for the branch-loop instruction that began in whole quad mode.

Instructions using the CF_DWORD[0,1] or the CF_ALLOC_EXPORT_DWORD[0,1] microcode formats have VALID_PIXEL_MODE fields. ALU clause instructions behave as if the VALID_PIXEL_MODE bit were cleared. Valid pixel mode is not the default mode; normal programs that do not contain gradient operations clear the VALID_PIXEL_MODE bit. The valid pixel mode is used only to deactivate pixels invalidated by a KILL instruction and to temporarily inhibit the effects of whole quad mode. Do not set both the WHOLE_QUAD_MODE bit and VALID_PIXEL_MODE bit.

Branch-loop instructions that pop from the stack interpret the valid pixel mode differently. If the mode is set on an instruction that pops the stack, invalid pixels are deactivated after the active mask is restored from the stack. This can make the effect of the valid pixel mode permanent for a killed pixel that is executed inside a conditional branch. By default, the per-pixel active state is overwritten with the stack contents on each pop, without regard for the current active state; however, when VALID_PIXEL_MODE is set, the invalid pixels are deactivated even though they were active going into the conditional scope.

3.6.3 The Condition (COND) Field

Instructions that use the $CF_DWORD[0,1]$ microcode formats have a COND field that lets them be conditionally executed. The COND field can have one of the following values:

- CF_COND_ACTIVE Pixel currently active. Non-branch-loop instructions can
 use only this setting.
- CF_COND_BOOL Pixel currently active, and the boolean referenced by CF_CONST is one.
- CF_COND_NOT_BOOL Pixel currently active, and the boolean referenced by CF_CONST is zero.

For most CF instructions, COND is used only to determine which pixels are executing that particular instruction; the result of the test is discarded after the instruction completes. Branch-loop instructions that manipulate the active state can use the result of the test to update the new active mask; these cases are described below. Non-branch-loop instructions can use only the CF_COND_ACTIVE setting. Generally, branch-loop instructions that push pixel state onto the stack push the original pixel state before beginning the instruction, and use the result of COND to write the new active state. Some instructions that pop from the stack can pop the stack first, then evaluate the condition code, and update the perpixel state based on the result of the pop and the condition code.

Instructions that do not have a COND field behave as if CF_COND_ACTIVE were used. ALU clauses do not have a COND field; they execute pixels based on the current active mask. ALU clauses can update the active mask using PRED SET*

Conditional Execution 3-13

instructions, but changes to the active mask are not observed for the remainder of the ALU clause (however, the clause can use the predicate bits to observe the effect). Changes to the active mask from the ALU take effect at the beginning of the next CF instruction.

3.6.4 Computation of Condition Tests

The COND, WHOLE_QUAD_MODE, and VALID_PIXEL_MODE fields combine to form the condition test results shown in Table 3.4.

Table 3.4 Condition Tests

COND	Default	WHOLE_QUAD_MODE	VALID_PIXEL_MODE
CF_COND_ACTIVE	True if and only if pixel is active.	True if and only if quad contains active pixel.	True if and only if pixel is both active and valid.
CF_COND_BOOL	True if and only if pixel is active and boolean referenced by CF_CONST is one.	True if quad contains active pixel and boolean referenced by CF_CONST is one.	True if and only if pixel is both active and valid, and boolean referenced by CF_CONST is one.
CF_COND_NOT_BOOL	True if and only if pixel is active and boolean referenced by CF_CONST is one.	True if quad contains active pixel and boolean referenced by CF_CONST is one.	True if and only if pixel is both active and valid, and boolean referenced by CF_CONST is one.

The following steps indicate how the per-pixel state can be updated during a CF instruction that does not unconditionally pop the stack:

- 1. Evaluate the condition test for each pixel using current state, COND, WHOLE QUAD MODE, and VALID_PIXEL MODE.
- 2. Execute the CF instruction for pixels passing the condition test.
- 3. If the CF instruction is a PUSH, push the per-pixel active state onto the stack before updating the state.
- 4. If the CF instruction updates the per-pixel state, update the per-pixel state using the results of condition test.

ALU clauses that contain multiple PRED_SET* instructions can perform some of these operations more than once. Such clause instructions push the stack once per PRED_SET* operation.

The following steps loosely illustrate how the active mask (per-pixel state) can be updated during a CF instruction that pops the stack. These steps only apply to instructions that unconditionally pop the stack; instructions that can jump or pop if all pixels fail the condition test do not use these steps:

- 1. Pop the per-pixel state from the stack (can pop zero or more times). Change the per-pixel state to the result of the last POP.
- Evaluate the condition test for each pixel using new state, COND, WHOLE QUAD MODE, and VALID PIXEL MODE.
- 3. Update the per-pixel state again using results of condition test.

3.6.5 Stack Allocation

Each program type has a stack for maintaining branch and other program states. The maximum number of available stack entries is controlled by a host-written register or by the hardware implementation of the processor. The minimum number of stack entries required to correctly execute a program is determined by the deepest control-flow instruction.

Each stack entry contains a number of subentries. The number of subentries per stack entry varies, based the number of thread groups (simultaneously executing threads on a SIMD pipeline) per program type that are supported by the target processor. If a processor that supports 64 thread groups per program type is configured logically to use only 48 thread groups per program type, the stack requirement for a 64-item processor still applies. Table 3.5 shows the number of subentries per stack entry, based on the physical thread-group width of the processor.

Table 3.5 Stack Subentries

	Pł	Physical Thread-Group Width of Processor					
	16	32	48	64			
Subentries per Entry	8	8	4	4			

The CALL*, LOOP_START*, and PUSH* instructions each consume a certain number of stack entries or subentries. These entries are released when the corresponding POP, LOOP_END, or RETURN instruction is executed. The additional stack space required by each of these flow-control instructions is described in Table 3.6.

Table 3.6 Stack Space Required for Flow-Control Instructions

	Stack Size per Physical Thread-Group Width				
Instruction	16	32	48	64	Comments
PUSH, PUSH_ELSE when whole quad mode is not set, and ALU_PUSH_BEFORE	one subentry	one subentry	one subentry	one subentry	If a PUSH instruction is invoked, two subentries on the stack must be reserved to hold the current active (valid) masks.
PUSH, PUSH_ELSE when whole quad mode is set	one entry	one entry	one entry	one entry	
LOOP_START*	one entry	one entry	one entry	one entry	
CALL, CALL_FS	two subentries	one subentry	one subentry	one subentry	A 16-bit-wide processor needs two subentries because the program counter has more than 16 bits.

At any point during the execution of a program, if A is the total number of full entries in use, and B is the total number of subentries in use, then STACK_SIZE is calculated by:

A + B / (\sharp of subentries per entry) <= STACK_SIZE

Conditional Execution 3-15

3.7 Branch and Loop Instructions

Several CF instructions handle conditional execution (branching), looping, and subroutine calls. These instructions use the $CF_DWORD[0,1]$ microcode formats and are available to all thread types. The branch-loop instructions are listed in Table 3.7, along with a summary of their operations. The instructions listed in this table implicitly begin with $CF_INST_$.

Table 3.7 Branch-Loop Instructions

Instruction	Condition Test Computed	Push	Pop	Jump	Description
PUSH	Yes, before push.	Yes, if a pixel passes test.	Yes, if all pixels fail test.	Yes, if all pixels fail test.	If all pixels fail the condition test, pop POP_COUNT entries from the stack, and jump to the jump address; otherwise, push per-pixel state (active mask) onto stack. After the push, active pixels that failed the condition test transition to the inactive-branch state.
PUSH_ELSE	Yes, before push.	Yes, always.	No.	Yes, if all pixels fail test.	Push current per-pixel state (active mask) onto the stack, and compute new active mask. The instruction implement the ELSE part of a higher-level IF statement.
POP	Yes, before pop.	No.	Yes.	Yes	Pop POP_COUNT entries from the stack. Also, jump if condition test fails for all pixels.
LOOP_START LOOP_START_NO_AL LOOP_START_DX10	At beginning. All pixels fail if loop count is zero.	Yes, if a pixel passes test. Pushes loop state.	Yes, if all pixels fail test.	Yes, if all pixels fail test.	Begin a loop. Failing pixels go to inactive-break.
LOOP_END	At beginning. All pixels fail if loop count is one.	No.	Yes, if all pixels fail test. Pops loop state.		End a loop. Pixels that have not explicitly broken out of the loop are reactivated. Exits loop if all pixels fail condition test.
LOOP_CONTINUE	At beginning.	No.	Yes, if all pixels done with iteration.	Yes, if all pixels done with iteration.	Pixels passing test go to inactive-continue. In the event of a jump, the stack is popped back to the original level at the beginning of the loop; the POP_COUNT field is ignored.
LOOP_BREAK	At beginning.	No.	Yes, if all pixels done with iteration.	Yes, if all pixels done with iteration.	Pixels passing test go to inactive-break. In the event of a jump, the stack is popped back to the original level at the beginning of the loop; the POP_COUNT field is ignored.
JUMP	At beginning.	No.	Yes, if all pixels fail test.	Yes, if all pixels fail test.	Jump to ADDR if all pixels fail the condition test.

Table 3.7 Branch-Loop Instructions (Cont.)

Instruction	Condition Test Computed	Push	Pop	Jump	Description
ELSE	After last pop.	No.	Yes.	Yes, if all pixels are inactive after ELSE.	Pop the stack, then invert status of active or inactive-branch pixels that pass conditional test and were active on last PUSH.
CALL CALL_FS	After last pop.	Yes, if a pixel passes test. Pushes address.	Yes.	Yes, if any pixel passes test.	Call a subroutine if any pixel passes the condition test and the maximum call depth limit is not exceeded. POP_COUNT must be zero.
RETURN RETURN_FS	No.	No.	Yes. Pops address from stack if jump taken.	Yes, if all active pixels pass test.	Return from a subroutine.
ALU	No.	No.	No.	N/A	PRED_SET* with exec mask update puts active pixels in to the inactive-branch state.
ALU_PUSH_BEFORE	No.	Before ALU clause.	No.	N/A	Equivalent to PUSH; ALU clause.
ALU_POP_AFTER	No.	No.	Yes.	N/A	Equivalent to ALU, POP,
ALU_POP2_AFTER					POP, POP
ALU_CONTINUE	No.	No.	No.	N/A	Change active pixels masked by ALU to inactive-continue. Equivalent to PUSH, ALU, ELSE, CONTINUE, POP.
ALU_BREAK	No.	No.	No.	N/A	Change active pixels masked by ALU to inactive-break. Equivalent to PUSH, ALU, ELSE, CONTINUE, POP.
ALU_ELSE_AFTER	No.	No.	Yes.	N/A	Equivalent to ALU; POP.

3.7.1 ADDR Field

The address specified in the ADDR field of a CF instruction is a quadword-aligned (64 bit) offset from the base of the program (host-specified PGM_START_* register). The execution continues from this offset. Branch-loop instructions typically implement conditional jumps, so execution continues either at the next CF instruction, or at the CF instruction located at the ADDR address.

3.7.2 Stack Operations and Jumps

Several stack operations are available in the CF instruction set: PUSH, POP, and ELSE. There also is a JUMP instruction that jumps if all pixels fail a condition test.

PUSH - pushes the current per-pixel state from hardware-maintained registers
onto the stack, then updates the per-pixel state based on the condition test.
If all pixels fail the test, PUSH does not push anything onto the stack; instead,

it performs POP_COUNT number of pops (may be zero), then jumps to a specified address if all pixels fail the test.

- POP pops per-pixel state from the stack to hardware-maintained registers; it pops the POP_COUNT number of entries (can be zero). POP can apply the condition test to the result of the POP, this is useful for disabling pixels that are killed within a conditional block. To disable such pixels, set the POP instruction's VALID_PIXEL_MODE bit, and set the condition to CF_COND_ACTIVE. If POP_COUNT is zero, the POP instruction simply modifies the current per-pixel state based on the result of the condition test. Pop instructions never jump.
- ELSE performs a conceptual else operation. It starts by popping POP_COUNT entries (can be zero) from the stack. Then, it inverts the sense of active and branch-inactive pixels for pixels that are both active (as of the last surviving PUSH operation) and pass the condition test. The ELSE operation will then jump to the specified address if all pixels are inactive.
- JUMP is used to jump over blocks of code that no pixel wants to execute.

 JUMP first pops POP_COUNT entries (may be zero) from the stack. It then applies the condition test to all pixels. If all pixels fail the test, it jumps to the specified address; otherwise, it continues execution on the next instruction.

3.7.3 DirectX9 Loops

DirectX9-style loops are implemented with the LOOP_START and LOOP_END instructions. Both instructions specify the DirectX9 integer constant using the CF_CONST microcode field. This field specifies the integer constant to use for the loop's trip count (maximum number of loops), beginning value (loop index initializer), and increment (step). The constant is a host-written vector, and the three loop parameters are stored as three elements of the vector. The COND field also can refer to the CF_CONST field for its boolean value. It is not be possible to conditionally enter a loop based on a boolean constant unless the boolean constant and integer constant have the same numerical address.

The LOOP_START instruction jumps to the address specified in the instruction's ADDR field if the initial loop count is zero. Software normally sets the ADDR field to the CF instruction following the matching LOOP_END instruction. If LOOP_START does not jump, hardware sets up the internal loop state. Loop-index-relative addressing (as specified by the INDEX_MODE field of the ALU_DWORDO microcode format) is well-defined only within the loop. If multiple loops are nested, relative addressing refers to the loop register of the innermost loop. The loop register of the next-outer loop is automatically restored when the innermost loop exits.

The LOOP_END instruction jumps to the address specified in the instruction's ADDR field if the loop count is nonzero after it is decremented, and at least one pixel has not been deactivated by a LOOP_BREAK instruction. Normally, software sets the ADDR field to the CF instruction following the matching LOOP_START. The LOOP_END instruction continues to the next CF instruction when the processor exits the loop.

DirectX9-style break and continue instructions are supported. The LOOP_BREAK instruction disables all pixels for which the condition test is true. The pixels remain disabled until the innermost loop exits. LOOP_BREAK jumps to the end of the loop if all pixels have been disabled by this (or a prior) LOOP_BREAK or LOOP_CONTINUE instruction. Software normally sets the ADDR field to the address of the matching LOOP_END instruction. If at least one pixel has not been disabled by LOOP_BREAK or LOOP_CONTINUE, execution continues to the next CF instruction.

The LOOP_CONTINUE instruction disables all pixels for which the condition test is true. The pixels remain disabled until the end of the current iteration of the loop, and are re-activated by the innermost LOOP_END instruction. The LOOP_CONTINUE instruction jumps to the end of the loop if all pixels have been disabled by this (or a prior) LOOP_BREAK or LOOP_CONTINUE instruction. The ADDR field points to the address of the matching LOOP_END instruction. If at least one pixel has not been disabled by LOOP_BREAK or LOOP_CONTINUE, the program continues to the next CF instruction.

Each instruction can manipulate the stack. LOOP_START pushes the current perpixel state and the prior loop state onto the stack. If LOOP_START does not enter the loop, it pops POP_COUNT entries (may be zero) from the stack, similar to the PUSH instruction when all pixels fail. The LOOP_END instruction evaluates the condition test at the beginning of the instruction. If all pixels fail the test, the instruction exits the loop. LOOP_END pops the loop state and one set of the perpixel state from the stack when it exits the loop. It ignores POP_COUNT. The LOOP_BREAK and LOOP_CONTINUE instructions pop the POP_COUNT entries (may be zero) from the stack if the jump is taken.

3.7.4 DirectX10 Loops

DirectX10 loops are implemented with the LOOP_START_DX10 and LOOP_END instructions. The LOOP_START_DX10 instruction enters the loop by pushing the stack. The LOOP_END instruction jumps to the address specified in the ADDR field if at least one pixel has not yet executed a LOOP_BREAK instruction. The ADDR field points to the CF instruction following the matching LOOP_START_DX10 instruction. The LOOP_END instruction continues to the next CF instruction, at which the processor exits the loop. The LOOP_BREAK and LOOP_CONTINUE instructions are allowed in DirectX10-style loops.

Manipulations of the stack are the same for LOOP_ $\{START_DX10, END\}$ instructions and LOOP_ $\{START, END\}$ instructions.

3.7.5 Repeat Loops

Repeat loops are implemented with the LOOP_START_NO_AL and LOOP_END instructions. These loops do not push the loop index (aL) onto the stack, nor do they update aL; otherwise, they are identical to LOOP_{START,END} instructions.

3.7.6 Subroutines

The CALL and RETURN instructions implement subroutine calls and the corresponding returns. For CALL, the ADDR field specifies the address of the first CF instruction in the subroutine. The ADDR field is ignored by the RETURN instruction (the return address is read from the stack). Calls have a nesting depth associated with them that is incremented on each CALL instruction by the CALL_COUNT field. The nesting depth is restored on a RETURN instruction. If the program exceeds the maximum nesting depth (32) on the subroutine call (current nesting depth + CALL_COUNT > 32), the call is ignored. Setting CALL_COUNT to zero prevents the nesting depth from being updated on a subroutine call. Execution of a RETURN instruction when the program is not in a subroutine is illegal.

The CALL_FS instruction calls a fetch subroutine (FS) whose address is relative to the address specified in a host-configured register. The instruction also activates the fetch-program mode, which affects other operations until the corresponding RETURN instruction is reached. Only a vertex shader (VS) program can call an FS subroutine, as described in Section 2.1, "Program Types," page 2-1.

The CALL and CALL_FS instructions can be conditional. The subroutine is skipped if and only if all pixels fail the condition test or the nesting depth exceeds 32 after the call. The POP_COUNT field typically is zero for CALL and CALL_FS.

3.7.7 ALU Branch-Loop Instructions

Several instructions execute ALU clauses:

- ALU
- ALU_PUSH_BEFORE
- ALU_POP_AFTER
- ALU_POP2_AFTER
- ALU_CONTINUE
- ALU_BREAK
- ALU_ELSE_AFTER

The ALU instruction performs no stack operations. It is the most common method of initiating an ALU clause. Each PRED_SET* operation in the ALU clause manipulates the per-pixel state directly, but no changes to the per-pixel state are visible until the clause completes execution.

The other ALU* instructions correspond to their CF-instruction counterparts. The ALU_PUSH_BEFORE instruction performs a PUSH operation before each PRED_SET* in the clause. The ALU_POP{,2}_AFTER instructions pop the stack (once or twice) at the end of the ALU clause. The ALU_ELSE_AFTER instruction pops the stack, then performs an ELSE operation at the end of the ALU clause. And the ALU_{CONTINUE, BREAK} instructions behave similarly to their CF-instruction

counterparts. The major limitation is that none of the \mathtt{ALU}^* instructions can jump to a new location in the CF program. They can only modify the per-pixel state and the stack.

Chapter 4 ALU Clauses

Software initiates an ALU clause with one of the CF_INST_ALU* control-flow instructions, all of which use the CF_ALU_DWORD[0,1] microcode formats. Instructions within an ALU clause, called *ALU instructions*, perform operations using the scalar ALU.[X,Y,Z,W] and ALU.Trans units, which are described in this chapter.

4.1 ALU Microcode Formats

ALU instructions are implemented with ALU microcode formats that are organized in pairs of two 32-bit doublewords. The doubleword layouts in memory are shown in Figure 4.1.

- +0 and +4 indicate the relative byte offset of the doublewords in memory.
- {OP2, OP3} indicates a choice between the strings OP2 and OP3 (which specify two or three source operands).
- LSB indicates the least-significant (low-order) byte.




Figure 4.1 ALU Microcode Format Pair

4.2 Overview of ALU Features

An ALU *vector* is 128 bits wide and consists of four 32-bit elements. The data elements need not be related. The elements are organized in GPRs in little-endian order, as shown in Figure 4.2. Element ALU.X is the least-significant (low-order) element; element ALU.W is the most-significant (high-order) element.




Figure 4.2 Organization of ALU Vector Elements in GPRs

The processor contains multiple sets of five scalar ALUs. Four in each set can perform scalar operations on up to three 32-bit data elements each, with one 32-bit result. The ALUs are called *ALU.X*, *ALU.Y*, *ALU.Z*, and *ALU.W* (or simply ALU.[X,Y,Z,W]). A fifth unit, called *ALU.Trans*, performs one scalar operation and additional operations for transcendental and advanced integer functions; it can replicate the result across all four elements of a destination vector. Although the processor has multiple sets of these five scalar ALUs, R700 software can assume that, within a given ALU clause, all instructions are processed by a single set of five ALUs.

Software issues ALU instructions in variable-length groups called *instruction groups*. These perform parallel operations on different elements of a vector, as described in Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3. The ALU.[X,Y,Z,W] units are nearly identical in their functions. They differ only in the vector elements to which they write their result at the end of the instruction and in certain reduction operations (see Section 4.8.2, "Instructions for ALU.[X,Y,Z,W] Units Only," page 4-22). The ALU.Trans unit can write to any vector element and can evaluate additional functions.

ALU instructions can access 256 constants (from the constant registers) and 128 GPRs (each thread accesses its own set of 128 GPRs). Constant-register addresses and GPR addresses can be absolute, relative to the loop index (aL), or relative to an index GPR. In addition to reading constants from the constant registers, an ALU instruction can refer to elements of a literal constant that is embedded in the instruction group. Instructions also have access to two temporary registers that contain the results of the previous instruction groups. The previous vector (PV) register contains a four-element vector that is the previous result from the ALU.[X,Y,Z,W] units; the previous scalar (PS) register contains a scalar that is the previous result from the ALU.Trans unit.

Each instruction has its own set of source operands:

- SRC0 and SRC1 for instructions using the ALU_DWORD1_OP2 microcode format, and SRC0, SRC1,
- SRC2 for instructions using the ALU_DWORD1_OP3 microcode format.

An instruction group that operates on a four-element vector is specified as at least four independent scalar instructions, one for each vector element. As a result, vector operations can perform a complex mix of vector-element and constant swizzles, and even swizzles across GPR addresses (subject to readport restrictions described in the next paragraph). Traditional floating-point and integer constants for common values (for example, 0, -1, 0.0, 0.5, and 1.0) can be specified for any source operand.

Each ALU.[X,Y,Z,W] unit writes to an instruction-specified GPR at the end of the instruction. The GPR address can be absolute, relative to the loop index, or relative to an index GPR. The ALU.[X,Y,Z,W] units always write to their corresponding vector element, but each unit can write to a different GPR address. The ALU.Trans unit can write to any vector element of any GPR address. The outputs of each ALU unit can be clamped to the range [0.0, 1.0]

prior to being written, and some operations can multiply the output by a factor of 2.0 or 4.0.

4.3 ALU Instruction Slots and Instruction Groups

An ALU *instruction group* is listed in Table 2.4 on page 2-7. Each group consists of one to five ALU *instructions*, optionally followed by one or two *literal constants*, each of which can hold two vector elements. Each instruction is 64 bits wide (composed of two 32-bit microcode formats). Two elements of a literal constant are also 64 bits wide. Thus, the basic memory unit for an ALU instruction group is a 64-bit *slot*, which is a position for an ALU instruction or an associated literal constant. An instruction group consists of one to seven slots, depending on the number of instructions and literal constants. All ALU instructions occupy one slot, except double-precision floating-point instructions, which occupy either two or four slots (see Section 4.12, "Double-Precision Floating-Point Operations," page 4-29). The ALU clause size in the CF program is specified as the total number of slots occupied by the ALU clause.

Each instruction in a group has a LAST bit that is set only for the last instruction in the group. The LAST bit delimits instruction groups from one another, allowing the R700 hardware to implement parallel processing for each instruction group. Each instruction is distinguished by the destination vector element to which it writes. An instruction is assigned to the ALU.Trans unit if a prior instruction in the group writes to the same vector element of a GPR, *or* if the instruction is a transcendental operation.

The instructions in an instruction group must be in instruction slots 0 through 4, in the order shown in Table 4.1. Up to four of the five instruction slots can be omitted. Also, if any instructions refer to a literal constant by specifying the ALU_SRC_LITERAL value for a source operand, the first, or both, of the two-element literal constant slots (slots 5 and 6) must be provided; the second of these two slots cannot be specified alone. There is no LAST bit for literal constants. The number of the literal constants is known from the operations specified in the instruction.

Table 4.1 Instruction Slots in an Instruction Group

Slot	Entry	Bits	Туре
0	Scalar instruction for ALU.X unit	64	src.X and dst.X vector-element slot
1	Scalar instruction for ALU.Y unit	64	src.Y and dst.Y vector-element slot
2	Scalar instruction for ALU.Z unit	64	src.Z and dst.Z vector-element slot
3	Scalar instruction for ALU.W unit	64	src.W and dst.W vector-element slot
4	Scalar instruction for ALU.Trans unit	64	Transcendental slot
5	X, Y elements of literal constant (X is the first dword)	64	Constant slot
6	Z, W elements of literal constant (Z is the first dword)	64	Constant slot

Given the options described above, the size of an ALU instruction group can range from 64 bits to 448 bits, in increments of 64 bits.

4.4 Assignment to ALU.[X,Y,Z,W] and ALU.Trans Units

Assignment of instructions to the ALU.[X,Y,Z,W] and ALU.Trans units is observable by software, since it determines the values PV and PS registers hold at the end of an instruction group. In some cases, there is an unambiguous assignment to ALUs based on the instructions and destination operands. In other cases, the last slot in an instruction group is ambiguous. It can be assigned to either the ALU.[X,Y,Z,W] unit or the ALU.Trans unit.¹

The following algorithm illustrates the assignment of instruction-group slots to ALUs. The instruction order described in Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3, must be observed. As a consequence, if the ALU.Trans unit is specified, it must be done with an instruction that has its LAST bit set.

```
begin
   ALU [X,Y,Z,W] := undef;
   ALU TRANS := undef;
   for $i = 0$ to number of instructions - 1
       $elem := vector element written by instruction $i;
       if instruction $i is transcendental only instruction
          $trans := true;
       elsif instruction $i is vector-only instruction
          $trans := false;
       elsif defined(ALU $elem) or (not
CONFIG.ALU INST PREFER VECTOR and
          instruction $i is LAST)
          $trans := true;
       else
          $trans := false;
       if $trans
          if defined(ALU TRANS)
             assert "ALU.Trans has already been allocated,
                 cannot give to instruction $i.";
          ALU TRANS := $i;
       else
          if defined(ALU $elem)
             assert "ALU. $elem has already been allocated,
                 cannot give to instruction $i.";
          ALU $elem := $i;
end
```

After all instructions in the instruction group are processed, any ALU.[X,Y,Z,W] or ALU.Trans operation that is unspecified implicitly executes a NOP instruction, thus invalidating the values in the corresponding elements of the PV and PS registers.

This ambiguity is resolved by a bit in the processor state, CONFIG.ALU_INST_PREFER_VECTOR, that
is programmable only by the host. When the bit is set, ambiguous slots are assigned to
ALU.Trans. When cleared (default), ambiguous slots are assigned to one of ALU.[X,Y,Z,W]. This
setting applies to all thread types.

4.5 OP2 and OP3 Microcode Formats

To keep the ALU slot size at 64 bits while not sacrificing features, the microcode formats for ALU instructions have two versions: ALU_DWORD1_OP2 (page 10-18) and ALU_DWORD1_OP3 (page 10-23). The OP2 format is used for instructions that require zero, one, or two source operands plus destination operand. The OP3 format is used for the smaller set of instructions requiring three source operands plus destination operand.

Both versions have an ALU_INST field, which specifies the instruction opcode. The ALU_DWORD1_OP2 format has a 10-bit instruction field; ALU_DWORD1_OP3 format has a five-bit instruction field. The fields are aligned so that their MSBs overlap. In the OP2 version, the ALU_INST field uses a seven-bit opcode, and the high three bits are always 000b. In the OP3 version, at least one of the high three bits of the ALU_INST field is nonzero.

4.6 GPRs and Constants

Within an ALU clause, instructions can access to up to 127 GPRs and 256 constants from the constant registers. Some GPR addresses can be reserved for *clause temporaries*. These are temporary values typically stored at GPR[124,127]¹ that do not need to be preserved past the end of a clause. This gives a program access to temporary registers that do not count against its GPR count (the number of GPRs that a program can use), thus allowing more programs to run simultaneously.

For example, if the result of an instruction is required for another instruction within a clause, but not needed after the clause executes, a clause temporary can be used to hold the result. The first instruction specifies GPR[124, 127] as its destination, while the second instruction specifies GPR[124, 127] as its source. After the clause executes, GPR[124, 127] can be used by another clause.

Any constant-register address can be absolute, relative to the loop index, or relative to one of four elements in the address register (AR) that is loaded by a prior MOVA* instruction in the same clause. Any GPR (source or destination) address can be absolute, relative to the loop index, or relative to the X element in the address register (AR) that is loaded by a prior MOVA* instruction in the same clause.

In addition to reading constants from the constant registers, any operand can refer to an element in a literal constant, as described in Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3.

Constants also can come from one of two banks of *kcache* constants that are read from memory before the clause executes. Each bank is a set of 16

^{1.} The number of clause temporaries can be programed only by the host processor using the configuration-register field $GPR_RESOURCE_MGMT_1.NUM_CLAUSE_TEMP_GPRS$. A typical setting for this field is 4. If the field has N > 0, then GPR[127 - N + 1, 127] are set aside as clause temporaries.

constants locked into the cache for the duration of the clause by the CF instruction that started it.

4.6.1 Relative Addressing

Each instruction can use only one index for relative addressing. Relative addressing is controlled by the SRC_REL and DST_REL fields of the instruction's microcode format. The index used is controlled by the INDEX_MODE field of the instruction's microcode format. Each source operand in the instruction then declares whether it is absolute or relative to the common index. The index used depends on the operand type and the setting of INDEX_MODE, as shown in Table 4.2.

Table 4.2 Index for Relative Addressing

INDEX_MODE	GPR Operand	Constant Register Operand	Kcache Operand
INDEX_AR_X	AR.X	AR.X	not valid
INDEX_AR_Y	AR.X	AR.Y	not valid
INDEX_AR_Z	AR.X	AR.Z	not valid
INDEX_AR_W	AR.X	AR.W	not valid
INDEX_LOOP	Loop Index (aL)	Loop Index (aL)	Loop Index (aL)

The term *flow-control loop index* refers to the DirectX9-style loop index. Each instruction has its own <code>INDEX_MODE</code> control, so a single instruction group can refer to more than one type of index.

When using an AR index, the index must be initialized by a MOVA* operation that is present in a prior instruction group of the same clause. Thus, AR indexing is never valid on the first instruction of a clause.

An AR index cannot be used in an instruction group that executes a MOVA* instruction in any slot. Any slot in an instruction group with a MOVA* instruction using relative constant addressing can use only an INDEX_MODE of INDEX_LOOP. To issue a MOVA* from an AR-relative source, the source must be split into two separate instruction groups, the first performing a MOV from the relative source into a temporary GPR, and the second performing a MOVA* on the temporary GPR.

Only one AR element can be used per instruction group. For example, it is not legal for one slot in an instruction group to use <code>INDEX_AR_X</code>, and another slot in the same instruction group to use <code>INDEX_AR_Y</code> Also, <code>AR</code> cannot be used to provide relative indexing for a kcache constant; kcache constants can use only the <code>INDEX_LOOP</code> mode for relative indexing.

GPR clause temporaries cannot be indexed.

4.6.2 Previous Vector (PV) and Previous Scalar (PS) Registers

Instructions can read from two additional temporary registers: previous vector (PV) and previous scalar (PS). These contain the results from the ALU.[X,Y,Z,W] and ALU.Trans units, respectively, of the previous instruction group. Together, these registers provide five 32-bit elements; PV contains a four-element vector originating from the ALU.[X,Y,Z,W] output, and PS contains a single scalar value from the ALU.Trans output. The registers can be used freely in an ALU instruction group (although using one in the first instruction group of the clause makes no sense). NOP instructions do not preserve PV and PS values, nor are PV and PS values preserved past the end of the ALU clause.

4.6.3 Out-of-Bounds Addresses

GPR and constant-register addresses can stray out of bounds after relative addressing is applied. In some cases, an address that strays out of bounds has a well-defined behavior, as described below.

Assume N GPRs are declared per thread, and K clause temporaries are also declared. The GPR base address specified in SRC*_SEL must be in either the interval [0, N-1] (normal clause GPR) or [128-K, 127] (clause temporary), before any relative index is applied. If SRC*_SEL is a GPR address and does not fall into either of these intervals, the resulting behavior is undefined. For example, you cannot write code that generates GPRN[-1] to read from the last GPR in a program.

If a GPR read with base address in [0, N-1] is indexed relatively, and the base plus the index is outside the interval [0, N-1], the read value is always GPR0 (including for texture- and vertex-fetch instructions and imports and exports). If a GPR write with base address in [0, N-1] is indexed relatively, and the base plus the index is outside the interval [0, N-1], the write is inhibited (including for texture- and vertex-fetch instructions), unless the instruction is a memory read. If the instruction is a memory read, the result are written to GPR0. Relative addressing on GPR clause temporaries is illegal. Thus, the behavior is undefined if a GPR with a base address in the [128 - K, 127] range is used with a relative index.

A constant-register base address is always be in-bounds. If a constant-register read is indexed relatively, and the base plus the index is outside the interval [0, 255], the value read is NaN (0x7FFFFFFF).

If a kcache base address refers to a cache line that is not locked, the result is undefined. You cannot refer to kcache constants [0, 15] if the mode (as set by the CF instruction initiating the ALU clause) is KCACHE_NOP, and you cannot refer to kcache constants [16, 31] if the mode is KCACHE_NOP or KCACHE_LOCK_1. If a kcache read is indexed relatively, one cache line is locked with KCACHE_LOCK_1, and the base plus the index is outside the interval [0, 15], the value read is NaN (0x7FFFFFFF). If a kcache read is indexed relatively, two cache lines are locked, and the base plus the index is outside the interval [0, 31], the value read is NaN (0x7FFFFFFF).

GPRs and Constants 4-7

4.6.4 ALU Constants

Each ALU instruction in the X,Y,Z or W slots can reference up to three constants; an instruction in the T slot can reference up to two constants. All ALU constants are 32 bits. There are four types of constants:

- DX9 ALU constants (constant file)
- DX10 ALU constants (constant cache)
- Literal constants
- Inline constants

All kernels operate exclusively in one of two modes: DX9 or DX10.

When in DX9 mode, ALU instructions have access to a constant file of 256 128-bit constants; each instruction group can reference up to four of these. These constants exist only for PS and VS kernels.

In DX10 mode, each kernel can use up to 16 constant buffers. A constant buffer is a collection of constants in memory anywhere from 1 to 4096 128-bit constants. Each ALU clause can use only two windows of 32 constants. The can be windows into the same or different constant buffers.

4.6.4.1 Constant Cache

Each ALU clause can lock up to four sets of constants into the constant cache. Each set (one cache line) is 16 128-bit constants. These are split into two groups. Each group can be from a different constant buffer (out of 16 buffers). Each group of two constants consists of either [Line] and [Line+1], or [line + loop_ctr] and [line + loop_ctr +1].

4.6.4.2 Literal Constants

Literal constants count against the total number of instructions that a clause can have. Up to four DWORD constants can be supplied and swizzled arbitrarily.

4.6.4.3 Inline Constants

Inline constants can be swizzled in to any source position and do not count against the total number of instructions in a clause or the maximum number of ALU constants in use. Literal constants supply common values: 0, 1, -1, 1.0 etc.

4.6.4.4 Statically-Indexed Constant Access

The constant-file entries can be accessed either with absolute addresses, or addresses relative to the current loop index (aL, static indirect access). In both cases, all pixels in the vector pick the same constant to use, and there is no performance penalty. Swizzling is allowed.

4.6.4.5 Dynamically-Indexed Constant Access (AR-relative, Constant Waterfalling)

To support DX9 vertex shaders, we provide dynamic indexing of constant-file constants. This means that a GPR value is used as the index into the constant file. Since the value comes from a GPR, it can be unique for each pixel. In the worst case, it may take 64 times as long to execute this instruction, since up to 64 constant-file reads can be required.

Dynamic indexing requires two instructions:

- MOVA: Move one element of a GPR into the Address Register (AR) to be used as the index value.
- <any ALU instruction>: Use the indices from the MOVA and perform the indirect lookup.

There is a two-instruction delay slot between loading and using the GPR index value. Hardware inserts delays if the kernel does not. The GPR indices loaded by a MOVA instruction only persist for one clause; at the end of the clause they are invalidated.

4.6.4.6 ALU Constant Buffer Sharing

ES, GS, and VS kernels can, on a per-ALU-clause basis, access their own constant buffers or those of the other shader type.

ES/VS can use their own or use GS constant buffers, and GS can use its own or ES/VS ones. This is provided for cases when the GS and VS shaders can be merged into a single hardware shader stage.

This capability is activated by setting the ALT_CONSTS bit in the SQ_CF_ALU_WORD1.

4.7 Scalar Operands

For each instruction, the operands src0, src1, and src2 are specified in the instruction's SRC*_SEL and SRC*_ELEM fields. GPR and constant-register addresses can be relative-addressed, as specified in the SRC*_REL and INDEX_MODE fields. In the OP2 microcode format, src2 is undefined.

4.7.1 Source Addresses

The data source address is specified in the SRC*_SEL field. This can refer to one of the following.

- A GPR address, GPR[0, 127], with values [0, 127].
- A kcache constant in bank 0, kcache0[0, 31], with values [128, 159];
 kcache0[16, 31] are accessible only if two cache lines have been locked.
- A kcache constant in bank 1, kcache1[0, 31], with values [160, 191]; kcache1[16, 31] are accessible only if two cache lines are locked.
- A constant-register address, c[0, 255], with values [256, 511].

Scalar Operands 4-9

- The previous vector (PV) or scalar (PS) result.
- A literal constant (two constants are present if any operand uses a Z or W constant).
- A floating-point inline constant (0.0, 0.5, 1.0).
- An integer inline constant (-1, 0, 1).

If the SRC*_SEL field specifies a GPR or constant-register address, then the relative index specified by the INDEX_MODE field is added to the address if the SRC*_REL bit is set.

The definitions of the selects for PV, PS, literal constant, and the special inline constant values are given in the microcode specification. Also, the following constant values are defined to assist in encoding and decoding the SRC*_SEL field:

- ALU_SRC_GPR_BASE = 0 Base value for GPR selects.
- ALU_SRC_KCACHEO_BASE = 128 Base value for kcache bank 0 selects.
- ALU_SRC_KCACHE1_BASE = 144 Base value for kcache bank 1 selects.
- ALU_SRC_CFILE_BASE = 256 Base value for constant-register address selects.

The SRC*_ELEM field specifies from which vector element of the source address to read. It is ignored when PS is specified. If a literal constant is selected, and SRC*_ELEM specifies the Z or W element; then, both slots of the literal constant must be specified at the end of the instruction group.

4.7.2 Input Modifiers

Each input operand can be modified. The modifiers available are negate, absolute value, and absolute-then-negate; they are specified using the SRC*_NEG and SRC*_ABS fields. The modifiers are meaningful only for floating-point inputs. Integer inputs must leave these fields cleared (zero), which is the pass-through value. If the SRC*_NEG and SRC*_ABS bits are set, the absolute value is performed first. Instructions with three source operands have only the negation modifier, SRC*_NEG; absolute value, if desired, must be performed by a separate instruction with two source operands.

4.7.3 Data Flow

A simplified data flow for the ALU operands is given in Figure 4.3. The data flow is discussed in more detail in the following sections.




Figure 4.3 ALU Data Flow

4.7.4 GPR Read Port Restrictions

In hardware, the X, Y, Z, and W elements are stored in separate memories. Each element memory has three read ports per instruction. As a result, an instruction can refer to at most three distinct GPR addresses (after relative addressing is applied) per element. The processor automatically shares a read port for multiple operands that use the same GPR address or element. For example, all scalar src0 operands can refer to GPR2.X with only one read port. Thus, there are only 12 GPR source elements available per instruction (three for each element). Additional GPR read restrictions are imposed for both ALU.[X,Y,Z,W] and ALU.Trans, as described below.

4.7.5 Constant Register Read Port Restrictions

Software can read any four distinct elements from the constant registers in one instruction group, after relative addressing is applied. The four constants must be two pairs of constants from any address: either Cn.x,Cn.y or Cn.z,Cn.w. No more than four distinct elements can be read from the constant file in one instruction group.

Scalar Operands 4-11

Each ALU.Trans operation can reference at most two constants of any type. For example, all of the following are legal, and the four slots shown can occur as a single instruction group:

```
\label{eq:GPR0.X} $$\operatorname{GPR0.X} <= C0.X + \operatorname{GPR0.X}$$ $\operatorname{GPR0.Y} <= 1.0 + C1.Y // \operatorname{Can mix cfile and non-cfile in one instruction group. $$\operatorname{GPR0.Z} <= C2.X + \operatorname{GPR0.Z} // \operatorname{Multiple reads from cfile X bank are OK. $$\operatorname{GPR0.W} <= C3.Z + C0.X // \operatorname{Reads from four distinct cfile addresses are OK. $$
```

4.7.6 Literal Constant Restrictions

A literal constant is fetched if any source operand refers to the literal constant, regardless of whether the operand is used by the instruction group; so, be sure to clear unused operands in instruction fields. If all operands referencing the literal refer only to the X and Y vector elements, a two-element literal (one slot) is fetched. If any operand referencing the literal refers to the Z or W vector elements, a four-element literal (two slots) is fetched. An ALU.Trans operation can reference at most two constants of any type.

4.7.7 Cycle Restrictions for ALU.[X,Y,Z,W] Units

For ALU.[X,Y,Z,W] operations, source operands src0, src1, and src2 are loaded during three cycles. At most one GPR.X, one GPR.Y, one GPR.Z and one GPR.W can be read per cycle. The GPR values requested on cycle *N* are assembled into a four-element vector, CYCLEN_GPR. In addition, four constant elements are sent to the pipeline from a combination of sources: the constant-register constant, a literal constant, and the special inline constants. The constant elements sent on cycle *N* are assembled into a four-element vector, CYCLEN_K. Collectively, these two vectors are referred to as CYCLEN_DATA.

The values in CYCLEN_DATA populate the logical operands src[0, 2]. The mapping of CYCLE[0, 2]_DATA to src[0, 2] must be specified in the microcode, using the BANK_SWIZZLE field. Read port restrictions must be respected across the instructions in an instruction group, described below. Each slot has its own BANK_SWIZZLE field, and these fields can be coordinated to avoid the read port restrictions.

For ALU.[X,Y,Z,W] operations, BANK_SWIZZLE specifies from which cycle each operand data comes from, if the operand's source is GPR data. Constant data for srcN is always from CYCLEN_K. The setting, ALU_VEC_012, is the identity setting that loads operand N using data in CYCLEN_GPR.

BANK_SWIZZLE	VIZZLE src0 src1		src2
ALU_VEC_012	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
ALU_VEC_021	CYCLE0_GPR	CYCLE2_GPR	CYCLE1_GPR
ALU_VEC_120	CYCLE1_GPR	CYCLE2_GPR	CYCLE0_GPR

BANK_SWIZZLE	src0	src1	src2
ALU_VEC_102	CYCLE1_GPR	CYCLEO_GPR	CYCLE2_GPR
ALU_VEC_201	CYCLE2_GPR	CYCLEO_GPR	CYCLE1_GPR
ALU_VEC_210	CYCLE2_GPR	CYCLE1_GPR	CYCLE0_GPR

In this configuration, if an operand is referenced more than once in a scalar operation, it must be loaded in two different cycles, sacrificing two read ports. For example:

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR2.X + GPR1.X	ALU_VEC_012	GPR1.X	GPR2.X	GPR1.X
GPRO.Y <= GPR1.Y * GPR2.Y + GPR1.Y	ALU_VEC_012	GPR1.Y	GPR2.Y	GPR1.Y

However, as a special case, if src0 and src1 in an instruction refer to the same GPR element, only one read port is used, on the cycle corresponding to src0 in the bank swizzle. This optimization exists to facilitate squaring operations (MUL* x, x, and DOT* v, v). The following example illustrates the use of this optimization to perform square operations that do not consume more than one read port per GPR element.

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR1.X	ALU_VEC_012	GPR1.X	1	_
GPR0.Y <= GPR1.Y * GPR1.Y	ALU_VEC_120	1	GPR1.Y	_

src1 is shared and fetches its data on the same cycle that src0 fetches. No actual read port is used in the marked cycles.

In the above example, the swizzle selects for src0 determine on which cycle to load the shared operand. The swizzle selects for src1 are ignored. The following programming is legal, even though at first glance the bank swizzles might suggest it is not.

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR1.X	ALU_VEC_012	GPR1.X	1	_
GPR0.Y <= GPR1.Y * GPR1.Y	ALU_VEC_102	_1	GPR1.Y	_
GPR0.Z <= GPR2.Y * GPR2.X	ALU_VEC_012	GPR2.Y	GPR2.X	_

^{1.} src1 is shared and fetches its data on the same cycle that src0 fetches. No actual read port is used up in the marked cycles.

This optimization only applies when src0 and src1 share the same GPR element in an instruction. It does not apply when src0 and src2, nor when src1 and src2, share a GPR element.

Software cannot read two or more values from the same GPR vector element on a single cycle. For example, software cannot read GPR1.X and GPR2.X on cycle 0. This restriction does not apply to constant registers or literal constants. For example, the following programming is illegal.

Scalar Operands 4-13

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR2.X	ALU_VEC_012	invalid	GPR2.X	
GPR0.Y <= GPR3.X * GPR1.Y	ALU_VEC_012	invalid	GPR1.Y	_
GPR0.Z <= GPR2.X * GPR1.Y	ALU_VEC_012	invalid	GPR1.Y**	_

Software can use BANK_SWIZZLE to work around this limitation, as shown below.

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR2.X	ALU_VEC_012	GPR1.X	GPR2.X	_
GPR0.Y <= GPR3.X * GPR1.Y	ALU_VEC_201	GPR1.Y	_	GPR3.X
GPR0.Z <= GPR2.X * GPR1.Y	ALU_VEC_102	GPR1.Y ¹	GPR2.X**	_

The above examples illustrate that once a value is read into CYCLEN_DATA, multiple instructions can reference that value.

The temporary registers PV and PS have no cycle restrictions. Any element in these registers can be accessed on any cycle. Constant operands can be accessed on any cycle.

4.7.8 Cycle Restrictions for ALU.Trans

The ALU.Trans unit is not subject to the close tie between srcN and cycle N that the ALU.[X,Y,Z,W] units have. It can opportunistically load GPR-based operands on any cycle. However, the ALU.Trans unit must share the GPR read ports used by the ALU.[X,Y,Z,W] units. If one of the ALU.[X,Y,Z,W] units loads an operand that an ALU.Trans operand needs, it is possible to load the ALU.Trans operand on the same cycle. If not, the ALU.Trans hardware must find a cycle with an unused read port to load its operand.

The ALU.Trans slot also has a BANK_SWIZZLE field, but it interprets the field differently from ALU.[X,Y,Z,W]. The BANK_SWIZZLE field is used to determine from which of CYCLE[0, 2]_GPR each src[0, 2] operand gets its data. It can have one of the following values:

BANK_SWIZZLE	src0	src1	src2
ALU_SCL_210	CYCLEO_DATA	CYCLE1_DATA	CYCLE2_DATA
ALU_SCL_122	CYCLE1_DATA	CYCLE2_DATA	CYCLE2_DATA
ALU_SCL_212	CYCLE2_DATA	CYCLE1_DATA	CYCLE2_DATA
ALU_SCL_221	CYCLE2_DATA	CYCLE2_DATA	CYCLE1_DATA

Multiple operands in ALU.Trans can read from the same cycle (this differs from the ALU.[X,Y,Z,W] case). Not all possible permutations are available. If needed, the unspecified permutations can be obtained by applying an appropriate inverse mapping on the ALU.[X,Y,Z,W] slots.

Here is an example illustrating how ALU. Trans operations can use free read ports from GPR instructions (in all of the following examples, the last instruction in an instruction group is always an ALU. Trans operation):

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR2.X	ALU_VEC_012	GPR1.X	GPR2.X	_
GPR0.Y <= GPR3.X * GPR1.Y	ALU_VEC_210	_	GPR1.Y	GPR3.X
GPR1.X <= GPR3.Z * GPR3.W	ALU_SCL_221	_	_	GPR3.[ZW]

When an operand is used by one of the ALU.[X,Y,Z,W] units, it also can be used to load an operand into the ALU.Trans unit:

Instruction	BANK_SWIZZLE	CYCLE0_GPR	CYCLE1_GPR	CYCLE2_GPR
GPR0.X <= GPR1.X * GPR2.X	ALU_VEC_210	_	GPR2.X	GPR1.X
GPRO.Y <= GPR3.X * GPR1.Y	ALU_VEC_012	GPR3.X	GPR1.Y	_
GPR1.X <= GPR1.X * GPR1.Y	ALU_SCL_210	_	GPR1.Y	GPR1.X

Any element in PV or PS registers can be accessed by ALU.Trans; generally, it is loaded as soon as possible. PV or PS register values can be loaded on any cycle, but when constant operands are present, the available bank swizzles can be constrained (see Section 4.7.8.1, "Bank Swizzle with Constant Operands").

4.7.8.1 Bank Swizzle with Constant Operands

If the transcendental operation uses a single constant operand (any type of constant), the remaining GPR operands must not be loaded on cycle 0. The instruction group:

can use any of the following bank swizzles.

- ALU_SCL_210 no operand loaded on cycle 0
- ALU_SCL_122
- ALU_SCL_212 synonymous with 210 swizzle in this case
- ALU_SCL_221

However, the instruction group

can use only the following swizzles.

- ALU_SCL_122
- ALU_SCL_212
- ALU_SCL_221

Similarly, when a single constant operand is used, no PV or PS operand can be loaded on cycle 0. The instruction group

can use only one of the following swizzles.

Scalar Operands 4-15

- ALU_SCL_122
- ALU SCL 212
- ALU_SCL_221

If the transcendental operation uses *two* constant operands (any types of constants), then the remaining GPR operand must be loaded on cycle 2. The instruction group

```
GPRO.X <= CFILEO.X * CFILEO.Y + GPR1.Z
```

can use only one of the following bank swizzles.

- ALU_SCL_122
- ALU_SCL_212 synonymous with 122 swizzle in this case

Similarly, when two constant operands are used, any PV or PS operand must be loaded on cycle 2. The instruction group

```
GPR0.X <= CFILE0.X * CFILE0.Y + PV.Z
```

can use only one of the following bank swizzles:

- ALU SCL 122
- ALU_SCL_212 synonymous with 122 swizzle in this case

The transcendental operation cannot reference constants in all three of its operands.

4.7.9 Read-Port Mapping Algorithm

This section describes the algorithm that determines what combinations of source operands are permitted in a single instruction. For this algorithm, let

- HW_GPR[0,1,2]_[X,Y,Z,W] store addresses for the [0, 2] GPR read port reservations
- HW_CFILE[0,1,2,3]_ADDR represent a constant-register address, and
- HW_CFILE[0,1,2,3]_ELEM represent an element (X, Y, Z, W) for the [0, 3] constant-register read port reservation.

For simplicity, this algorithm ignores relative addressing; if relative addressing is used, address references below are *after* the relative index is applied.

The function, cycle_for_bank_swizzle(\$swiz\$, \$se1), returns the cycle number that the operand \$se1 must be loaded on, according to the bank swizzle \$swiz. The return value is shown in Table 4.3.

Table 4.3 Example Function's Loading Cycle

\$swiz	\$se! == 0	\$seI == 1	\$sel == 2
ALU_VEC_012	0	1	2
ALU_VEC_021	0	2	1
ALU_VEC_120	1	2	0
ALU_VEC_102	1	0	2
ALU_VEC_201	2	0	1
ALU_VEC_210	2	1	0
ALU_SCL_210	2	1	0
ALU_SCL_122	1	2	2
ALU_SCL_212	2	1	2
ALU_SCL_221	2	2	1

4.7.9.1 Initialization Execution

The following procedure is executed on initialization.

```
procedure initialize
begin
   HW_GPR[0,1,2]_[X,Y,Z,W] := undef;
   HW_CFILE[0,1,2,3]_ADDR := undef;
   HW_CFILE[0,1,2,3]_ELEM := undef;
end
```

4.7.9.2 Reserving GPR Read

The following procedure reserves the GPR read for address \$sel\$ and vector element \$elem\$ on cycle number \$cycle\$.

4.7.9.3 Reserving Constant File Read

The following procedure reserves the constant file read for address \$se1 and vector element \$e1em.

Scalar Operands 4-17

```
begin
    $resmatch := undef;
    $resempty := undef;
for $res in {1, 0}
    if !defined(HW_CONST$res_ADDR)
        $resempty := $res;
    elsif HW_CONST$res_ADDR == $sel and HW_CONST$res_CHAN == int($chan/2)
        $resmatch := $res;
    if defined($resmatch)
        // Read for this scalar component already reserved, nothing to do here.
    elsif defined($resempty)
        HW_CONST$resempty_ADDR := $sel;
        HW_CONST$resempty_CHAN := int($chan/2);
    else
        assert "All CONST read ports are used, cannot reference C$sel, channel pair ($chan/2).";
end
```

4.7.9.4 Execution for Each ALU.[X,Y,Z,W] Operation

The following procedure is executed for each ALU.[X,Y,Z,W] operation specified in the instruction group.

```
procedure check_vector
begin
   for $src in {0, ..., number_of_operands(ALU_INST)}
       $sel := SRC$src_SEL;
       $elem := SRC$src ELEM;
       if isqpr($sel)
          $cycle := cycle_for_bank_swizzle(BANK_SWIZZLE, $src);
          if $src == 1 and $sel == SRCO_SEL and $elem == SRCO_ELEM
              // Nothing to do; special-case optimization,
                 second source uses first source's reservation
          else
             reserve_gpr($sel, $elem, $cycle);
       elsif isconst($sel)
          // Any constant, including literal and inline constants
          if iscfile($sel)
             reserve_cfile($sel, $elem);
       else
          // No restrictions on PV, PS
end
```

4.7.9.5 Execution of ALU.Trans Operation

The following procedure is executed for an ALU.Trans operation, if it is specified in the instruction group. The ALU.Trans unit tries to reuse an existing reservation whenever possible. The constant unit cannot use cycle 0 for GPR loads if one constant operand is specified; it must use cycle 2 for GPR load if two constant operands are specified.

```
procedure check_scalar
begin
  $const_count := 0;
  for $src in {0, ..., number_of_operands(ALU_INST)}
   $sel := SRC$src_SEL;
   $elem := SRC$src_ELEM;
   if isconst($sel)
```

```
// Any constant, including literal and inline constants
          if $const_count >= 2
             assert "More than two references to a constant in
transcendental operation.";
          $const_count++;
          if iscfile($sel)
             reserve_cfile($sel, $elem);
   for $src in {0, ..., number_of_operands(ALU_INST)}
      $sel := SRC$src_SEL;
      $elem := SRC$src_ELEM;
      if isgpr($sel)
          $cycle := cycle_for_bank_swizzle(BANK_SWIZZLE, $src);
          if $cycle < $const_count</pre>
             assert "Cycle $cycle for GPR load conflicts with
constant
                 load in transcendental operation.";
          reserve_gpr($sel, $elem, $cycle);
      elsif isconst($sel)
          // Constants already processed
      else
          // No restrictions on PV, PS
end
```

4.8 ALU Instructions

This section gives a brief summary of ALU instructions. See Section 9.2, "ALU Instructions," page 9-42, for details about the instructions.

4.8.1 Instructions for All ALU Units

The instructions shown in Table 4.4 are valid for all ALU units: ALU.[X,Y,Z,W] units and ALU.Trans units. All of the instruction mnemonics in this table have an OP2_INST_ or OP3_INST_ prefix that is not shown here.

Table 4.4 ALU Instructions (ALU.[X,Y,Z,W] and ALU.Trans Units)

Mnemonic	Description				
Integer Operations					
AND_INT	Logical bit-wise AND.				
ASHR_INT	Scalar arithmetic shift right. The sign bit is shifted into the vacated locations. src1 is interpreted as an unsigned integer. The component-wise shift right of each 32-bit value in src0 by an unsigned integer bit count is provided by the LSB 5 bits (0-31 range) in src1.selected_component, inserting 0.				
CNDE_INT	Integer conditional move equal based on integer (either signed or unsigned).				
CNDE	Conditional move equal based on floating point compare of first argument being equal to 0.0.				
CNDGE_INT	Integer conditional move greater than or equal based on signed integer values.				
CNDGE	Conditional move equal based on floating point compare of first argument being greater than, or equal to, 0.0.				
CNDGT_INT	Integer conditional move greater than based on signed integer values.				

ALU Instructions 4-19

Table 4.4 ALU Instructions (ALU.[X,Y,Z,W] and ALU.Trans Units) (Cont.)

Mnemonic	Description
CNDGT	Conditional move equal based on floating point compare of first argument being greater than 0.0.
KILLE_INT	Integer pixel kill equal. Set kill bit.
KILLGE_INT	Integer pixel kill greater or equal. Set kill bit.
KILLGE_UINT	Unsigned integer pixel kill greater or equal. Set kill bit.
KILLGT_INT	Integer pixel kill greater than. Set kill bit.
KILLGT_UINT	Unsigned integer pixel kill greater than. Set kill bit.
KILLNE_INT	Integer pixel kill not equal. Set kill bit.
LSHL_INT	Scalar logical shift left. Zero is shifted into the vacated locations. src1 is interpreted as an unsigned integer. If src1 is > 31, the result is 0x0.
LSHR_INT	Scalar logical shift right. Zero is shifted into the vacated locations. src1 is interpreted as an unsigned integer. If src1 is > 31, the result is 0x0.
MAX_INT	Integer maximum based on signed integer elements.
MAX_UINT	Integer maximum based on unsigned integer elements.
MIN_INT	Integer minimum based on signed integer elements.
MIN_UINT	Integer minimum based on signed unsigned integer elements.
MOV	Single-operand move.
NOP	No operation.
NOT_INT	Logical bit-wise NOT.
OR_INT	Logical bit-wise OR.
PRED_SETE_INT	Integer predicate set equal. Update predicate register.
PRED_SETE_PUSH_INT	Integer predicate counter increment equal. Update predicate register.
PRED_SETGE_INT	Integer predicate set greater than or equal. Update predicate register.
PRED_SETGE_PUSH_INT	Integer predicate counter increment greater than or equal. Update predicate register.
PRED_SETGE_UINT	Unsigned integer predicate set greater than or equal. Update predicate register.
PRED_SETGT_INT	Integer predicate set greater than. Updates predicate register.
PRED_SETGT_PUSH_INT	Integer predicate counter increment greater than. Update predicate register.
PRED_SETGT_UINT	Unsigned integer predicate set greater than. Updates predicate register.
PRED_SETLE_INT	Integer predicate set if less than or equal. Updates predicate register.
PRED_SETLE_PUSH_INT	Predicate counter increment less than or equal. Update predicate register.
PRED_SETLT_INT	Integer predicate set if less than. Updates predicate register.
PRED_SETLT_PUSH_INT	Predicate counter increment less than. Update predicate register.
PRED_SETNE_INT	Scalar predicate set not equal. Update predicate register.
PRED_SETNE_PUSH_INT	Predicate counter increment not equal. Update predicate register.
SETE_INT	Integer set equal based on signed or unsigned integers.
SETGE_INT	Integer set greater than or equal based on signed integers.
SETGE_UINT	Integer set greater than or equal based on unsigned integers.
SETGT_INT	Integer set greater than based on signed integers.
SETGT_UINT	Integer set greater than based on unsigned integers.
SETNE_INT	Integer set not equal based on signed or unsigned integers.

Table 4.4 ALU Instructions (ALU.[X,Y,Z,W] and ALU.Trans Units) (Cont.)

Mnemonic	Description
SUB_INT	Integer subtract based on signed or unsigned integer elements.
XOR_INT	Logical bit-wise XOR.
Floating-Point Operation	S
ADD	Floating-point add.
ADD_64	Floating-point 64-bit add.
CEIL	Floating-point ceiling function.
CMOVE	Floating-point conditional move equal.
CMOVGE	Floating-point conditional move greater than equal.
CMOVGT	Floating-point conditional move greater than.
FLOOR	Floating-point floor function.
FRACT	Floating-point fractional part of src1.
KILLE	Floating-point kill equal. Set kill bit.
KILLGE	Floating-point pixel kill greater than equal. Set kill bit.
KILLGT	Floating-point pixel kill greater than. Set kill bit.
KILLNE	Floating-point pixel kill not equal. Set kill bit.
MAX	Floating-point maximum.
MAX_DX10	Floating-point maximum. DX10 implies slightly different handling of NaNs.
MIN	Floating-point minimum.
MIN_DX10	Floating-point minimum. DX10 implies slightly different handling of NaNs.
MUL	Floating-point multiply. 0*anything = 0.
MUL_IEEE	IEEE Floating-point multiply. Uses IEEE rules for 0*anything.
MULADD	Floating-point multiply-add (MAD).
MULADD_D2	Floating-point multiply-add (MAD), followed by divide by 2.
MULADD_M2	Floating-point multiply-add (MAD), followed by multiply by 2.
MULADD_M4	Floating-point multiply-add (MAD), followed by multiply by 4.
MULADD_IEEE	Floating-point multiply-add (MAD). Uses IEEE rules for 0*anything.
MULADD_IEEE_D2	IEEE Floating-point multiply-add (MAD), followed by divide by 2. Uses IEEE rules for 0*anything.
MULADD_IEEE_M2	IEEE Floating-point multiply-add (MAD), followed by multiply by 2. Uses IEEE rules for 0*anything.
MULADD_IEEE_M4	IEEE Floating-point multiply-add (MAD), followed by multiply by 4. Uses IEEE rules for 0*anything.
PRED_SET_CLR	Predicate counter clear. Update predicate register.
PRED_SET_INV	Predicate counter invert. Update predicate register.
PRED_SET_POP	Predicate counter pop. Updates predicate register.
PRED_SET_RESTORE	Predicate counter restore. Update predicate register.
PRED_SETE	Floating-point predicate set equal. Update predicate register.
PRED_SETE_PUSH	Predicate counter increment equal. Update predicate register.
PRED_SETGE	Floating-point predicate set greater than equal. Update predicate register.
PRED_SETGE_PUSH	Predicate counter increment greater than equal. Update predicate register.
PRED_SETGT	Floating-point predicate set greater than. Update predicate register.

ALU Instructions 4-21

Table 4.4 ALU Instructions (ALU.[X,Y,Z,W] and ALU.Trans Units) (Cont.)

Mnemonic	Description
PRED_SETGT_PUSH	Predicate counter increment greater than. Update predicate register.
PRED_SETNE	Floating-point predicate set not equal. Update predicate register.
PRED_SETNE_PUSH	Predicate counter increment not equal. Update predicate register.
RNDNE	Floating-point Round-to-Nearest-Even Integer.
SETE	Floating-point set equal.
SETE_DX10	Floating-point equal based on floating-point arguments. The result, however, is integer.
SETGE	Floating-point set greater than equal.
SETGE_DX10	Floating-point greater than or equal based on floating-point arguments. The result, however, is integer.
SETGT	Floating-point set greater than.
SETGT_DX10	Floating-point greater than based on floating-point arguments. The result, however, is integer.
SETNE	Floating-point set not equal.
SETNE_DX10	Floating-point not equal based on floating-point arguments. The result, however, is integer.
TRUNC	Floating-point integer part of src0.

4.8.1.1 KILL and PRED_SET* Instruction Restrictions

Only a pixel shader (PS) program can execute a pixel kill (KILL) instruction. This instruction is illegal in other program types. A KILL instruction is the last instruction in an ALU clause, because the remaining instructions executed in the clause do not reflect the updated valid state after the kill operation. Two KILL instructions cannot be co-issued.

The term PRED_SET* is any instruction that computes a new predicate value that can update the local predicate or active mask. Two PRED_SET* instructions cannot be co-issued. Also, PRED_SET* and KILL instructions cannot be co-issued. Behavior is undefined if any of these co-issue restrictions are violated.

4.8.2 Instructions for ALU.[X,Y,Z,W] Units Only

The instructions shown in Table 4.5 can be used only in a slot in the instruction group that is destined for one of the ALU.[X,Y,Z,W] units. None of these instructions are legal in an ALU.Trans unit. All of the instruction names in Table 4.5 are preceded by <code>OP2_INST_</code>.

Table 4.5 ALU Instructions (ALU.[X,Y,Z,W] Units Only)

Mnemonic	Description
Reduction Operations	
ADD_INT	Integer add based on signed or unsigned integer elements.
CUBE	Cubemap instruction. It takes two source operands (SrcA = Rn.zzxy, SrcB = Rn.yxzz). All four vector elements must share this instruction. Output clamp and modifier do not affect FaceID in the resulting W vector element.
DOT4	Four-element dot product. The result is replicated in all four vector elements. All four vector elements must share this instruction. Only the PV.X register element holds the result; the processor is responsible for selecting this swizzle code in the bypass operation.
DOT4_IEEE	Four-element dot product. The result is replicated in all four vector elements. Uses IEEE rules for 0*anything. All four ALU.[X,Y,Z,W] instructions must share this instruction. Only the PV.X register element holds the result; the processor is responsible for selecting this swizzle code in the bypass operation.
FLT32_TO_FLT64	Floating-point 32-bit convert to 64-bit floating-point.
FLT64_TO_FLT32	Floating-point 64-bit convert to 32-bit floating-point.
FRACT_64	Positive fractional part of a 64-bit floating-point value.
FREXP_64	Split double-precision floating-point into fraction and exponent.
LDEXP_64	Combine separate fraction and exponent into double-precision.
MAX4	Four-element maximum. The result is replicated in all four vector elements. All four vector elements must share this instruction. Only the PV.X register element holds the result, and the processor is responsible for selecting this swizzle code in the bypass operation.
MUL_64	Floating-point multiply, 64-bit.
MULADD_64	Floating-point multiply-add, 64-bit.
PRED_SETE_64	Floating-point predicate set if equal, 64-bit.
PRED_SETGE_64	Floating-point predicate set if greater than or equal, 64-bit.
PRED_SETGT_64	Floating-point predicate set, if greater than, 64-bit.
Non-Reduction Operation	tions
MOVA	Round floating-point to the nearest integer in the range [-256, +255], and copy to address register (AR) and to a GPR.
MOVA_FLOOR	Truncate floating-point to the nearest integer in the range [-256, +255], and copy to address register (AR) and to a GPR.
MOVA_INT	Clamp signed integer to the range [-256, +255], and copy to address register (AR) and to a GPR.

4.8.2.1 Reduction Instruction Restrictions

When any of the reduction instructions (DOT4, DOT4_IEEE, CUBE, and MAX4) is used, it must be executed on all four elements of a single vector. Reduction operations compute only one output; so, ensure that the values in the OMOD and CLAMP fields are the same for all four instructions.

4.8.2.2 MOVA* Restrictions

All MOVA* instructions shown in Table 4.5 write vector elements of the address register (AR). They do not need to execute on all of the ALU.[X,Y,Z,W] operands

ALU Instructions 4-23

at the same time. One ALU.[X,Y,Z,W] unit can execute a MOVA* operation while other ALU.[X,Y,Z,W] units execute other operations. Software can issue up to four MOVA instructions in a single instruction group to change all four elements of the AR register. A MOVA* instruction issued in ALU.X writes AR.X, regardless of any GPR write mask used.

Predication is allowed on any MOVA* instruction.

MOVA* instructions must not be used in an instruction group that uses AR indexing in any slot (even slots that are not executing MOVA*, and even for an index not being changed by MOVA*). To perform this operation, split it into two separate instruction groups: the first performing a MOV with GPR-indexed source into a temporary GPR, and the second performing the MOVA* on the temporary GPR.

MOVA* instructions produce undefined output values. To inhibit the GPR destination write, clear the WRITE_MASK field for any MOVA* instruction. Do not use the corresponding PV vector element(s) in the following ALU instruction group.

4.8.3 Instructions for ALU.Trans Units Only

The instructions in Table 4.6 are legal only in an instruction-group slot destined for the ALU.Trans unit. If any of these instructions is executed, the instruction-group slot is allocated to the ALU.Trans unit immediately. An ALU.Trans operation must be specified as the last instruction slot in an instruction group; so, using one of these instructions effectively marks the end of the instruction group.

Table 4.6 ALU Instructions (ALU.Trans Units Only)

Mnemonic	Description
Integer Operations	
FLT_TO_INT	Floating-point input is converted to a signed integer value using truncation. If the value does fit in 32 bits, the low-order bits are used.
FLT_TO_UINT	Convert floating point to integer.
INT_TO_FLT	The input is interpreted as a signed integer value and converted to a floating-point value.
MULHI_INT	Scalar multiplication. The arguments are interpreted as signed integers. The result represents the high-order 32 bits of the multiply result.
MULHI_UINT	Scalar multiplication. The arguments are interpreted as unsigned integers. The result represents the high-order 32 bits of the multiply result.
MULLO_INT	Scalar multiplication. The arguments are interpreted as signed integers. The result represents the low-order 32 bits of the multiply result.
MULLO_UINT	Scalar multiplication. The arguments are interpreted as unsigned integers. The result represents the low-order 32 bits of the multiply result.
RECIP_INT	Scalar integer reciprocal. The argument is interpreted as a signed integer. The result is interpreted as a fractional signed integer. The result for 0x0 is undefined.
RECIP_UINT	Scalar unsigned integer reciprocal. The argument is interpreted as an unsigned integer. The result is interpreted as a fractional unsigned integer. The result for 0x0 is undefined.
UINT_TO_FLT	The input is interpreted as an unsigned integer value and converted to a float.

Table 4.6 ALU Instructions (ALU.Trans Units Only) (Cont.)

Mnemonic	Description
Floating-Point Operation	ons
COS	Scalar cosine function. Valid input domain [-PI, +PI].
EXP_IEEE	Scalar Base2 exponent function.
LOG_CLAMPED	Scalar Base2 log function.
LOG_IEEE	Scalar Base2 log function.
MUL_LIT	Scalar multiply. The result is replicated in all four vector elements. It is used primarily when emulating a LIT operation (Blinn's lighting equation). Zero times anything is zero. Instruction takes three inputs.
MUL_LIT_D2	MUL_LIT operation, followed by divide by 2.
MUL_LIT_M2	MUL_LIT operation, followed by multiply by 2.
MUL_LIT_M4	MUL_LIT operation, followed by multiply by 4.
RECIP_CLAMPED	Scalar reciprocal.
RECIP_FF	Scalar reciprocal.
RECIP_IEEE	Scalar reciprocal.
RECIPSQRT_CLAMPED	Scalar reciprocal square root.
RECIPSQRT_FF	Scalar reciprocal square root.
RECIPSQRT_IEEE	Scalar reciprocal square root.
SIN	Scalar sin function. Valid input domain [-PI, +PI].
SQRT_IEEE	Scalar square root. Useful for normal compression.

4.8.3.1 ALU.Trans Instruction Restrictions

At most one of the transcendental and integer instructions shown in Table 4.6 can be specified in a given instruction group, and it must be specified in the last instruction slot.

4.9 ALU Outputs

The following subsections describe the output modifiers, destination registers, predicate output, NOP instruction, and MOVA instructions.

4.9.1 Output Modifiers

Each ALU output passes through an output modifier before being written to the PV and PS registers and the destination GPRs. This output modifier works for floating-point outputs only.

The first part of the output modifier is to scale the result by a factor of 2.0 (either multiply or divide) or 4.0 (multiply only). For instructions with two source operands, this output modifier is specified in the instruction's OMOD field. For instructions with three source operands, the modifier is specified as part of the opcode. As a result, it is available only for certain instructions. The modifier works with floating-point values only; it is not valid for integer operations. For non-reduction operations, each instruction can specify a different value for OMOD.

ALU Outputs 4-25

Reduction operations compute only one output. Each instruction for a reduction operation must use the same OMOD value (for instructions with two source operands).

The second part of the output modification is to clamp the result to [0.0, 1.0]. This is controlled by the instruction's CLAMP field. The clamp modifier works only with floating-point values; it is not valid, and should be disabled, for integer operations. For non-reduction operations, each instruction can specify a different value for CLAMP. Reduction operations only compute one output. Each instruction for a reduction operation must use the same CLAMP value.

4.9.2 Destination Registers

The results are written to PV or PS registers and to the destination GPR specified in the DST_GPR field of the instruction. The destination GPR can be relative to an index. To enable this, set the DST_REL bit, and specify an appropriate INDEX_MODE. The INDEX_MODE parameter is shared with the input operands for the instruction. If the resulting GPR address is not in $[0, GPR_COUNT - 1]$, which are the declared GPRs for this thread, and are not in [127 - N + 1, 127], which are the N temporary GPRs, then no GPR write is performed; only PV and PS registers are updated.

Instructions with two source operands have a write mask, WRITE_MASK, that determines if the result is written to a GPR. The PV or PS registers result is updated even if WRITE_MASK is 0. Instructions with three source operands have no write mask; however, you can specify an out-of-bounds GPR destination to inhibit their write. For example, if the thread is using four clause temporaries and less than 124 GPRs, it is safe to use DST_GPR = 123 to ignore the result. Otherwise, you must sacrifice one of the temporary GPRs for instructions with three source operands. The PV or PS registers result is updated for instructions with three source operands even if the destination GPR address is invalid.

Two instructions running on the ALU.[X,Y,Z,W] units cannot write to the same GPR element. However, it is possible for ALU.Trans to write to the same GPR element as one of the operations running in ALU.[X,Y,Z,W]. This can be done either explicitly, as in:

```
GPR0.X <= GPR1.X
...
GPR0.X <= GPR2.X</pre>
```

or implicitly via relative addressing. If the ALU.Trans unit and one of the ALU.[X,Y,Z,W] units try to write to the same GPR element, the transcendental operation dominates, and the ALU.Trans result is written to the GPR element. This affects the GPR write only; the PV register reflects only the vector result.

4.9.3 Predicate Output

Instructions with two source operands that affect the internal predicate have two additional bits: <code>UPDATE_PRED</code> and <code>UPDATE_EXECUTE_MASK</code>. The <code>UPDATE_PRED</code> bit determines whether to write the updated predicate results internally (only valid

until the end of the clause). If <code>UPDATE_PRED</code> is set, the new predicate takes effect on the next ALU instruction group. The <code>UPDATE_EXECUTE_MASK</code> bit determines whether to send the new predicate result back to the CF program. The active mask persists across clauses and is used by the CF program, but does not take affect until the end of the current ALU clause. <code>UPDATE_PRED</code> and <code>UPDATE_EXECUTE_MASK</code> must be cleared for instructions that do not compute a new predicate result.

4.9.4 NOP Instruction

 ${\tt NOP}$ instructions perform no writes to GPRs, and they invalidate PV and PS registers.

4.9.5 MOVA Instructions

MOVA* instructions update the constant register and AR. They are not designed to write values into the GPR registers. Writing to PV and PS registers and any write to a GPR has undefined results. It is strongly recommended that software clear the WRITE_MASK bit for any MOVA* instruction, and does not attempt to use the corresponding PV or PS register value in the following instruction. At most one MOVA instruction can be present in an instruction group.

4.10 Predication and Branch Counters

The processor maintains one predicate bit per pixel within an ALU clause. This predicate initially reflects the active Mask from the processor. The predicate can be updated during the ALU clause using various PRED_SET* and stack operations. The predicate bit does not persist past the end of an ALU clause. To carry a predicate across clauses, an ALU instruction group can update the active Mask that is used for subsequent clauses, as described in Section 4.9.3.

Each instruction can be conditioned on the predicate, using the instruction's PRED_SEL field. Different instructions in the same instruction group can be predicated differently. The predicate condition can be one of three values:

- PRED SEL OFF Always execute the instruction.
- PRED_SEL_ZERO Execute the instruction if the pixel's predicate bit is currently zero.
- PRED_ZEL_ONE Execute the instruction if the pixel's predicate bit is currently one.

If an instruction is disabled by the predicate bit, then no GPR value is written, the PV and PS registers are not updated. Also, the PRED_SET*, MOVA, and KILL instructions, which have an effect on non-register state, have no effect for that pixel. An instruction that modifies the ALU predicate (for example: PRED_SET*) can choose to update the predicate bit using UPDATE_PRED, and it can separately choose to send a new active Mask based on the *computed* predicate using UPDATE_EXECUTE_MASK. An instruction can compute a new predicate and choose

to update *only* the processor's active Mask. In this case, the processor sees the computed predicate, not the old predicate that persists.

Instruction groups that do not compute a new predicate result must clear the UPDATE_PRED and UPDATE_EXECUTE_MASK fields of their instructions. At most one instruction in an instruction group can be a PRED_SET* instruction; thus, at most one instruction can have either of these bits set.

In addition to predicates, flow control relies on maintenance of branch counters. Branch counters are maintained in normal GPRs and are manipulated by the various predicate operations. Software can inhibit branch-counter updating by simply disabling the GPR write for the operation, using the instruction's WRITE_MASK field.

4.11 Adjacent-Instruction Dependencies

Register write or read dependencies can exist between two adjacent ALU instruction groups. When an ALU instruction group writes to a GPR, the value is not immediately available for reading by the next instruction group. In most cases, the processor avoids stalling by detecting when the second instruction group references a GPR written by the first instruction group, then substituting the dependent register read with a reference to the previous ALU.[X,Y,Z,W] or ALU.Trans result (in the PV or PS registers). If the write is predicated, a special override is used to ensure the value is read from the original register or PV or PS depending on the previous predication. A compiler does not need to do anything special to enable this behavior. However, there are cases where this optimization is not available, and the compiler must either insert a NOP or otherwise defer the dependent register read for one instruction group.

Application software does not need to do anything special in any of the following cases. These are cases in which the processor explicitly detects a dependency and optimizes the instruction-group pair to avoid a stall.

- Write to RN or RN[LOOP_INDEX], followed by read from RM or RM[LOOP_INDEX]; N may or may not equal M.
- Write to RN[GPR_INDEX], followed by read from RM[gpr_index]; N may or may not equal M.

Application software also does not need to do anything special in the following cases. In these cases, the processor does nothing special, but the pairing is legal because there is no aliasing or dependency.

- Write to RN, followed by read from RM[GPR_INDEX]. The compiler ensures
 N != M + GPR_INDEX.
- Write to RN[LOOP_INDEX], followed by read from RM[GPR_INDEX]. The compiler ensures N + loop_index != M + GPR_INDEX.
- Write to RN[GPR_INDEX], followed by read from RM. The compiler ensures
 N + GPR INDEX != M.

 Write to RN[GPR_INDEX], followed by read from RM[LOOP_INDEX]. The compiler ensures N + GPR INDEX != M + LOOP INDEX.

To illustrate, the following example instruction-group pairs are legal.

```
R1 = R0;
R2 = R1;// rewritten to R2 = PV/PS.
R2 = R0;
R2 = R1 predicated;
R3 = R2;// rewritten to R3 = PV/PS, override for R2.
R1[gpr_index] = R0;
R2 = R1[gpr_index];// rewritten to R2 = PV/PS.
R2[gpr_index] = R0;
R2[gpr_index] = R1 predicated;
R3 = R2[gpr_index];// rewritten to R3 = PV/PS, override for
R2[GPR_INDEX].
R1[gpr_index] = R0;// compiler guarantees GPR_INDEX != 0.
R2 = R1;// never a dependent read.
R1[loop_index] = R0;// LOOP_INDEX might be 0.
R2 = R1;// can be dependent, the processor will detect if it is.
```

The following example instruction-group pairs are illegal.

```
R1[gpr_index] = R0;// GPR_INDEX might be zero.

R2 = R1;// can be dependent, the processor doesn't catch this.

R1[gpr_index] = R0;// GPR_INDEX can equal loop_index.

R2 = R1[loop_index];// can be dependent, the processor doesn't catch
```

4.12 Double-Precision Floating-Point Operations

Unless otherwise stated in this document, floating-point operations and operands are single-precision. There are, however, some double-precision floating-point instructions. These double-precision instructions support higher precision calculations and conversion between single- and double-precision formats. Basic add, multiply, and multiply-add operations are implemented using the IEEE 754 round-to-nearest mode. Note that double-precision floating-point (DPFP) is not available on all R7xx products; therefore, check the specifications of your particular product to determine if DPFP is supported.

The mnemonics and 64-bit operands of double-precision instructions contain the suffix _64. The instructions occupy either two or four slots in an instruction group (Section 4.3, "ALU Instruction Slots and Instruction Groups," page 4-3), as specified in their descriptions in Section 9.2, "ALU Instructions," page 9-42. All source operands are double-precision numbers, except 32-bit operands in format-conversion operations. Source operands are stored in GPRs as a 32-bit high (most-significant) doubleword and a 32-bit low (least-significant) doubleword, in elements ALU.[X,Y] and/or elements ALU.[Z,W]. The result of a double-precision operation is also stored similarly, but the order of doublewords is usually inverted with respect to the source operands.

Chapter 5 Vertex-Fetch Clauses

Software initiates a vertex-fetch clause with the VTX or VTX_TC control-flow instructions, both of which use the CF_DWORD[0,1] microcode formats. Vertex-fetch instructions within the clause use the VTX_DWORD0, VTX_DWORD1_{SEM, GPR}, and VTX_DWORD2 microcode formats, with a fourth (high-order) doubleword of zeros.

A vertex-fetch clause consists of instructions that fetch vertices from the vertex buffer based on a GPR address. A vertex-fetch clause can be at most eight instructions long. Vertex fetches using a semantic table use the VTX_DWORD1_SEM microcode format to specify the nine-bit semantic ID. The semantic table indicates the ID of the GPR to which the data is written. All other vertex fetches use the VTX_DWORD1_GPR microcode format, which specifies the destination GPR directly.

Each vertex-fetch instruction within the vertex-fetch clause has a <code>BUFFER_ID</code> field that specifies the buffer containing the vertex-fetch constants, and an <code>OFFSET</code> field for the offset at which reading of the value in the buffer is to begin. The instruction uses the <code>SRC_REL</code> bit to determine whether to use the <code>SRC_GPR</code> specified in the instruction (bit is cleared), or (if the bit is set) to use <code>SRC_GPL</code> + the loop index (aL). The result of non-semantic fetches is written to <code>DST_GPR</code>. The <code>DST_REL</code> bit determines if the address is absolute or relative to the loop index (aL). Semantic fetches determine the destination <code>GPR</code> by reading the entry in the semantic table that is specified by the instruction's <code>SEMANTIC_ID</code> field. The source index and the four-element result from memory can be swizzled.

The source value can be fetched from any element of the source GPR using the instruction's SRC_SEL_X field. Unlike texture instructions, the SRC_SEL_X field cannot be a constant; it must refer to a vector element of a GPR. The destination swizzle is specified in the $DST_SEL_[X,Y,Z,W]$ fields; the swizzle can write any of the fetched elements, the value 0.0, or the value 1.0. To disable an element write, set the $DST_SEL_[X,Y,Z,W]$ fields to the SEL_MASK value

Individual vertex-fetch instructions cannot be predicated; predicated vertex fetches must be done at the CF level by making the vertex-fetch clause instruction conditional. All vertex instructions in the clause are executed with the conditional constraint specified by the CF instruction.

5.1 Vertex-Fetch Microcode Formats

Vertex-fetch microcode formats are organized in 4-tuples of 32-bit doublewords. Figure 5.1 shows the doubleword layouts in memory. The +0, +4, +8, and +12

indicate the relative byte offset of the doublewords in memory; {SEM, GPR} indicates a choice between the strings SEM and GPR; LSB indicates the least-significant (low-order) byte; and the high-order doubleword is padded with zeros.




Figure 5.1 Vertex-Fetch Microcode-Format 4-Tuple

5.2 Constant Sharing

ES, GS, and VS kernels can, on a per-clause basis, select to either access their own constant buffers or those of the other shader type.

ES/VS can use their own or GS constants, and GS can use its own or ES/VS ones. This is provided for cases when the GS and VS shaders can be merged into a single hardware shader stage.

This capability is activated by setting the ALT_CONSTS bit in the SQ_VTX_WORD2.

Chapter 6 Texture-Fetch Clauses

Software initiates a texture-fetch clause with the TEX control-flow instruction, which uses the $CF_DWORD[0\ 1]$ microcode formats. Texture-fetch instructions within the clause use the $TEX_DWORD[0,1,2]$ microcode formats, with a fourth (high-order) doubleword of zeros.

A texture-fetch clause consists of instructions that lookup texture elements, called *texels*, based on a GPR address. Texture instructions are used for both texture-fetch and constant-fetch operations. A texture clause can be at most eight instructions long.

Each texture instruction has a RESOURCE_ID field, which specifies an ID for the buffer address, size, and format to read, and a SAMPLER_ID field, which specifies an ID for filter and other options. The instruction reads the texture coordinate from the SRC_GPR. The SRC_REL bit determines if the address is absolute or relative to the loop index (aL). The result is written to the DST_GPR. The DST_REL bit determines if the address is absolute or relative to the loop index (aL). Both the fetch coordinate and the resulting four-element data from memory can be swizzled. The source elements for the swizzle are specified with the SRC_SEL_[X,Y,Z,W] fields; a source element also can use the swizzle constants 0.0 and 1.0. The destination elements for the swizzle are specified with the DST_SEL_[X,Y,Z,W] fields; it can write any of the fetched elements, the value 0.0, or the value 1.0. To disable an element write, set the DST_SEL_[X,Y,Z,W] fields to the SEL_MASK value.

Individual texture instructions cannot be predicated; predicated texture fetches must be done at the CF level, by making the texture-clause instruction conditional. All texture instructions in the clause are executed with the conditional constraint specified by the CF instruction.

6.1 Texture-Fetch Microcode Formats

Texture-fetch microcode formats are organized in 4-tuples of 32-bit doublewords. Figure 6.1 shows the doubleword layouts in memory, in which +0, +4, +8, and +12 indicate the relative byte offset of the doublewords in memory; LSB indicates the least-significant (low-order) byte; and the high-order doubleword is padded with zeros.




Figure 6.1 Texture-Fetch Microcode-Format 4-Tuple

6.2 Constant-Fetch Operations

The buffer ID space, specified in the RESOURCE_ID field of the TEX_DWORD0 microcode format, is eight bits wide, allowing constant and texture fetch to coexist in the same ID space. The two types of fetches differ according to the manner in which their resources are organized.

6.3 FETCH WHOLE QUAD and WHOLE QUAD MODE

The processor executes pixel threads in groups of four, called *quads*. Sometimes the edge of a primitive (such as a triangle) cuts through a quad so that some pixels in the quad are outside the primitive. The threads executing these pixels are placed in the invalid state.

The following two features are sometimes helpful when computing the inputs to gradient operations:

- Texture-fetch instructions contain a bit (FETCH_WHOLE_QUAD) if this bit is set the fetches from invalid pixels are still executed.
- Within a quad, some pixels may have the active Mask set to execute while
 others may be set to skip. Normally the pixels which are set to skip, to do
 NOT execute instructions, however if the WHOLE_QUAD_MODE bit is set, the all
 four thread in the quad execute if at least one pipeline is set to execute.

6.4 Constant Sharing

ES, GS, and VS kernels can, on a per-clause basis, either their own texture and sampler constants or those of the other shader type.

ES/VS can use their own or use GS constant buffers, and GS can use its own or ES/VS ones. This is for cases when the GS and VS shaders can be merged into a single hardware shader stage.

This capability is activated by setting the ALT_CONSTS bit in the SQ_TEX_WORDO.

Constant Sharing 6-3

Chapter 7 Memory Read Clauses

Software initiates a memory read clause with the VTX or VTX_TC control-flow instructions, both of which use $CF_DWORD[0,1]$ microcode formats. Memory read instructions within the clause use the $MEM_RD_DWORD[0,1,2]$, with a fourth double-dword of zeros.

A memory-read clause consists of instructions that fetch data from one of three types of buffers:

- Scratch
- Reduction
- Scatter (general read/write)

Reads from these buffer types can be intermixed within a clause, and the clause can consist of up to 16 memory read instructions. Memory read instructions can not be in the same clause as texture or vertex fetch instructions, or with local data share instructions.

Many of the instruction word fields are identical to those of a vertex-fetch instruction. See Chapter 5, "Vertex-Fetch Clauses," for more detail. The fields that differ are:

- elem_size
- uncached
- array_base
- array_size
- indexed

Uncached is described in the next section.

The other four are identical to the fields with the same name in the EXPORT instructions that write to those memory buffers.

7.1 Memory Address Calculation

Scratch:

Before this calculation, SRC_GPR is clamped to the range: [0, array_size-1].

Vectorsize is the number of threads in a wavefront. ThreadInWavefront is a constant value unique to each thread: 0...63. The component_offset is 0 for x, 1 for y, 2 for z, and 3 for w.

Reduction:

```
memory_address = (Array_base + burst_counter + Indexed*SRC_GPR) * vectorsize * (elemsize+1)+
Wavefront ID * ReductionBufferStride * vectorsize + ThreadInWavefront
```

Before this calculation, SRC_GPR is clamped to the range: [0, array_size-1].

WavefrontID is a hardware-computed value allocating non-overlapping memory space to each running wavefront. ReductionBufferStride is a hardware register, set by the driver, that indicates how many sets of four dword reduction buffer values are allocated to each thread. The ELEM_SIZE field must be set to 3.

Scatter:

```
memory address = Array_base + SRC_GPR + (burst_counter * (elemsize+1))
Array-size is not used.
```

7.2 Cached and Uncached Reads

Memory read instructions have a bitfield that controls whether to use or bypass the on-chip memory cache: MEM_RD_DWORDO.UNCACHED. This bit must be set whenever a kernel writes data to a buffer and reads it back within the same invocation of the kernel. It can only be cleared when data written to memory has been flushed to memory before the kernel is executed.

7.3 Burst Memory Reads

Burst memory reads are not supported by the RV770 and RV790; however, the 710, 730, and 740 support burst reads in memory-read instructions. This allows up to 16 consecutive locations to be read into up to 16 consecutive GPRs. This adds a new field BURST_CNT to MEM_RD_DWORD0.

For each iteration of the burst, the DST_GPR is incremented by 1, and the ARRAY_BASE is incremented by 1. The SRC_GPR is not affected.

Chapter 8 Data Share Clauses

Software initiates a Local Data Share (LDS) read or write using the TEX control flow instruction.

Within the clause, LDS uses common instruction encodings:

- Reads use MEM DSR
- Writes use MEM DSW

The VTX_INST field must be set to MEM, and the MEM_OP field dictates which of the operation to perform:

- MEM_OP_LOCAL_DS_WRITE
- MEM OP LOCAL DS READ

An LDS clause consists of instructions that are issued sequentially. If a write instruction is followed by a read, all the write data is posted before the read. In this way, either data share within a clause can use a location repeatedly to exchange data. Instruction 0 can write data to the LDS; instruction 1 can read data back with each thread receiving another threads data; then, Instruction 3 could write different data to the same locations, and instruction 4 could read that data in a different order. This enables a mailbox type of transaction between threads within one wavefront.

See Section 10.6, "Data Share Read/Write Instructions," page 10-43, for Instruction details.

Chapter 9 Instruction Set

This section describes the instruction set used by assemblers. The instructions grouped by the clauses in which they are used. Within each grouping, they are listed alphabetically, by mnemonic. All of the instructions have mnemonic prefixes, such as CF_INST_, OP2_INST_, or OP3_INST_. In this section's instruction list, only the portion of the mnemonic following the prefix is shown, although the full prefix is described in the text. The opcode and microcode formats for each instruction are also given. The microcode formats are described in Chapter 10, where the instructions are ordered by their microcode formats, rather than alphabetically by mnemonic. That chapter also defines the microcode field-name acronyms.

9.1 Control Flow (CF) Instructions

The CF instructions mnemonics begin with CF_INST_ in the CF_INST field of their microcode formats.

Initiate ALU Clause

Instructions ALU

Description Initiates an ALU clause. If the clause issues PRED_SET* instructions, each PRED_SET*

instruction updates the active state but does not perform a stack operation.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode

В	W Q M	CF_INST	A C	Co	OUNT	KCACHE_ADDR1	KCACHE_ADDR0	KM1	+4
KI	M0	KB1		KB0	ADDR			+0	

Format CF_ALU_DWORD0 (page 10-7) and CF_ALU_DWORD1 (page 10-8).

 $\label{eq:inst_alu} \textit{Instruction Field} \quad \texttt{CF_INST} \ == \ \texttt{CF_INST_ALU}, \ \texttt{opcode 8 (0x8)}.$

Initiate ALU Clause, Loop Break

Instructions ALU_BREAK

Description

Initiates an ALU clause. If the clause issues PRED_SET* instructions, each PRED_SET* instruction causes a break operation on the unmasked pixels. The instruction takes the address to the corresponding LOOP_END instruction.

ALU_BREAK is equivalent to PUSH, ALU, ELSE, CONTINUE, and POP.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode

В	W Q M	CF_INST	A C	C	OUNT	KCACHE_ADDR1	KCACHE_ADDR0	KM1	+4
KI	M0	KB1		KB0	ADDR				+0

Format CF_ALU_DWORD0 (page 10-7) and CF_ALU_DWORD1 (page 10-8).

Instruction Field CF_INST == CF_INST_ALU_BREAK, opcode 14 (0xE).

Initiate ALU Clause, Continue Unmasked Pixels

Instructions ALU_CONTINUE

Description

Initiates an ALU clause. If the clause issues <code>PRED_SET*</code> instructions, each <code>PRED_SET*</code> instruction causes a continue operation on the unmasked pixels. The instruction takes an address to the corresponding <code>LOOP_END</code> instruction.

ALU_CONTINUE is equivalent to PUSH, ALU, ELSE, CONTINUE, and POP.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode

В	W Q M	CF_INST	A C	Co	OUNT	KCACHE_ADDR1	KCACHE_ADDR0	KM1	+4
KI	ΛO	KB1		KB0		ADDR			+0

Format CF_ALU_DWORD0 (page 10-7) and CF_ALU_DWORD1 (page 10-8).

Instruction Field CF_INST == CF_INST_ALU_CONTINUE, opcode 13 (0xD).

Initiate ALU Clause, Stack Push and Else After

Instructions ALU ELSE AFTER

Description

Initiates an ALU clause. If the clause issues PRED_SET* instructions, each PRED_SET* instruction causes a stack push first, then updates the hardware-maintained active state, then performs an ELSE operation to invert the pixel state after the clause completes execution.

The instruction can be used to implement the ELSE part of a higher-level IF statement.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode

В	W Q M	CF_INST	A C	C	OUNT	KCACHE_ADDR1	KCACHE_ADDR0	KM1	+4
KI	MO	KB1		KB0	ADDR				

Format CF_ALU_DWORD0 (page 10-7) and CF_ALU_DWORD1 (page 10-8).

Instruction Field CF_INST == CF_INST_ALU_ELSE_AFTER, opcode 15 (0xF).

Initiate ALU Clause, Pop Stack After


Instructions ALU_POP_AFTER

Description Initiates an ALU clause, and pops the stack after the clause completes execution.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU

Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode



Format CF_ALU_DWORD0 (page 10-7) and CF_ALU_DWORD1 (page 10-8).

Instruction Field CF_INST == CF_INST_ALU_POP_AFTER, opcode 10 (0xA).

Initiate ALU Clause, Pop Stack Twice After


Instructions ALU_POP2_AFTER

Description Initiates an ALU clause, and pops the stack twice after the clause completes execution.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU

Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode



Format CF_ALU_DWORDO (page 10-7) and CF_ALU_DWORD1 (page 10-8).

Instruction Field $CF_INST == CF_INST_ALU_POP2_AFTER$, opcode 11 (0xB).

Initiate ALU Clause, Stack Push Before

Instructions ALU_PUSH_BEFORE

Description

Initiates an ALU clause. If the clause issues PRED_SET* instructions, the first PRED_SET* instruction causes a stack push and an update of the hardware-maintained active execution state. Subsequent PRED_SET* instructions only update the execution state.

The ALU instructions within an ALU clause are described in Section Chapter 4, "ALU Clauses," page 4-1 and Section 9.2, "ALU Instructions," page 9-42.

Microcode

В	W Q M	CF_INST	A C	C	OUNT	KCACHE_ADDR1	KCACHE_ADDR0	KM1	+4
KI	M0	KB1		KB0			+0		

Format CF_ALU_DWORD0 (page 10-7) and CF_ALU_DWORD1 (page 10-8).

Instruction Field CF_INST == CF_INST_ALU_PUSH_BEFORE, opcode 9 (0x9).

Call Subroutine

Instructions

CALL

Description

Execute a subroutine call (push call variables onto stack). The ADDR field specifies the address of the first CF instruction in the subroutine.

Calls can be conditional (only pixels satisfying a condition perform the instruction). A CALL_COUNT field specifies the amount by which to increment the call nesting counter. This field is interpreted in the range [0,31]. The instruction is skipped if the current nesting depth + CALL_COUNT > 32. CALLs can be nested. Setting CALL_COUNT to zero prevents the nesting depth from being updated on a subroutine call.

The POP_COUNT field must be zero for CALL.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
	ADDR										+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_CALL, opcode 18 (0x12).

Call Fetch Subroutine

Instructions

CALL_FS

Description

Execute a fetch subroutine (FS) with an address relative to the address specified in a host-configured register. The instruction also activates the fetch-program mode, which affects other operations until the corresponding RETURN instruction is reached. Only a vertex shader (VS) program can call an FS subroutine, as described in Section 2.1, "Program Types," page 2-1.

Calls can be conditional (only pixels satisfying a condition perform the instruction). A CALL_COUNT field specifies the amount by which to increment the call nesting counter. This field is interpreted in the range [0,31]. The instruction is skipped if the current nesting depth + CALL_COUNT > 32. The subroutine is skipped if and only if all pixels fail the condition test or the nesting depth exceeds 32 after the call.

The POP_COUNT field must be zero for CALL_FS.

Microcode

В	W Q M	CF_INST	V P M	O	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
	ADDR										+0

Format

CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field

 $CF_{INST} == CF_{INST}_{CALL}FS$, opcode 19 (0x13).

End Primitive Strip, Start New Primitive Strip

Instructions

CUT_VERTEX

Description

Emit an end-of-primitive strip marker. The next emitted vertex starts a new primitive strip. Indicates that the primitive strip has been cut, but does not indicate that a vertex has been exported by itself.

Available only to the Geometry Shader (GS).

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_CUT_VERTEX, opcode 23 (0x17).

Else

Instructions ELSE

Description

Pop POP_COUNT entries (can be zero) from the stack, then invert the status of active and branch-inactive pixels for pixels that are both active (as of the last surviving PUSH operation) and pass the condition test. Control then jumps to the specified address if all pixels are inactive.

The operation can be conditional.

Microcode

В	W Q M	CF_INST	V P M	•	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_ELSE, opcode 13 (0xD).

Emit Vertex, End Primitive Strip

Instructions EMIT_CUT_VERTEX

Description

Emit a vertex and an end-of-primitive strip marker. The next emitted vertex starts a new primitive strip. Indicates that a vertex has been exported and that the primitive strip has been cut after the vertex. The instruction must follow the corresponding export operation that produces a new vertex.

Available only to the Geometry Shader (GS).

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_EMIT_CUT_VERTEX, opcode 22 (0x16).

Vertex Exported to Memory


Instructions **EMIT_VERTEX**

Description

Signal that a geometry shader (GS) has finished exporting a vertex to memory. Indicates that a vertex has been exported. The instruction must follow the corresponding export operation that produces a new vertex.

Available only to the Geometry Shader (GS).

Microcode



Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_EMIT_VERTEX, opcode 21 (0x15).

Export from VS or PS

Instructions EXPORT

Description

Export from a vertex shader (VS) or a pixel shader (PS). Used for normal pixel, position, and parameter-cache exports. The instruction supports optional swizzles for the outputs. The instruction can be used only by VS and PS programs; GS and DC programs must use one of the CF memory-export instructions, MEM*.

Microcode

В	W Q M	CF_INST	V P M	E O P	ВС	Re	served	SEL_W	SEL_Z	SEL_Y	SEL_X	+4
E	S	INDEX_GPR	R R		RW_GPR		TYPE		ARRAY_	BASE		+0

Format CF_ALLOC_EXPORT_DWORD0 (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF

(page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15).

Instruction Field CF_INST == CF_INST_EXPORT, opcode 39 (0x27).

Export Last Data

Instructions EXPORT_DONE

Description Export the last of a particular data type from a vertex shader (VS) or a pixel shader (PS).

Used for normal pixel, position, and parameter-cache exports. The instruction supports optional swizzles for the outputs. The instruction can be used only by VS and PS programs;

GS and DC programs must use one of the CF memory-export instructions, MEM*.

Microcode

В	W Q M	CF_INST	V P M	E O P	ВС	Re	served	SEL_W	SEL_Z	SEL_Y	SEL_X	+4
E	S	INDEX_GPR	R R		RW_GPR		TYPE		ARRAY_	BASE		+0

Format CF_ALLOC_EXPORT_DWORD0 (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF

(page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15).

Instruction Field CF_INST == CF_INST_EXPORT_DONE, opcode 40 (0x28).

Jump to Address

Instructions JUMP

Description

Jump to a specified address, subject to an optional condition test for pixels. It first pops POP_COUNT entries (can be zero) from the stack to. Then it applies the condition test to all pixels. If all pixels fail the test, then it jumps to the specified address. Otherwise, it continues execution on the next instruction. The instruction cannot be used to leave an if/else, subroutine, or loop operation.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4	
	ADDR											

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_JUMP, opcode 10 (0x10).

Kill Pixels Conditional

Instructions

KILL

Description

Kill (prevent rendering of) pixels that pass a condition test. Jump if all pixels are killed. Only a pixel shader (PS) can execute this instruction; the instruction is illegal in other program types. Ensure that the KILL instruction is the last instruction in an ALU clause, because the remaining instructions executed in the clause do not reflect the updated valid state after the kill operation. Two KILL instructions cannot be co-issued.

Killed pixels remain active because the processor does not know if the pixels are currently involved in computing a result that is used in a gradient calculation. If the recently invalidated pixels are not involved in a gradient calculation they can be deactivated. The valid pixel mode (VALID_PIXEL_MODE bit) is used to deactivate pixels invalidated by a KILL instruction.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4	
	ADDR											

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_KILL, opcode 24 (0x18).

Break Out Of Innermost Loop

Instructions

LOOP BREAK

Description

Break out of an innermost loop. The instructions disables all pixels for which a condition test is true. The pixels remain disabled until the innermost loop exits. The instruction takes an address to the corresponding LOOP_END instruction. In the event of a jump, the stack is popped back to the original level at the beginning of the loop; the POP_COUNT field is ignored.

If all pixels have been disabled by this (or a prior) <code>LOOP_BREAK</code> or <code>LOOP_CONTINUE</code> instruction, <code>LOOP_BREAK</code> jumps to the end of the loop and pops <code>POP_COUNT</code> entries (can be zero) from the stack. If at least one pixel has not been disabled by <code>LOOP_BREAK</code> or <code>LOOP_CONTINUE</code> yet, execution continues to the next instruction.

Microcode

В	W Q M	CF_INS ⁷	r P	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4	
	ADDR											

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_LOOP_BREAK, opcode 9 (0x9).

Continue Loop

Instructions

LOOP CONTINUE

Description

Continue a loop, starting with the next iteration of the innermost loop. Disables all pixels for which a condition test is true. The pixels remain disabled until the end of the current iteration of the loop, and they are re-activated by the innermost LOOP_END.

Control jumps to the end of the loop if all pixels have been disabled by this (or a prior) LOOP_BREAK or LOOP_CONTINUE instruction. In the event of a jump, the stack is popped back to the original level at the beginning of the loop; the POP_COUNT field is ignored. The ADDR field points to the address of the matching LOOP_END instruction. If at least one pixel hasn't been disabled by LOOP_BREAK or LOOP_CONTINUE instruction, the program continues to the next instruction.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4	
	ADDR											

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_LOOP_CONTINUE, opcode 8 (0x8).

End Loop

Instructions I

LOOP_END

Description

Ends a loop if all pixels fail a condition test. Execution jumps to the specified address if the loop counter is non-zero after it is decremented, and at least one pixel ha not been deactivated by a LOOP_BREAK instruction. Software normally sets the ADDR field to the CF instruction following the matching LOOP_START instruction. Execution continues to the next CF instruction if the loop is exited.

 ${\tt LOOP_END}\ pops\ loop\ state\ and\ one\ set\ of\ per-pixel\ state\ from\ the\ stack\ when\ it\ exits\ the\ loop.$ It ignores ${\tt POP_COUNT.}$

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4	
	ADDR											

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_LOOP_END, opcode 5 (0x5).

Start Loop

Instructions

LOOP_START

Description

Begin a loop. The instruction pushes the internal loop state onto the stack. A condition test is computed. All pixels fail the test if the loop count is zero. Pixels that fail the test become inactive. If all pixels fail the test, the instruction does not enter the loop, and it pops POP_COUNT entries (can be zero) from the stack.

The instruction reads one of 32 constants, specified by the CF_CONST field, to get the loop's trip count (maximum number of loop iterations), beginning value (loop index initializer), and increment (step), which are maintained by hardware. The instruction jumps to the address specified in the instruction's ADDR field if the initial loop index value is zero. Software normally sets the ADDR field to the instruction following the matching LOOP_END instruction. Control jumps to the specified address if the initial loop count is zero. If LOOP_START does not jump, it sets up the hardware-maintained loop state.

Loop register-relative addressing is well-defined only within the loop. If multiple loops are nested, relative addressing refers to the state of the innermost loop. The state of the next-outer loop is automatically restored when the innermost loop exits.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format

CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field

 $CF_INST == CF_INST_LOOP_START$, opcode 4 (0x4).

Start Loop (DirectX 10)

Inst	ructi	ions	LOOP_STA	RT_	DX:	10						
Des	Description Microcode			bre	eak	count a	by pushing control- and depth-of-loop n					
Міс	roco	de										
В	W Q M	CF	_INST	V P M	E O P	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
							ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_LOOP_START_DX10, opcode 6 (0x6).

Enter Loop If Zero, No Push

Instructions LOOP_START_NO_AL Description Same as LOOP_START but does not push the loop index (aL) onto the stack or update the aL. Repeat loops are implemented with LOOP_START_NO_AL and LOOP_END. Microcode W Е Р В Q CF_INST 0 Rsvd CALL_COUNT COUNT COND CF_CONST PC +4 Μ Р Μ ADDR +0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

 $\label{eq:loss_loss} \textit{Instruction Field} \quad \texttt{CF_INST} == \quad \texttt{CF_INST_LOOP_START_NO_AL}, \ opcode \ 7 \ (0x7).$

Access Scatter Buffer

Instructions

MEM_EXPORT

Description

Performs a memory read or write on the scatter buffer. This instruction is legal with a TYPE of: read, read-indexed, write, write-indexed. Indexed is the expected common use. Used only for writes.

The 13-bit ARRAY_BASE field is valid and is added to the base address for each pixel (units of DWORD).

The ARRAY_SIZE field is unused. Set it to zero.

The ES field is supported, allowing 1,2,3,4 DWORDs written per export. Burst read/write is allowed and in this case, the address is incremented by "elemsize" DWORDs.

The address in the INDEX_GPR is a DWORD address, no matter how much data is exported.

Address Calculation & Clamping

SP supplies a 32-bit integer address offset per pixel (assume zero if no EA export).

Per pixel DWORD address = {BASE_reg,6'h0} + clamp({ARRAY_SIZE,6'h0}, (BC increment counter *elemsize +

Microcode

В	W Q M	CF_INST	V P M	E O P	ВС	E L	COMP_MAS	SK ARRAY_SIZE	+4
Е	S	INDEX_GPR	R R		RW_GPR		TYPE	ARRAY_BASE	+0

Format

CF_ALLOC_EXPORT_DWORDO (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF (page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15).

Instruction Field CF_INST == CF_INST_MEM_EXPORT, opcode 58 (0x3A).

INDEX GPR + ARRAY BASE))

Access Reduction Buffer

Ins	truc	tions MEM_REDUC	CTI	ON										
De	scrip	otion Perform a	mer	mory	read or writ	e o	n a	reduct	tion	buffer. Used only for writes.				
Mic	roc	code												
В	⊗ Q M	CF_INST	V P M	0	ВС	EL	СО	MP_MA	SK	ARRAY_SIZE	+4			
E	S	INDEX_GPR	R R		RW_GPR			TYPE		ARRAY_BASE	+0			

Format

 ${\it Instruction Field} \quad {\it CF_INST} \ == \ {\it CF_INST_MEM_REDUCTION}, \ opcode \ 37 \ (0x25).$

Write Ring Buffer

Inst	truc	tions MEM_RING									
Des	scrip	otion Perform a	mer	nory	write on a r	ing	but	ffer. Us	ed	for DC and GS output. Used only for w	rites.
Mic	roc	ode									
В	W Q M	CF_INST	V P M	E O P	ВС	E	СО	MP_MA	SK	ARRAY_SIZE	+4
E	S	INDEX_GPR	R R		RW_GPR			TYPE		ARRAY_BASE	+0

 $\begin{tabular}{ll} $\tt CF_ALLOC_EXPORT_DWORD0 (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF (page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15). \end{tabular}$ **Format**

 ${\it Instruction Field} \quad {\it CF_INST} \ == \ {\it CF_INST_MEM_RING}, \ opcode \ 38 \ (0x26).$

Access Scratch Buffer

Inst	ruc	tions MEM_SCRA	ICH	Į.								
Des	scrip	otion Perform a	mei	mory	y read or writ	e c	n th	he scra	itch	buffer. Used only for writes.		
Mic	rocode											
В	W Q M	CF_INST	V P M	E O P	ВС	EL	СО	MP_MA	SK	ARRAY_SIZE	+4	
Е	s	INDEX_GPR	NDEX_GPR R RW_GPR TYPE ARRAY_BASE									

Format

Instruction Field $CF_{INST} == CF_{INST_MEM_SCRATCH}$, opcode 36 (0x24).

Write Steam Buffer 0

Inst	truc	tions MEM_STRE	AMC)							
Description Write vertex or pixel data to stream buffer 0 in memory (write-only). Used by verte (VS) output for DirectX10 compliance.											ader
Mic	roc	ode									
В	W Q M	CF_INST	V P M	E O P	ВС	E L	СО	MP_MA	SK	ARRAY_SIZE	+4
E	S	INDEX_GPR	R R		RW_GPR		•	TYPE		ARRAY_BASE	+0

Format CF_ALLOC_EXPORT_DWORD0 (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF

(page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15).

Instruction Field $CF_INST == CF_INST_MEM_STREAMO$, opcode 32 (0x20).

Write Steam Buffer 1

Inst	ruc	tions MEM_STRE	AM1								
Des	scrip			xel data to str rectX10 comp				in r	memory (write-only). Used by vertex sha	ader	
Mic	roc	ode									
В	W Q M	CF_INST	V P M	E O P	ВС	E	СО	MP_MA	SK	ARRAY_SIZE	+4
Е	S	INDEX_GPR	R R		RW_GPR			TYPE		ARRAY_BASE	+0

 $\begin{tabular}{ll} $\tt CF_ALLOC_EXPORT_DWORD0 (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF (page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15). \\ \end{tabular}$ Format

Write Steam Buffer 2

Instructions	MEM_STREAM2
Description	Write vertex or pixel data to stream buffer 2 in memory (write-only). Used by vertex shader (VS) output for DirectX10 compliance.
Microcode	

В	W Q M	CF_INST	V P M	 ВС	E L	со	MP_MA	SK	ARRAY_SIZE	+4
Е	S	INDEX_GPR	R R	RW_GPR			TYPE		ARRAY_BASE	+0

Format CF_ALLOC_EXPORT_DWORDO (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF (page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15).

Instruction Field CF_INST == CF_INST_MEM_STREAM2, opcode 34 (0x22).

Write Steam Buffer 3

•••	1110	Ottain Builti 5									
Ins	truc	tions MEM_STRE	AM3	3							
Description Write vertex or pixel data to stream buffer 3 in memory (write-only). Used by vertex sha (VS) output for DirectX10 compliance.									ader		
Mic	roc	ode									
В	W Q M	CF_INST	V P M	0	ВС	E L	СО	MP_MA	SK	ARRAY_SIZE	+4
ES INDEX_GPR R RW_G				RW_GPR			TYPE		ARRAY_BASE	+0	

 $\begin{tabular}{ll} $\tt CF_ALLOC_EXPORT_DWORD0 (page 10-10) and either CF_ALLOC_EXPORT_DWORD1_BUF (page 10-12) or CF_ALLOC_EXPORT_DWORD1_SWIZ (page 10-15). \\ \end{tabular}$ Format

Instruction Field CF_INST == CF_INST_MEM_STREAM3, opcode 35 (0x32).

No Operation

Instructions

NOP

Description

No operation. It ignores all fields in the CF_DWORD[0,1] microcode formats, except the CF_INST, BARRIER, and END_OF_PROGRAM fields. The instruction does not preserve the current PV or PS value in the slot in which it executes. Instruction slots that are omitted implicitly execute NOPs in the corresponding ALU. As a consequence, slots that are unspecified do not preserve PV or PS for the next instruction. To preserve PV or PS and perform no other operation in an ALU clause, use a MOV instruction with a disabled write mask.

See the ALU version of NOP on page 9-119.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_NOP, opcode 0 (0x0).

Pop From Stack

Instructions

POP

Description

Pops POP_COUNT number of entries (can be zero) from the stack. POP can apply a condition test to the result of the pop. This is useful for disabling pixels that are killed within a conditional block. To disable such pixels, set the POP instruction's VALID_PIXEL_MODE bit and set the condition to CF_COND_ACTIVE. If POP_COUNT is zero, POP simply modifies the current per-pixel state based on the result of the condition test.

POP instructions never jump.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field $CF_{INST} == CF_{INST_{POP}}$, opcode 14 (0xE).

Push State To Stack

Instructions	PUSH												
Description	Description If all pixels fail a condition test, pop POP_COUNT entries from the stack and jump to the specified address. Otherwise, push the current per-pixel state (active mask) onto the stack. After the push, active pixels that failed the condition test transition to the inactive-branch state in the new active mask.												
Microcode													
B W Q M	CF_INST	V P M	E O P	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4			
					ADDR					+0			
Format	Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).												

 ${\it Instruction \ Field \ \ CF_INST\ ==\ CF_INST_PUSH,\ opcode\ 11\ (0xB)}.$

Push State To Stack and Invert State

 ${\it Instruction Field} \quad {\it CF_INST} \ == \ {\it CF_INST_PUSH_ELSE}, \ opcode \ 12 \ (0xC).$

Instructions	PUSH_EL	SE								
Description					ate (active Mask) on to implement the El					The
Microcode										
B W Q	CF_INST	V P M	О	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
					ADDR					+0
Format	CF_DWORD	0 (pa	ige '	10-3) a	and CF_DWORD1 (pag	je 10-4).				

Return From Subroutine

Instructions	RETURN								
Description				Pops the return add ction. The ADDR field					
Microcode									
B W Q	CF_INST		E O Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
				ADDR					+0
Format	CF_DWORD0	(pa	ge 10-3) a	and CF_DWORD1 (pag	je 10-4).				_
Format Instruction Fie				and CF_DWORD1 (pag RETURN, opcode 20 (

Initiate Texture-Fetch Clause

Instructions

TEX

Description

Initiates a texture-fetch or constant-fetch clause, starting at the double-quadword-aligned (128-bit) offset in the ADDR field and containing COUNT + 1 instructions. There is only one instruction for texture fetch, and there are no special fields in the instruction for texture clause execution. The texture-fetch instructions within a texture-fetch clause are described in Section Chapter 6, "Texture-Fetch Clauses," page 6-1 and Section 9.4, "Texture-Fetch Instructions," page 9-184.

Microcode

В	W Q M	CF_INST	V P M	_	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field $CF_{INST} == CF_{INST}_{TEX}$, opcode 1 (0x1).


Initiate Vertex-Fetch Clause

Instructions VTX

Description

Initiate a vertex-fetch clause, starting at the double-quadword-aligned (128-bit) offset in the ADDR field and containing COUNT + 1 instructions. The VTX_TC instruction issues the vertex fetch through the texture cache (TC) and is useful for systems that lack a vertex cache (VC). The vertex-fetch instructions within a vertex-fetch clause are described in Section Chapter 5, "Vertex-Fetch Clauses," page 5-1 and Section 9.3, "Vertex-Fetch Instructions," page 9-182.

Microcode



Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_VTX, opcode 2 (0x2).

Initiate Vertex-Fetch Clause Through Texture Cache

Instructions VTX_TC

Description

Initiate a vertex-fetch clause, starting at the double-quadword-aligned (128-bit) offset in the ADDR field and containing COUNT + 1 instructions. It is used for systems lacking a vertex cache (VC). The VTX_TC instruction issues the vertex fetch through the texture cache (TC) and is useful for systems that do not have a vertex cache (VC). The vertex-fetch instructions within a vertex-fetch clause are described in Section Chapter 5, "Vertex-Fetch Clauses," page 5-1 and Section 9.3, "Vertex-Fetch Instructions," page 9-182.

Microcode

В	W Q M	CF_INST	V P M	E O P	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4
						ADDR					+0

Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).

Instruction Field CF_INST == CF_INST_VTX_TC, opcode 3 (0x3).

Wait for Write or Fetch-Read ACKs

Instructions	WAIT_ACK	:										
Description					ch-read-acks to reto ter than the value in			eding. Wait if the	number o	of		
Microcode												
B W Q	CF_INST	V P M	E O P	Rsvd	CALL_COUNT	COUNT	COND	CF_CONST	PC	+4		
					ADDR					+0		
Format CF_DWORD0 (page 10-3) and CF_DWORD1 (page 10-4).												

Instruction Field $CF_INST == CF_INST_WAIT_ACK$, opcode 26 (0x1A).

9.2 ALU Instructions

All of the instructions in this section have a mnemonic that begins with $\mathtt{OP2_INST_}$ or $\mathtt{OP3_INST_}$ in the $\mathtt{ALU_INST}$ field of their microcode formats.

Add Floating-Point

Instructions ADD

Description Floating-point add.

dst = src0 + src1;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	C0_	SEL	-			+0

Format ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_ADD$, opcode 0 (0x0).

Add Floating-Point, 64-Bit

Instructions

ADD_64

Description

Floating-point 64-bit add. Adds two double-precision numbers in the YX or WZ elements of the source operands, src0 and src1, and outputs a double-precision value to the same elements of the destination operand. No carry or borrow beyond the 64-bit values is performed. The operation occupies two slots in an instruction group.

dst = src0 + src1;

Table 9.1 Result of ADD_64 Instruction

					src1				
src0	-inf	-F ¹	-denorm	-0	+0	+denorm	+F ¹	+inf	NaN ²
-inf	NaN64	src1 (NaN64)							
-F ¹	-inf	-F	src0	src0	src0	src0	+-F or +0	+inf	src1 (NaN64)
-denorm	-inf	src1	src1 -0 -0 +0		+0	src1	+inf	src1 (NaN64)	
-0	-inf	src1	-0	-0	+0	+0	src1	+inf	src1 (NaN64)
+0	-inf	src1	+0	+0	+0	+0	src1	+inf	src1 (NaN64)
+denorm	-inf	src1	+0	+0	+0	+0	src1	+inf	src1 (NaN64)
+F ¹	-inf	+-F or +0	src0	src0	src0	src0	+F	+inf	src1 (NaN64)
+inf	NaN64	+inf	src1 (NaN64)						
NaN	src0 (NaN64)								

- 1. F is a finite floating-point value.
- 2. NaN64 = 0xFFF8000000000000. An NaN64 is a propagated NaN value from the input listed.

These properties hold true for this instruction:

$$(A + B) == (B + A)$$

 $(A - B) == (A + -B)$
 $A + -A = +zero$

ALU Instructions 9-43

Add Floating-Point, 64-Bit (Cont.)

Coissue

ADD_64 is a two-slot instruction. The following coissues are possible.

- A single ADD_64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4.
- A single ADD_64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4.
- Two ADD_64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4.

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SR	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_ADD_64, opcode 23 (0x17).

Add Floating-Point, 64-Bit (Cont.)

The following example coissues two ADD_64 instructions in slots 0 and 1, and 2 and 3. Example

```
Input data:
Input data 3.0 (0x4008000000000000)
Input data 6.0 (0x401800000000000)
Input data 12.0 (0x402800000000000)
mov ra.h, 1(0x40080000)
                           //high dword (Input 1)
mov rb.1, 1(0x0000000)
                           //low dword
mov rc.h, 1(0x40180000)
                           //high dword (Input 2)
mov rd.1, 1(0x0000000)
                           //low dword
mov rg.h, 1(0x40180000)
                           //high dword (Input 3)
mov rh.1, 1(0x0000000)
                           //low dword
mov ri.h, 1(0x40280000)
                           //high dword (Input 4)
mov rj.1, 1(0x0000000)
                           //low dword
Issue instructions:
ADD_64 re.x ra.h rc.h; //can be any vector element
ADD_64 rf.y rb.l rd.l; //can be any vector element
ADD_64 rk.z rg.h ri.h; //can be any vector element
ADD_64 rl.w rh.l rj.l; //can be any vector element
Result:
Input 1 + Input 2 = 3.0 + 6.0 = 9.0 \quad (0x402200000000000)
Input 3 + \text{Input } 4 = 6.0 + 12.0 = 18.0 \ (0x403200000000000)
re.x = 0x00000000
                      (LSB of Input1 and Input2 add result)
rf.y = 0x40220000
                      (MSB of Input1 and Input2 add result)
rk.z = 0x00000000
                      (LSB of Input3 and Input4 add result)
rl.w = 0x40320000
                      (MSB of Input3 and Input4 add result)
```

Input Modifiers Input modifiers (Section 4.7.2, "Input Modifiers," page 4-10) can be applied to the source operands during the destination X element (slot 0) or Z element (slot 2). These slots contain the sign bits of the sources.

Output Modifiers Output modifiers (Section 4.9.1, "Output Modifiers," page 4-25) can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

> ALU Instructions 9-45

Add Integer

Instructions ADD_INT

Description Integer add, based on signed or unsigned integer operands.

dst = src0 + src1;

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_ADD_INT, opcode 52 (0x34).

AND Bitwise

Instructions AND_INT

Description Logical bit-wise AND.

dst = src0 & src1;

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		M	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S 0 R	SRO	CO_:	SEL	≣			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_AND_INT, opcode 48 (0x30).

Scalar Arithmetic Shift Right

Instructions ASHR_INT


Description Scalar arithmetic shift right. The sign bit is shifted into the vacated locations. src1 is

interpreted as an unsigned integer. If srcl is > 31, the result is either 0 or -1, depending on

the sign of src0.

dst = src0 >> src1

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_ASHR_INT, opcode 112 (0x70).

Floating-Point Ceiling

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRO	C0_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_CEIL, opcode 18 (0x12).

Floating-Point Conditional Move If Equal

Instructions

CMOVE

Description

Floating-point conditional move if equal.

```
If (src0 == 0.0f) {
    dst = src1;
}
Else {
    dst = src2;
}
```

Compares the first source operand with floating-point zero, and copies either the second or third source operand to the destination operand based on the result. Execution can be conditioned on a predicate set by the previous ALU instruction group. If the condition is not satisfied, the instruction has no effect, and control is passed to the next instruction.

The instruction specifies which one of four data elements in a four-element vector is operated on, and the result can be stored in any of the four elements of the destination GPR. Operands can be accessed using absolute addresses, or an index in a GPR or the address register (AR).

A fog value can be exported by merging a transcendental ALU result into the low-order bits of the vector destination. The active Mask and predicate bit can be updated by the result.

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field

ALU_INST == OP3_INST_CMOVE, opcode 24 (0x18).

Integer Conditional Move If Equal

Instructions

CMOVE_INT

Description

Integer conditional move if equal, based on signed or unsigned integer operand. Compare CMOVE on page 9-50.

```
If (src0 == 0x0) {
    dst = src1;
}
Else {
    dst = src2;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_CMOVE_INT, opcode 28 (0x1C).

Floating-Point Conditional Move If Greater Than Or Equal

Instructions

CMOVGE

Description

Floating-point conditional move if greater than or equal. Compare CMOVE on page 9-50.

```
If (src0 >= 0.0f) {
   dst = src1;
Élse {
     dst = src2;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_CMOVGE, opcode 26 (0x1A).

Integer Conditional Move If Greater Than Or Equal

Instructions

CMOVGE_INT

Description

Integer conditional move if greater than or equal, based on signed integer operand. Compare CMOVE on page 9-50.

```
If (src0 >= 0x0) {
   dst = src1;
Élse {
   dst = src2;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_CMOVGE_INT, opcode 30 (0x1E).

9-53 **ALU Instructions**

Floating-Point Conditional Move If Greater Than

Instructions

CMOVGT

Description

Floating-point conditional move if greater than. Compare CMOVE on page 9-50.

```
If (src0 > 0.0f) {
    dst = src1;
Élse {
     dst = src2;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_CMOVGT, opcode 25 (0x19).

Integer Conditional Move If Greater Than

Instructions

CMOVGT_INT

Description

Integer conditional move if greater than, based on signed integer operand. Compare CMOVE on page 9-50.

```
If (src0 > 0x0) {
    dst = src1;
}
Else {
    dst = src2;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_CMOVGT_INT, opcode 29 (0x1D).

Scalar Cosine

Instructions COS

Description Scalar cosine. Valid input domain [-PI, +PI].

dst = ApproximateCos(src0);

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_COS, opcode 111 (0x6F).

Cube Map

Instructions

CUBE

Description

Cubemap, using two operands ($\texttt{src0} = \texttt{Rn.zzxy}, \, \texttt{src1} = \texttt{Rn.yxzz}$). This reduction instruction must be executed on all four elements of a single vector. Reduction operations compute only one output, so the values in the output modifier (OMOD) and output clamp (CLAMP) fields must be the same for all four instructions. OMOD and CLAMP do not affect the Direct3D FaceID in the resulting W vector element.

This instruction is not available in the ALU. Trans unit.

```
dst.W = FaceID;
dst.Z = 2.0f * MajorAxis;
dst.Y = S cube coordinate;
dst.X = T cube coordinate;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	C0_	SEL	≣			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_CUBE, opcode 82 (0x52).

Four-Element Dot Product

Instructions

DOT4

Description

Four-element dot product. This reduction instruction must be executed on all four elements of a single vector. Reduction operations compute only one output, so the values in the output modifier (OMOD) and output clamp (CLAMD) fields must be the same for all four instructions.

Only the PV.X register element holds the result of this operation, and the processor selects this swizzle code in the bypass operation.

This instruction is not available in the ALU.Trans unit.

```
dst = srcA.W * srcB.W +
srcA.Z * srcB.Z +
srcA.Y * srcB.Y +
srcA.X * srcB.X;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_	INS	īΤ		ОМ	IOD		W M	U P	υEΣ	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R		;	SRO	CO_:	SEL	•			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_DOT4, opcode 80 (0x50).

Four-Element Dot Product, IEEE

Instructions

DOT4_IEEE

Description

Four-element dot product that uses IEEE rules for zero times anything. This reduction instruction must be executed on all four elements of a single vector. Reduction operations compute only one output, so the values in the output modifier (OMOD) and output clamp (CLAMP) fields must be the same for all four instructions.

Only the PV.X register element holds the result of this operation, and the processor selects this swizzle code in the bypass operation.

This instruction is not available in the ALU. Trans unit.

```
dst = srcA.W * srcB.W +
srcA.Z * srcB.Z +
srcA.Y * srcB.Y +
srcA.X * srcB.X;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_DOT4_IEEE, opcode 81 (0x51).

Scalar Base-2 Exponent, IEEE

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 Z	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S 0 R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_EXP_IEEE, opcode 97 (0x61).

Floating-Point Floor

```
Instructions FLOOR

Description Floating-point floor.

dst = TRUNC(src0);
   If ((src0 < 0.0f) && (src0 != dst)) {
      dst += -1.0f;
   }</pre>
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	00 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_FLOOR, opcode 20 (0x14).


Floating-Point To Integer

Instructions FLT_TO_INT

Floating-point input is converted to a signed integer value using truncation. If the value does fit in 32 bits, the low-order bits are used. Description

dst = (int)src0

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_FLT_TO_INT, opcode 107 (0x6B).

Floating-Point 32-Bit To Floating-Point 64-Bit

Instructions

FLT32_TO_FLT64

Description

Floating-point 32-bit convert to 64-bit floating-point. The instruction converts src0.X or src0.Z to a 64-bit double-precision floating-point value and places the result in dst.YX or dst.ZW, respectively. If the source value does fit in 32 bits, the low-order bits are used.
Using values outside the specified range produces undefined results.

A 32-bit NaN source is handled specially. The sign is copied, the mantissa is copied into bits [52:30], and the exponent is forced to 0x7FF. The result for a NaN source is a NaN with the same sign, and the single-precision mantissa is the MSB of the double-precision mantissa.

```
dst = src0;
mant = mantissa(src0)
exp = exponent(src0)
sign = sign(src0)
e = exp + (1023-127);
if (exp==0xFF)
                     //src0 is inf or a NaN
   If (mant!=0x0)
                     //src0 is a NaN
       dst = {sign, 0x7FF, {mant,29'b0}}; //29 low-order bits are zero
                       //src0 is inf
   else
       dst = (sign) ? 0xFFF000000000000 : 0x7FF000000000000;
                      //src0 is zero or a denorm
else if (exp==0x0)
   dst = (sign) ? 0x8000000000000000 : 0x0;
else
                         //src0 is a valid floating-point value
   m = mant << 29;
   m = (e << 52);
   m = (sign << 63);
   dst = m;
}
```

Table 9.2 Result of FLT32 TO FLT64 Instruction

					src0)				
-inf	-F ¹	-1.0	-denorm	-0	+0	+denorm	+1.0	+F ¹	+inf	NaN
-inf	-F	-1.0	-0.0	-0.0	+0.0	+0.0	+1.0	+F	+inf	NaN ²

- 1. F is a finite floating-point value.
- 2. The hardware propagates a 32-bit input NaN to the output. So if the input is a 32-bit -/+ signaling NaN, the output is a 64-bit -/+ signaling NaN. A 32-bit -/+ quiet NaN returns a 64 bit -/+ quiet NaN. A 32-bit 0xFFC00000 NaN returns a 64 bit NaN64 (0xFFF800000000000).

Coissue

FLT32_TO_FLT64 is a two-slot instruction. The following coissue scenarios are possible:.

- A single FLT32_TO_FLT64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4.
- A single FLT32_TO_FLT64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4.
- Two FLT32_TO_FLT64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4.

Floating-Point 32-Bit To Floating-Point 64-Bit (Cont.)

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_FLT32_TO_FLT64, opcode 29 (0x1D).

Example

The following example coissues two FLT32_TO_FLT64 instructions in slots 0 and 1, and 2 and 3:

Input data:

```
Input data 0.5f (0x3F000000)
Input data 1.0f (0x3F800000)
```

Issue instructions:

Result:

```
flt32_to_flt64(0.5f) = 0.5 (0x3FE00000000000000)
flt32_to_flt64(1.0f) = 1.0 (0x3FF000000000000)

re.x = 0x00000000 (LSB of output)
rf.y = 0x3FE00000 (MSB of output)
rg.z = 0x00000000 (LSB of output)
rh.w = 0x3ff00000 (MSB of output)
```

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during the destination X element (slot 0) or Z element (slot 2). These slots contain the sign bits of the sources.

Output Modifiers

Output modifiers (Section 4.9.1, on page 4-25) can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

Floating-Point 64-Bit To Floating-Point 32-Bit

Instructions

FLT64_TO_FLT32

Description

Floating-point 64-bit convert to 32-bit floating-point. The instruction converts src0.YX or src0.WZ to a 32-bit single-precision floating-point value in dst.X or dst.Z, respectively. If the result does fit in 32 bits, the low-order bits are used.

```
dst = src0;
mant = mantissa(src0)
exp
     = exponent(src0)
sign = sign(src0)
if (exp==0x7FF)
                    //src0 is inf or a NaN
   if (mant==0x0)
                    //src0 is a NaN
       dst = (sign) ? 0xFFC00000 : 0x7FC00000;
   else
                      //src0 is inf
       dst = (sign) ? 0xFF800000 : 0x7F800000;
else if (exp==0x0) //src0 is zero or a denorm
   dst = (sign) ? 0x80000000 : 0x0;
                     //src0 is a valid floating-point value
else
   dst = src0;
}
```

Table 9.3 Result of FLT64 TO FLT32 Instruction

					;	src0					
-NaN	-inf	-F ¹	-1.0	-denorm	-0	+0	+denorm	+1.0	+F ¹	+inf	+NaN
0xFFC00000	-inf	-F	-1.0	-0.0	-0.0	+0.0	+0.0	+1.0	+F	+inf	0x7FC00000

1. F is a finite floating-point value.

Coissue

FLT64_TO_FLT32 is a two-slot instruction. The following coissues are possible.

- A single FLT64_TO_FLT32 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4.
- A single FLT64_TO_FLT32 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4.
- Two FLT64_TO_FLT32 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4.

Floating-Point 64-Bit To Floating-Point 32-Bit (Cont.)

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_FLT64_TO_FLT32, opcode 28 (0x1C).

Example

The following example coissues two FLT64_TO_FLT32 instructions in slots 0 and 1, and 2 and 3:.

Input data:

Result:

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during the destination X element (slot 0) or Z element (slot 2). These slots contain the sign bits of the sources.

Output Modifiers

Output modifiers (Section 4.9.1, on page 4-25) can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

Floating-Point Fractional

Instructions FRACT

Description Floating-point fractional part of source operand.

dst = src0 - FLOOR(src0);

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_FRACT$, opcode 16 (0x10).

Floating-Point Fractional, 64-Bit

Instructions

FRACT 64

Description

Gets the positive fractional part of a 64-bit floating-point value located in src0.YX or src0.WZ, and places the result in dst.YX or dst.WZ, respectively.

```
dst = src0;
mant = mantissa(src0)
     = exponent(src0)
exp
sign = sign(src0)
if (exp==0x7FF)
                     //src0 is an inf or a NaN
    If (mant==0x0)
                      //src0 is NaN
       dst = src0;
    else
                      //src0 is inf
       dst = NaN64;
    }
else if (exp==0x0) //src0 is zero or a denorm
   dst = 0x0;
                       //src0 is a float
else
   dst = src0 - floor(src0);
```

Table 9.4 Result of FRACT_64 Instruction

					sr	c0				
-inf	-F ¹	-1.0	-denorm	-0	+0	+denorm	+1.0	+F ¹	+inf	NaN
NaN64	[+0.0,+1.0)	+0	+0	+0	+0	+0	+0	[+0.0,+1.0)*	NaN64	NaN64

1. F is a finite floating-point value.

Coissue

FRACT_64 is a two-slot instruction. The following coissues are possible:.

- A single FRACT_64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4.
- A single FRACT_64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4.
- Two FRACT_64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4.

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	NST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S 0 R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

9-68

Floating-Point Fractional, 64-Bit (Cont.)

Instruction Field ALU_INST == OP2_INST_FRACT_64, opcode 123 (0x7B). Example The following example coissues two FRACT_64 instructions in slots 0 and 1, and 2 and 3. Input data: Input data 8.814369 (0x4021A0F4F077BCA7) Input data 13.113172 (0x402A39F1A0AC1721) mov ra.h, l(0x4021A0F4) //high dword (Input 1) mov rb.1, 1(0xF077BCA7) //low dword mov rc.h, 1(0x402A39F1) //high dword (Input 2) mov rd.1, 1(0xA0AC1721) // low dword Issue instructions: $FRACT_64 \; re.x \; ra.h \; //can \; be \; any \; vector \; element$ FRACT_64 rf.y rb.l //can be any vector element FRACT_64 rg.z rc.h //can be any vector element FRACT_64 rh.w rd.l //can be any vector element Result: fract64(0x4021A0F4F077BCA7) = fract64(8.814369) = 0x3FEA0F4F077BCA70(0.814369)fract64(0x402A39F1A0AC1721) = fract64(13.113172) = 0x3FBCF8D0560B9080(0.113172)re.x = 0x077BCA70 (LSB of output) rf.y = 0x3FEA0F4F (MSB of output)rg.z = 0x560B9080 (LSB of output) rh.w = 0x3FBCF8D0 (MSB of output) Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during Input Modifiers the destination X element (slot 0) or Z element (slot 2). These slots contain the sign bits of the sources. Output Modifiers

Output modifiers (Section 4.9.1, on page 4-25) can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

Split Double-Precision Floating_Point Into Fraction and Exponent

Instructions

FREXP_64

Description

Splits the double-precision floating-point value in src0.YX into separate fraction (mantissa) and exponent values. The exponent is output as a signed integer to dst.YX. The fraction, in the range (-1.0f, -0.5f] or [0.5f, 1.0f), is output as a sign-extended double-precision value to dst.WZ.

```
dst = src0;
frac_src0 = fraction(src0)
exp_src0
          = exponent(src0)
sign_src0 = sign(src0)
frac_dst = fraction(dst)
exp_dst
          = exponent(dst)
                                    //src0 is inf or NaN
if (exp_src0==0x7FF)
    exp_dst = 0xFFFFFFF;
    if (frac_src0==0x0)
                                     //src0 is inf
       frac_dst = 0xFFF8000000000000;
                                    //src0 is a NaN
    else
    {
       frac dst = src0;
else if (exp_dst==0x0)
                                   //src0 is zero or denorm
    \exp_{dst} = 0x0;
    frac_dst = {sign_src0,0x0};
                                      //src0 is a float
else
   frac_dst = {sign_src0, 0x3fe, frac_src0}; // double from (-1, -0.5] to
[0.5, 1)
   exp_dst = exp_src0 - 1023 + 1;
                                              // convert to 2's complement
```

Table 9.5 Result of FREXP_64 Instruction

			src0	
dst	-inf or +inf	-0 or +0	-denorm or +denorm	NaN
frac_dst	NaN64 ¹	{sign_src0,0}	{sign_src0,0}	src0
exp_dst	0xFFFFFFF	0	0	0xFFFFFFF

1. NaN64 = 0xFFF80000000000000

Coissue

The instruction uses four slots in an instruction group. A single FREXP_64 instruction must be issued in slots 0, 1, 2, or 3. Slot 4 can contain any other valid instruction.

Split Double-Precision Floating_Point Into Fraction and Exponent (Cont.)

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S 0 R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_FREXP_64, opcode 7 (0x7).

Example The following example issues one FREXP_64 instruction in each of slots 0, 1, 2, and 3.

For src0 = 3.0 (0x400800000000000):

mov ra.h , 1(0x40080000) //high dword (Input) mov rb.l , 1(0x00000000) //low dword

Issue instructions:

FREXP_64 rc.x ra.h; //Can be any vector element in any GPR
FREXP_64 rd.y rb.l; //Can be any vector element in any GPR
FREXP_64 re.z //Don't care about source operand (not used)
FREXP_64 rf.w //Don't care about source operand (not used)

Result:

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operand during the destination X element (slot 0). This slot contains the sign bit of the source.

Output Modifiers The instruction does not take output modifiers.


Integer To Floating-Point

Instructions INT_TO_FLT

Description Integer to floating-point. The input is interpreted as a signed integer value and converted to a floating-point value.

dst = (float) src0

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_INT_TO_FLT, opcode 108 (0x6C).

Floating-Point Pixel Kill If Equal

Instructions

KILLE

Description

Floating-point pixel kill if equal. Set kill bit. Ensure that the KILL* instruction is the last instruction in an ALU clause, because the remaining instructions executed in the clause do not reflect the updated valid state after the kill operation. Only a pixel shader (PS) can execute this instruction; the instruction is ignored in other program types.

```
If (src0 == src1) {
    dst = 1.0f;
    Killed = TRUE;
}
Else {
    dst = 0.0f;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S 0 R	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_KILLE, opcode 44 (0x2C).

Floating-Point Pixel Kill If Greater Than Or Equal

Instructions

KILLGE

Description

Floating-point pixel kill if greater than or equal. Set kill bit. Ensure that the KILL* instruction is the last instruction in an ALU clause, because the remaining instructions executed in the clause do not reflect the updated valid state after the kill operation. Only a pixel shader (PS) can execute this instruction; the instruction is ignored in other program types.

```
If (src0 >= src1) {
    dst = 1.0f;
    Killed = TRUE;
}
Else {
    dst = 0.0f;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_KILLGE, opcode 46 (0x2E).

Floating-Point Pixel Kill If Greater Than

Instructions

KILLGT

Description

Floating-point pixel kill if greater than. Set kill bit. Ensure that the KILL* instruction is the last instruction in an ALU clause, because the remaining instructions executed in the clause do not reflect the updated valid state after the kill operation. Only a pixel shader (PS) can execute this instruction; the instruction is ignored in other program types.

```
If (src0 > src1) {
    dst = 1.0f;
    Killed = TRUE;
}
Else {
    dst = 0.0f;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S 0 R	SRO	CO_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_KILLGT, opcode 45 (0x2D).

Floating-Point Pixel Kill If Not Equal

Instructions

KILLNE

Description

Floating-point pixel kill if not equal. Set kill bit. Ensure that the KILL* instruction is the last instruction in an ALU clause, because the remaining instructions executed in the clause do not reflect the updated valid state after the kill operation. Only a pixel shader (PS) can execute this instruction; the instruction is ignored in other program types.

```
If (src0 != src1) {
    dst = 1.0f;
    Killed = TRUE;
}
Else {
    dst = 0.0f;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	C0_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_KILLNE, opcode 47 (0x2F).

Combine Separate Fraction and Exponent into Double-precision

Instructions

LDEXP_64

Description

The LDEXP_64 instruction gets a 52-bit mantissa from the double-precision floating-point value in src1.YX and a 32-bit integer exponent in src0.X, and multiplies the mantissa by $2^{exponent}$. The double-precision floating-point result is stored in dst.YX.

```
dst = src1 * 2^src0
mant = mantissa(src1)
exp
     = exponent(src1)
sign = sign(src1)
if (exp==0x7FF)
                             //srcl is inf or a NaN
    dst = src1;
    else if (exp==0x0)
                              //src1 is zero or a denorm
    dst = (sign) ? 0x8000000000000000 : 0x0;
else
                                //srcl is a float
    exp+= src0;
   if (exp >= 0x7FF)
                                    //overflow
       dst = {sign,inf};
    if (src0<=0)
                              //underflow
       dst = {sign, 0};
    mant = (exp << 52);
    mant |= (sign<<63);
    dst = mant;
}
```

Table 9.6 Result of LDEXP_64 Instruction

			src0		
src1	-/+inf	-/+denorm	-/+0	-/+F ¹	NaN
-/+I ²	-/+inf	-/+0	-/+0	src1 * (2^src0)	src0
Not -/+I	-/+inf	-/+0	-/+0	invalid result	src0

- 1. F is a finite floating-point value.
- 2. I is a valid 32-bit integer value.

Coissue

LDEXP_64 is a two-slot instruction. The following coissues are possible:

A single LDEXP_64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4.

A single LDEXP_64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4.

Two LDEXP_64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4.

Combine Separate Fraction and Exponent into Double-precision (Cont.)

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_LDEXP_64, opcode 122 (0x7A).

Example The following example coissues two LDEXP_64 instructions in slots 0 and 1, and 2 and 3.

Input data:

```
Input data (x1) 0x47F000006FC6A731
Input data (e1) 0x2C6
Input data (x2) 0xC7EFFFFEE072B19F
Input data (e2) 0x15E
mov ra.h, l(0x47F00000)
                          //high dword x1(Input 1)
mov rb.1, 1(0x6FC6A731)
                           //low dword
mov rc.h, l(0xC7EFFFFE)
                           //high dword x2(Input 2)
mov rd.1, 1(0xE072B19F)
                           //low dword
mov rj.h, 1(0x2C6)
                           //e1
mov rk.1, 1(0x15E)
                           //e2
Issue instructions:
LDEXP_64 re.x ra.h rj.h
                          //can be any vector element
                          //can be any vector element
LDEXP_64 rf.y rb.l rj.h
LDEXP_64 rg.z rc.h rk.l
                          //can be any vector element
LDEXP_64 rh.w rd.l rk.l
                          //can be any vector element
```

Result:

re.x = 0x6FC6A731 (output LSB)
rf.y = 0x74500000 (output MSB)
rg.z = 0xE072B19F (output LSB)
rh.w = 0xDDCFFFFE (output MSB)

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the src0 operand during the destination X element (slot 0) or Z element (slot 2). These slots contain the sign bits of the sources. The src1 operand is an integer and does not accept modifiers.

Output Modifiers

Output modifiers (Section 4.9.1, on page 4-25) can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

Scalar Base-2 Log

Instructions
LOG_CLAMPED

Description
Scalar base-2 log.

If (src0 == 1.0f) {
 dst = 0.0f;
}
Else {
 dst = LOG_IEEE(src0)
 // clamp dst
 if (dst == -INFINITY) {
 dst = -MAX_FLOAT;
}

Microcode

С	DE	D R	DST_GPR				E	3S	ALU		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4		
L	PS		IM	S 1 N	S1E	S 1 R		SRO	C1_SEL	S 0 N	S0E	S O R	SRO	CO_	SEL	=			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_LOG_CLAMPED, opcode 98 (0x62).

Scalar Base-2 IEEE Log

Instructions
LOG_IEEE

Description
Scalar Base-2 IEEE log.

If (src0 == 1.0f) {
 dst = 0.0f;
}
Else {
 dst = ApproximateLog2(src0);

Microcode

С	DE	D DST_GPR					BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_LOG_IEEE$, opcode 99 (0x63).

Scalar Logical Shift Left


Instructions LSHL_INT

Description Scalar logical shift left. Zero is shifted into the vacated locations. src1 is interpreted as an

unsigned integer. If src1 is > 31, then the result is 0.

dst = src0 << src1

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_LSHL_INT, opcode 114 (0x72).


Scalar Logical Shift Right

Instructions LSHR_INT

Scalar logical shift right. Zero is shifted into the vacated locations. src1 is interpreted as an unsigned integer. If src1 is > 31, then the result is 0. Description

dst = src0 << src1

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == $OP2_INST_LSHR_INT$, opcode 113 (0x71).

Floating-Point Maximum

Instructions MAX

Description Floating-point maximum.

If (src0 >= src1) {
 dst = src0;
 }
 Else {
 dst = src1;
 }

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S O Z	S0E	SOR	SR	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MAX, opcode 3 (0x3).

Floating-Point Maximum, DirectX 10

Instructions

MAX DX10

Description

Floating-point maximum. This instruction uses the DirectX 10 method of handling of NaNs.

```
If (src0 >= src1) {
    dst = src0;
}
Else {
    dst = src1;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MAX_DX10, opcode 5 (0x5).

Integer Maximum

Instructions

MAX INT

Description

Integer maximum, based on signed integer operands.

```
If (src0 >= src1) {
    dst = src0;
Élse {
     dst = src1;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_MAX_INT$, opcode 54 (0x36).

9-85 **ALU Instructions**

Unsigned Integer Maximum

Instructions

MAX_UINT

Description

Integer maximum, based on unsigned integer operands.

```
If (src0 >= src1) {
    dst = src0;
flse {
     dst = src1;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MAX_UINT, opcode 56 (0x38).

Four-Element Maximum

Instructions

MAX4

Description

Four-element maximum. The result is replicated in all four vector elements. This reduction instruction must be executed on all four elements of a single vector. Reduction operations compute only one output, so the values in the output modifier (OMOD) and output clamp (CLAMP) fields must be the same for all four instructions.

Only the PV.X register element holds the result of this operation, and the processor selects this swizzle code in the bypass operation.

This instruction is not available in the ALU. Trans unit.

dst = max(srcA.W, srcA.Z, srcA,Y, srcA.X);

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SR	C0_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MAX4, opcode 83 (0x53).

9-87 **ALU Instructions**

Floating-Point Minimum

Instructions

MIN

Description

Floating-point minimum.

```
If (src0 < src1) {
    dst = src0;
}
Else {
    dst = src1;
}</pre>
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_MIN, opcode 4 (0x4).$

Floating-Point Minimum, DirectX 10

Instructions MIN_DX10

Description

Floating-point minimum. This instruction uses the DirectX 10 method of handling of NaNs.

```
If (src0 < src1) {
    dst = src0;</pre>
Élse {
      dst = src1;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		M	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MIN_DX10, opcode 6 (0x6).

9-89 **ALU Instructions**

Signed Integer Minimum

Instructions

MIN_INT

Description

Integer minimum, based on signed integer operands.

```
If (src0 < src1) {
    dst = src0;</pre>
flse {
     dst = src1;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	o o z	S0E	S 0 R	SR	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MIN_INT, opcode 55 (0x37).

Unsigned Integer Minimum

Instructions

MIN_UINT

Description

Integer minimum, based on unsigned integer operands.

```
If (src0 < src1) {
    dst = src0;</pre>
Élse {
      dst = src1;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_MIN_UINT$, opcode 57 (0x39).

9-91 **ALU Instructions**

Copy To GPR

Instructions

MOV

Description

Copy a single operand from a GPR, constant, or previous result to a GPR.

MOV can be used as an alternative to the NOP instruction. Unlike NOP, which does not preserve the current PV or PS register value in the slot in which it executes, a MOV can be made to preserve PV and PS register values if the it is performed with a disabled write mask.

dst = src0

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SR	C0_	SEL	•			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MOV, opcode 25 (0x19).

Copy Rounded Floating-Point To Integer in AR and GPR

Instructions

MOVA

Description

Round floating-point to the nearest integer in the range [-256, +255], and copy the result to the address register (AR) and to a GPR.

When the destination is a GPR, the destination contains a 1-element scalar address that is used for GPR-relative addressing in the ALU. This GPR-index state only persists for one ALU clause, and it is only available for relative addressing within the ALU (it is not available for relative texture-fetch, vertex-fetch, or export addressing).

When the destination is the AR register, the instruction copies the four elements of a source GPR into the AR register; they are used as the index value for constant-file relative addressing (constant waterfalling). The MOVA* instructions write vector elements of the AR register. They do not need to execute on all of the ALU.[X,Y,Z,W] operands at the same time. One ALU.[X,Y,Z,W] unit can execute a MOVA* operation while other ALU.[X,Y,Z,W] units execute other operations. Software can issue up to four MOVA* instructions in a single instruction group to change all four elements of the AR register. MOVA* issued in ALU.X writes AR.X regardless of any GPR write mask used. Predication is supported.

MOVA* instructions must not be used in an instruction group that uses GPR or AR indexing in any slot (even slots that are not executing MOVA*, and even for an index not being changed by MOVA*). To perform this operation, split it into two separate instruction groups: the first performing a MOV with GPR-indexed source into a temporary GPR, and the second performing the MOVA* on the temporary GPR.

MOVA* instructions produce undefined output values. To inhibit a GPR destination write, clear the WRITE_MASK field for the MOVA* instruction. Do not use the corresponding PV vector element(s) in the following ALU instruction group.

```
dst = Undefined
dstF = FLOOR(src0 + 0.5f);
If (dstF >= -256.0f) {
    dstF = dstF;
}
Else {
    dstF = -256.0f;
}
If (dstF > 255.0f) {
    dstF = -256.0f;
}
dstI = truncate_to_int(dstF);
Export(dstI); // signed 9-bit integer
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	z o w	S0E	S O R	SRO	CO_:	SEL	≣			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MOVA, opcode 21 (0x15).

Copy Truncated Floating-Point To Integer in AR and GPR

Instructions

MOVA FLOOR

Description

Truncate the floating-point to the nearest integer in the range [-256, +255], and copy the result to the address register (AR) and to a GPR. See MOVA on page 9-93 for additional

```
dst = Undefined
dstF = FLOOR(src0);
If (dstF >= -256.0f) {
   dstF = dstF;
Élse {
   dstF = -256.0f;
If (dstF > 255.0f) {
   dstF = -256.0f;
dstI = truncate_to_int(dstF);
Export(dstI); // signed 9-bit integer
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	N O R	SR	CO_:	SEL	=			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MOVA_FLOOR, opcode 22 (0x16).

Copy Signed Integer To Integer in AR and GPR

Instructions

MOVA_INT

Description

Clamp the signed integer to the range [-256, +255], and copy the result to the address register (AR) and to a GPR. See MOVA on page 9-93 for additional details.

```
dst = Undefined;
dstI = src0;
If (dstI < -256) {
   dstI = 0x800; //-256</pre>
if (dstI > 0xFF) {
    dstI = 0x800^{\circ} //-256
Export(dstI); // signed 9-bit integer
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O S	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MOVA_INT, opcode 24 (0x18).

9-95 **ALU Instructions**

Floating-Point Multiply

Instructions MUL

Description Floating-point multiply. Zero times anything equals zero.

dst = src0 * src1;

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field $ALU_INST == OP2_INST_MUL$, opcode 1 (0x1).

Floating-Point Multiply, 64-Bit

Instructions

MUL 64

Description

Floating-point 64-bit multiply. Multiplies a double-precision value in src0.YX by a double-precision value in src1.YX, and places the lower 64 bits of the result in dst.YX.

dst = src0 * src1;

Table 9.7 Result of MUL_64 Instruction

						src1					
src0	-inf	-F ¹	-1.0	-denorm	-0	+0	+denorm	+1.0	+F ¹	+inf	NaN ²
-inf	+inf	+inf	+inf	NaN64	NaN64	NaN64	NaN64	-inf	-inf	-inf	src1 (NaN64)
-F	+inf	+F	-src0	+0	+0	-0	-0	src0	-F	-inf	src1 (NaN64)
-1.0	+inf	-src1	+1.0	+0	+0	-0	-0	-1.0	-src1	-inf	src1 (NaN64)
-denorm	NaN64	+0	+0	+0	+0	-0	-0	-0	-0	NaN64	src1 (NaN64)
-0	NaN64	+0	+0	+0	+0	-0	-0	-0	-0	NaN64	src1 (NaN64)
+0	NaN64	-0	-0	-0	-0	+0	+0	+0	+0	NaN64	src1 (NaN64)
+denorm	NaN64	-0	-0	-0	-0	+0	+0	+0	+0	NaN64	src1 (NaN64)
+1.0	-inf	src1	-1.0	-0	-0	+0	+0	+1.0	src1	+inf	src1 (NaN64)
+F	-inf	-F	-src0	-0	-0	+0	+0	src0	+F	+inf	src1 (NaN64)
+inf	-inf	-inf	-inf	NaN64	NaN64	NaN64	NaN64	+inf	+inf	+inf	src1 (NaN64)
NaN	src0 (NaN64)										

^{1.} F is a finite floating-point value.

$$(A * B) == (B * A)$$

Coissue

The MUL_64 instruction is a four-slot instruction. Therefore, a single MUL_64 instruction can be issued in slots 0, 1, 2, and 3. Slot 4 can contain any other valid instruction.

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S 0 R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

^{2.} NaN64 = 0xFFF800000000000. An NaN64 is a propagated NaN value from the input listed.

Floating-Point Multiply, 64-Bit (Cont.)

Instruction Field ALU_INST == $OP2_INST_MUL_64$, opcode 27 (0x1B). Example The following example coissues one MUL_64 instruction in slots 0, 1, 2, and 3: Input data: Input data 3.0 (0x400800000000000) Input data 6.0 (0x401800000000000) mov ra.h, 1(0x40080000) //high dword (Input 1) mov rb.1, 1(0x0000000) //low dword mov rc.h, 1(0x40180000) //high dword (Input 2) mov rd.1, 1(0x00000000) //low dword Issue instruction: MUL_64 re.x ra.h rc.h; //can be any vector element MUL_64 rf.y ra.h rc.h; //can be any vector element MUL_64 rg.z ra.h rc.h; //can be any vector element MUL_64 rh.w rb.l rd.l; //can be any vector element Result: 3.0 * 6.0 = 18.0 (0x403200000000000)re.x = 0x00000000(LSB of Input 1 and Input 2 mul64 result) rf.y = 0x40320000(MSB of Input 1 and Input 2 mul64 result)

The hardware puts the result in two different slot pairs, as shown above.

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during the destination X element (slot 0), Y element (slot 1), or Z element (slot 2). These slots contain the sign bits of the sources.

(LSB of Input 1 and Input 2 mul64 result) (MSB of Input 1 and Input 2 mul64 result)

Output Modifiers

Output modifiers (Section 4.9.1, on page 4-25) can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

rq.z = 0x00000000

rh.w = 0x40320000

Floating-Point Multiply, IEEE

Instructions MUL_IEEE

Description Floating-point multiply. Uses IEEE rules for zero times anything.

dst = src0 * src1;

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 ${\it Instruction Field} \quad {\tt ALU_INST} \ == \ {\tt OP2_INST_MUL_IEEE}, \ opcode \ 2 \ (0x2).$

Scalar Multiply Emulating LIT Operation

Instructions

MUL LIT

Description

Scalar multiply with result replicated in all four vector elements. It is used primarily when emulating a LIT operation. Zero times anything is zero.

A LIT operation takes an input vector containing information about shininess and normals to the light, and it computes the diffuse and specular light components using Blinn's lighting equation, which is implemented as follows.

```
t1.y = max (src.x, 0)
t1.x_w -= 1
t1.z = log_clamp( src.y)
t1.w = mul_lit( src.z, t1.z, src.x)
t1.z = exp(t1.z)
dst = t1
```

The pseudocode for the $\texttt{MUL_LIT}$ instruction is:

```
If ((src1 == -MAX_FLOAT) ||
    (src1 == -INFINITY) ||
    (src1 is NaN) ||
    (src2 <= 0.0f) ||
    (src2 is NaN)) {
    dst = -MAX_FLOAT;
}
Else {
    dst = src0 * src1;
}</pre>
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP3_INST_MUL_LIT, opcode 12 (0xC).

Scalar Multiply Emulating LIT, Divide By 2

Instructions

MUL_LIT_D2

Description

A MUL_LIT operation, followed by divide by 2.

The pseudocode for the $\mathtt{MUL_LIT}$ instruction is:

```
If ((src1 == -MAX_FLOAT) ||
      (src1 == -INFINITY) ||
     (src1 is NaN) |
     (src2 <= 0.0f)
     (src2 is NaN))
    dst = -MAX_FLOAT * .5;
}
Else {
    dst = (src0 * src1) * .5;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_MUL_LIT_D2, opcode 15 (0xF).

9-101 **ALU Instructions**

Scalar Multiply Emulating LIT, Multiply By 2

Instructions

MUL_LIT_M2

Description

A MUL_LIT operation, followed by multiply by 2.

The pseudocode for the $\mathtt{MUL_LIT}$ instruction is:

```
If ((src1 == -MAX_FLOAT) ||
      (src1 == -INFINITY) ||
    (src1 is NaN)
    (src2 \ll 0.0f)
    (src2 is NaN))
    dst = -MAX_FLOAT * 2;
flse {
    dst = (src0 * src1) * 2;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_MUL_LIT_M2, opcode 13 (0xD).

Scalar Multiply Emulating LIT, Multiply By 4

Instructions

MUL_LIT_M4

Description

A MUL_LIT operation, followed by multiply by 4.

The pseudocode for the $\texttt{MUL_LIT}$ instruction is:

```
If ((src1 == -MAX_FLOAT) ||
      (src1 == -INFINITY) ||
     (src1 is NaN) |
     (src2 <= 0.0f)
     (src2 is NaN))
    dst = -MAX_FLOAT * 4;
}
Else {
    dst = (src0 * src1) * 4;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_MUL_LIT_M4, opcode 14 (0xE).

9-103 **ALU Instructions**

Floating-Point Multiply-Add

Instructions MULADD

Description Floating-point multiply-add (MAD).

dst = src0 * src1 + src2;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_MULADD, opcode 16 (0x10).

Floating-Point Multiply-Add, 64-Bit

Instructions MULADD_64

Description Floating-point 64-bit multiply-add. Multiplies the double-precision value in src0.YX by the

double-precision value in src1.YX, adds the lower 64 bits of the result to a double-precision value in src2.YX, and places this result in dst.YX and dst.WZ.

dst = src0 * src1 + src2;

Table 9.8 Result of MULADD_64 Instruction (IEEE Single-Precision Multiply)

						src1					
src0	-inf	-F ¹	-1.0	-denorm	-0	+0	+denorm	+1.0	+F ¹	+inf	NaN ²
-inf	+inf	+inf	+inf	NaN64	NaN64	NaN64	NaN64	-inf	-inf	-inf	src1 (NaN64)
-F	+inf	+F	-src0	+0	+0	-0	-0	src0	-F	-inf	src1 (NaN64)
-1.0	+inf	-src1	+1.0	+0	+0	-0	-0	-1.0	-src1	-inf	src1 (NaN64)
-denorm	NaN64	+0	+0	+0	+0	-0	-0	-0	-0	NaN64	src1 (NaN64)
-0	NaN64	+0	+0	+0	+0	-0	-0	-0	-0	NaN64	src1 (NaN64)
+0	NaN64	-0	-0	-0	-0	+0	+0	+0	+0	NaN64	src1 (NaN64)
+denorm	NaN64	-0	-0	-0	-0	+0	+0	+0	+0	NaN64	src1 (NaN64)
+1.0	-inf	src1	-1.0	-0	-0	+0	+0	+1.0	src1	+inf	src1 (NaN64)
+F	-inf	-F	-src0	-0	-0	+0	+0	src0	+F	+inf	src1 (NaN64)
+inf	-inf	-inf	-inf	NaN64	NaN64	NaN64	NaN64	+inf	+inf	+inf	src1 (NaN64)
NaN	src0 (NaN64)										

- 1. F is a finite floating-point value.
- 2. NaN64 = 0xFFF800000000000. An NaN64 is a propagated NaN value from the input listed.

Floating-Point Multiply-Add, 64-Bit (Cont.)

Table 9.9 Result of MULADD_64 Instruction (IEEE Add)

					src1				
src0	-inf	-F ¹	-denorm	-0	+0	+denorm	+F ¹	+inf	NaN ²
-inf	-inf	-inf	-inf	-inf	-inf	-inf	-inf	NaN64	src1 (NaN64)
-F	-inf	-F	src0	src0	src0	Src0	+-F or +0	+inf	src1(NaN64)
-denorm	-inf	src1	-0	-0	+0	+0	src1	+inf	src1 (NaN64)
-0	-inf	src1	-0	-0	+0	+0	src1	+inf	src1 (NaN64)
+0	-inf	src1	+0	+0	+0	+0	src1	+inf	src1 (NaN64)
+denorm	-inf	src1	+0	+0	+0	+0	src1	+inf	src1 (NaN64)
+F	-inf	+-F or +0	src0	src0	src0	Src0	+F	+inf	src1 (NaN64)
+inf	NaN64	+inf	src1 (NaN64)						
NaN	src0 (NaN64)								

- 1. F is a finite floating-point value.
- 2. NaN64 = 0xFFF8000000000000. An NaN64 is a propagated NaN value from the input listed.

Coissue

The MULADD_64 instruction is a four-slot instruction. Therefore, a single MULADD_64 instruction can be issued in slots 0, 1, 2, and 3. Slot 4 can contain any other valid instruction.

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS	IM		S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Fields ALU_INST == OP3_INST_MULADD_64, opcode 8 (0x8).

ALU_INST == OP3_INST_MULADD_64_M2, opcode 9 (0x9).
ALU_INST == OP3_INST_MULADD_64_M4, opcode 10 (0xA).
ALU_INST == OP3_INST_MULADD_64_D2, opcode 11 (0xB).

Floating-Point Multiply-Add, 64-Bit (Cont.)

Example

```
The following example coissues one MULADD_64 instruction in slots 0, 1, 2, and 3:
Input data:
Input data 3.0 (0x400800000000000)
Input data 6.0 (0x401800000000000)
Input data 12.0 (0x402800000000000)
mov ra.h, 1(0x40080000)
mov rb.1, 1(0x00000000)
                            //high dword (Input 1)
                            //low dword
mov rc.h, 1(0x40180000)
                            //high dword (Input 2)
mov rd.1, 1(0x0000000)
                            //low dword
mov re.h, 1(0x40280000)
mov rf.l, 1(0x00000000)
                            //high dword (Input 3)
                            //low dword
Issue instruction:
MULADD_64 rg.x ra.h rc.h re.h; //can be any vector element
MULADD_64 rh.y ra.h rc.h re.h; //can be any vector element
MULADD_64 ri.z ra.h rc.h re.h; //can be any vector element
MULADD_64 rj.w rb.l rd.l rf.l; //can be any vector element
(3.0 * 6.0) + 12.0 = 30.0 (0x403e00000000000)
rg.x = 0x00000000  (LSB of muladd64 result)
rh.y = 0x403e0000  (MSB of muladd64 result)
ri.z = 0x000000000 (LSB of muladd64 result)
rj.w = 0x403e0000  (MSB of muladd64 result)
```

The hardware puts the result on two different slot pairs, as shown above.

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during the destination X element (slot 0), Y element (slot 1), or Z element (slot 2). These slots contain the sign bits of the sources.

Output Modifiers

The OMOD output modifier (Section 4.9.1, on page 4-25) is not needed, because the $\texttt{MULADD_64}$ instruction has different opcodes for each of the OMOD values. The CLAMP output modifier can be applied to the destination during the destination X element (slot 0) or Z element (slot 2).

Floating-Point Multiply-Add, Divide by 2

Instructions MULADD_D2

Description Floating-point multiply-add (MAD), followed by divide by 2.

dst = (src0 * src1 + src2) *.5;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field $ALU_INST == OP3_INST_MULADD_D2$, opcode 19 (0x13).

Floating-Point Multiply-Add, Multiply by 2

Instructions MULADD_M2

Description Floating-point multiply-add (MAD), followed by multiply by 2.

dst = (src0 * src1 + src2) * 2;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS	IM		S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST $== OP3_INST_MULADD_M2$, opcode 17 (0x11).

Floating-Point Multiply-Add, Multiply by 4

Instructions MULADD_M4

Description Floating-point multiply-add (MAD), followed by multiply by 4.

dst = (src0 * src1 + src2) * 4;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS	IM		S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST $== OP3_INST_MULADD_M4$, opcode 18 (0x12).

IEEE Floating-Point Multiply-Add

Instructions MULADD_IEEE

Description Floating-point multiply-add (MAD). Uses IEEE rules for zero times anything.

dst = src0 * src1 + src2;

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

 $\label{loss_equation_loss} \textit{Instruction Field} \quad \texttt{ALU_INST} \ == \ \texttt{OP3_INST_MULADD_IEEE}, \ opcode \ 20 \ (0x14).$

IEEE Floating-Point Multiply-Add, Divide by 2

Instructions MULADD_IEEE_D2

Description Floating-point multiply-add (MAD), followed by divide by 2. Uses IEEE rules for zero times

anything.

dst = (src0 * src1 + src2) * .5;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM		S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_MULADD_IEEE_D2, opcode 23 (0x17).

IEEE Floating-Point Multiply-Add, Multiply by 2

Instructions MULADD_IEEE_M2

Description Floating-point multiply-add (MAD), followed by multiply by 2. Uses IEEE rules for zero times

anything.

dst = (src0 * src1 + src2) * 2;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

 $\label{lnstruction} \textit{Instruction Field} \quad \texttt{ALU_INST} \ == \ \texttt{OP3_INST_MULADD_IEEE_M2}, \ \mathsf{opcode} \ 21 \ (0x15).$

IEEE Floating-Point Multiply-Add, Multiply by 4

Instructions MULADD_IEEE_M4

Description Floating-point multiply-add (MAD), followed by multiply by 4. Uses IEEE rules for zero times

anything.

dst = (src0 * src1 + src2) * 4;

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU_INST (11000)	S 2 N	S2E	S 2 R	SRC2_SEL	+4
L	PS		IM		S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRC0_SEL	+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP3 (page 10-23).

Instruction Field ALU_INST == OP3_INST_MULADD_IEEE_M4, opcode 22 (0x16).

Signed Scalar Multiply, High-Order 32 Bits


Instructions MULHI_INT

Description Scalar multiplication. The arguments are interpreted as signed integers. The result

represents the high-order 32 bits of the multiply result.

dst = src0 * src1 // high-order bits

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MULHI_INT, opcode 116 (0x74).

Unsigned Scalar Multiply, High-Order 32 Bits

Instructions MULHI_UINT

Scalar multiplication. The arguments are interpreted as unsigned integers. The result represents the high-order 32 bits of the multiply result. Description

dst = src0 * src1 // high-order bits

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM		S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_:	SEL				+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MULHI_UINT, opcode 118 (0x76).


Signed Scalar Multiply, Low-Order 32-Bits

Instructions MULLO_INT

Scalar multiplication. The arguments are interpreted as signed integers. The result represents the low-order 32 bits of the multiply result. Description

dst = src0 * src1 // low-order bits

Microcode



Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == $OP2_INST_MULLO_INT$, opcode 115 (0x73).

> 9-117 **ALU Instructions**

Unsigned Scalar Multiply, Low-Order 32-Bits

Instructions MULLO_UINT

Scalar multiplication. The arguments are interpreted as unsigned integers. The result represents the low-order 32 bits of the multiply result. Description

dst = src0 * src1 // low-order bits

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM		S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_:	SEL	≣			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_MULLO_UINT, opcode 117 (0x75).

No Operation

Instructions

NOP

Description

No operation. The instruction slot is not used. NOP instructions perform no writes to GPRs, and they invalidate the PV and PS register values.

After all instructions in an instruction group are processed, any ALU. [x,y,z,W] or ALU. Trans operation that is unspecified implicitly executes a NOP instruction, thus invalidating the values in the corresponding elements of the PV and PS registers.

See the CF version of NOP on page 9-33.

dst is Undefined.

Previous dst is preserved

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	o o z	S0E	S O R	SRO	CO_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_NOP, opcode 0 (0x0).

Bit-Wise NOT

Instructions NOT_INT

Description Logical bit-wise NOT.

 $dst = \sim src0$

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SRO	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_NOT_INT$, opcode 51 (0x33).

Bit-Wise OR

Instructions OR_INT

Description Logical bit-wise OR.

dst = src0 | src1

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_OR_INT$, opcode 49 (0x31).

Predicate Counter Clear

Instructions PRED_SET_CLR

Description Predicate counter clear. Updates predicate register.

dst = +MAX_FLOAT;
predicate_result = skip;

Microcode

С	DE	D R		DS	T_GPR		BS	ALU	J_IN	NST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SR	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SET_CLR, opcode 38 (0x26).

Predicate Counter Invert

Instructions

PRED_SET_INV

Description

Predicate counter invert. Updates predicate register.

```
If (src0 == 1.0f) {
   dst = 0.0f;
     predicate_result = execute;
}
Else {
    If (src0 == 0.0f) {
        Ast = 1.0f;
    }
     }
Else {
           dst = src0;
      predicate_result = skip;
 }
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O N	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SET_INV, opcode 36 (0x24).

9-123 **ALU Instructions**

Predicate Counter Pop

Instructions

PRED_SET_POP

Description

Pop predicate counter. This updates the predicate register.

```
If (src0 <= src1) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 - src1;
    predicate_result = skip;
}</pre>
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SET_POP, opcode 37 (0x25).

Predicate Counter Restore

Instructions PRED_SET_RESTORE

Description

Predicate counter restore. Updates predicate register.

```
If (src0 == 0.0f) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SET_RESTORE, opcode 39 (0x27).

Floating-Point Predicate Set If Equal

Instructions

PRED_SETE

Description

Floating-point predicate set if equal. Updates predicate register.

```
If (src0 == src1) {
   dst = 0.0f;
   predicate_result = execute;
} Else {
   dst = 1.0f;
   predicate_result = skip;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S 0 R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETE, opcode 32 (0x20).

Floating-Point Predicate Set If Equal, 64-Bit

Instructions

PRED_SETE_64

Description

Floating-point 64-bit predicate set if equal. Updates the predicate register. Compares two double-precision floating-point numbers in <code>src0.YX</code> and <code>src1.YX</code>, or <code>src0.WZ</code> and <code>src1.WZ</code>, and returns 0x0 if <code>src0==src1</code> or <code>0xFFFFFFFFF</code>; otherwise, it returns the unsigned integer result in <code>dst.YX</code> or <code>dst.WZ</code>.

The instruction can also establish a predicate result (execute or skip) for subsequent predicated instruction execution. This additional control allows a compiler to support one-instruction issue for if-elseif operations, or an integer result for nested flow-control, by using single-precision operations to manipulate a predicate counter.

```
if (src0 == src1)
{
    dst = 0x0;
    predicate_result = execute;
}
else
{
    dst = 0xffffffff;
    predicate_result = skip;
}
```

Table 9.10 Result of PRED_SETE_64 Instruction

					src1				
src0	-inf	-F ¹	-denorm ²	-0	+0	+denorm ²	+F ¹	+inf	NaN
-inf	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-F ¹	FALSE	TRUE or FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-denorm ²	FALSE	FALSE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
-0	FALSE	FALSE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
+0	FALSE	FALSE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
+denorm ²	FALSE	FALSE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
+F ¹	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	TRUE or FALSE	FALSE	FALSE
+inf	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	TRUE	FALSE
NaN	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE

- 1. F is a finite floating-point value.
- 2. Denorms are treated arithmetically and obey rules of appropriate zero.

Coissue

PRED_SETE_64 is a two-slot instruction. The following coissues are possible:

- A single PRED_SETE_64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4, except other predicate-set instructions.
- A single PRED_SETE_64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4, except other predicate-set instructions.
- Two PRED_SETE_64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4, except other predicate-set instructions.

Floating-Point Predicate Set If Equal, 64-Bit (Cont.)

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETE_64, opcode 125 (0x7D).

Example The following examples issue a single PRED_SETE_64 instruction in two slots.

```
Input data:
```

```
Input data 6.0 (0x401800000000000) Input data 3.0 (0x4008000000000000)
```

mov ra.h, l(0x40180000) //high dword (Input 1) mov rb.1, l(0x00000000) //low dword

mov rc.h, 1(0x40080000) //high dword (Input 2)

mov rd.1, 1(0x0000000) //low dword

Issue a single PRED_SETE_64 instruction in slots 3 and 2:

PRED_SETE_64 re.x ra.h ra.h //can be any vector element PRED_SETE_64 rf.y rb.l rb.l //can be any vector element

Result:

PRED_SETE_64 (0x40180000000000000,0x401800000000000) = PRED_SETE_64 (6.0,6.0) => result = 0x0, predicate_result = execute

re.x = 0x0 rf.y = 0x0

predicate = execute

Or, issue a single PRED_SETE_64 instruction in slots 1 and 0:

PRED_SETE_64 re.z rc.h ra.h //can be any vector element PRED_SETE_64 rf.w rd.l rb.l //can be any vector element

Result:

PRED_SETE_64 (0x4008000000000000,0x401800000000000) =
PRED_SETE_64 (3.0,6.0) => result = 0xFFFFFFFF, predicate_result = skip

re.z = 0xFFFFFFFF
rf.w = 0xFFFFFFFF

predicate = skip

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during the destination X element (slot 0) and Z element (slot 2). These slots contain the sign bits of the sources.

Output Modifiers The instruction does not take output modifiers.

Integer Predicate Set If Equal

Instructions PRED_SETE_INT

Description

Integer predicate set if equal. Updates predicate register.

```
If (src0 == src1) {
    dst = 0.0f;
    SetPredicateKillReg(Execute);
}
Else {
    dst = 1.0f;
    SetPredicateKillReg (Skip);
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETE_INT, opcode 66 (0x42).

Floating-Point Predicate Counter Increment If Equal

Instructions

PRED_SETE_PUSH

Description

Floating-point predicate counter increment if equal. Updates predicate register.

```
If ( (src1 == 0.0f) && (src0 == 0.0f) ) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 + 1.0f;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETE_PUSH, opcode 40 (0x28).

Integer Predicate Counter Increment If Equal

Instructions PRED SETE PUSH INT

Description

Integer predicate counter increment if equal. Updates predicate register.

```
If ( (src1 == 0x0) \&\& (src0 == 0.0f) ) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 + 1.0f;
    predicate_result = skip;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETE_PUSH_INT, opcode 74 (0x4A).

9-131 **ALU Instructions**

Floating-Point Predicate Set If Greater Than Or Equal

Instructions

PRED_SETGE

Description

Floating-point predicate set if greater than or equal. Updates predicate register.

```
If (src0 >= src1) {
   dst = 0.0f;
   predicate_result = execute;
} Else {
   dst = 1.0f;
   predicate_result = skip;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S 0 R	SRO	C0_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETGE, opcode 34 (0x22).

Floating-Point Predicate Set If Greater Than Or Equal, 64-Bit

Instructions

PRED SETGE 64

Description

Floating-point 64-bit predicate set if greater than or equal. Updates the predicate register. Compares two double-precision floating-point numbers in src0.YX and src1.YX, or src0.WZ and src1.WZ, and returns 0x0 if src0>=src1 or 0xFFFFFFF; otherwise, it returns the unsigned integer result in dst.YX or dst.WZ.

The instruction can also establish a predicate result (execute or skip) for subsequent predicated instruction execution. This additional control allows a compiler to support one-instruction issue for if/elseif operations or an integer result for nested flow-control by using single-precision operations to manipulate a predicate counter.

```
if (src0>=src1)
{
    result = 0x0;
    predicate_result = execute;
}
else
{
    result = 0xFFFFFFFF;
    predicate_result = skip;
}
```

Table 9.11 Result of PRED_SETGE_64 Instruction

					src1				
src0	-inf	-F ¹	-denorm ²	-0	+0	+denorm ²	+F ¹	+inf	NaN
-inf	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-F ¹	TRUE	TRUE or FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-denorm ²	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
-0	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
+0	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
+denorm ²	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE	FALSE
+F ¹	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE or FALSE	FALSE	FALSE
+inf	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE
NaN	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE

- 1. F is a finite floating-point value.
- 2. Denorms are treated arithmetically and obey rules of appropriate zero.

Coissue

PRED_SETGE_64 is a two-slot instruction. The following coissues are possible:

- A single PRED_SETGE_64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4, except other predicate-set instructions.
- A single PRED_SETGE_64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4, except other predicate-set instructions.
- Two PRED_SETGE_64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4, except other predicate-set instructions.

Floating-Point Predicate Set If Greater Than Or Equal, 64-Bit (Cont.)

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S 0 R	SR	CO_:	SEL	=			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETGE_64, opcode 126 (0x7E).

Example The following examples issue a single PRED_SETGE_64 instruction in two slots:

Input data:

```
Input data => 0x401800000000000 (6.0)
Input data => 0x400800000000000 (3.0)

mov ra.h, l(0x40180000) //high dword (Input 1)
mov rb.l, l(0x00000000) //low dword
```

mov rc.h, 1(0x40080000) //high dword (Input 2)

mov rd.1, 1(0x00000000) //low dword

PRED_SETGE_64 re.x ra.h ra.h //can be any vector element PRED_SETGE_64 rf.y rb.l rb.l //can be any vector element

Issue a single PRED_SETGE_64 instruction in slots 3 and 2:

Result:

```
pred_setge64(0x4018000000000000,0x401800000000000) =
pred_setge64(6.0,6.0) => result = 0x0, predicate_result = execute
```

re.x = 0x0 rf.y = 0x0

predicate = execute

Floating-Point Predicate Set If Greater Than Or Equal, 64-Bit (Cont.)

```
Or, issue a single PRED_SETGE_64 instruction in slots 3 and 2.
                PRED_SETGE_64 re.x ra.h rc.h //can be any vector element
                PRED_SETGE_64 rf.y rb.l rd.l //can be any vector element
                Result:
                pred_setge64(0x401800000000000,0x40080000000000) =
                pred_setge64(6.0,3.0) => result = 0x0, predicate_result = execute
                re.x = 0x0
                rf.y = 0x0
                predicate = execute
                Or, issue a single PRED_SETGE_64 instruction in slots 1 and 0:
                PRED_SETGE_64 re.z rc.h ra.h //can be any vector element
                PRED_SETGE_64 rf.w rd.l rb.l //can be any vector element
                Result:
                pred_setge64(0x400800000000000,0x40180000000000) =
                pred_setge64(3.0,6.0) => result = 0xFFFFFFFF, predicate_result = skip
                re.z = 0xFFFFFFFF
                rf.w = 0xFFFFFFFF
                predicate = skip
Input Modifiers
                Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during
                the destination X element (slot 0) and Z element (slot 2). These slots contain the sign bits
                of the sources.
Output Modifiers  The instruction does not take output modifiers.
```

Integer Predicate Set If Greater Than Or Equal

Instructions PF

PRED_SETGE_INT

Description

Integer predicate set if greater than or equal. Updates predicate register.

```
If (src0 >= src1) {
    dst = 0.0f;
    SetPredicateKillReg (Execute);
}
Else {
    dst = 1.0f;
    SetPredicateKillReg (Skip);
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETGE_INT, opcode 68 (0x44).

Predicate Counter Increment If Greater Than Or Equal

Instructions

PRED_SETGE_PUSH

Description

Predicate counter increment if greater than or equal. Updates predicate register.

```
If ( (src1 >= 0.0f) && (src0 == 0.0f) ) \{
   dst = 0.0f;
   predicate_result = execute;
Else {
   dst = src0 + 1.0f;
   predicate_result = skip;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SR	CO_:	SEL	=			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 ${\it Instruction Field} \quad {\tt ALU_INST} \ == \ {\tt OP2_INST_PRED_SETGE_PUSH}, \ opcode \ 42 \ (0x2A).$

9-137 **ALU Instructions**

Integer Predicate Counter Increment If Greater Than Or Equal

Instructions

PRED_SETGE_PUSH_INT

Description

Integer predicate counter increment if greater than or equal. Updates predicate register.

```
If ( (src1 >= 0x0) && (src0 == 0.0f) ) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 + 1.0f;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	Z o W	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETGE_PUSH_INT, opcode 76 (0x4C).

Floating-Point Predicate Set If Greater Than

Instructions PRED_SETGT

Description

Floating-point predicate set if greater than. Updates predicate register.

```
If (src0 > src1) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = 1.0f;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O N	S0E	S O R	SRO	C0_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETGT, opcode 33 (0x21).

Floating-Point Predicate Set If Greater Than, 64-Bit

Instructions

PRED SETGT 64

Description

Floating-point 64-bit predicate set if greater than. Updates the predicate register. Compares two double-precision floating-point numbers in src0.YX and src1.YX, or src0.WZ, and returns 0x0 if src0>src1 or 0xFFFFFFFF; otherwise, it returns the unsigned integer result in dst.YX or dst.WZ.

The instruction can also optionally establish a predicate result (execute or skip) for subsequent predicated instruction execution. This additional control allows a compiler to support one-instruction issue for if/elseif operations, or an integer result for nested flow-control, by using single-precision operations to manipulate a predicate counter.

```
if (src0>src1)
{
    result = 0x0;
    predicate_result = execute;
}
else
{
    result = 0xFFFFFFFF;
    predicate_result = skip;
}
```

Table 9.12 Result of PRED_SETGT_64 Instruction

					src1				
src0	-inf	-F ¹	-denorm ²	-0	+0	+denorm ²	+F ¹	+inf	NaN
-inf	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-F ¹	TRUE	TRUE or FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-denorm ²	TRUE	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
-0	TRUE	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
+0	TRUE	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
+denorm ²	TRUE	TRUE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE
+F ¹	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE or FALSE	FALSE	FALSE
+inf	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	FALSE	FALSE
NaN	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE	FALSE

- 1. F is a finite floating-point value.
- 2. Denorms are treated arithmetically and obey rules of appropriate zero.

Coissue

PRED_SETGT_64 is a two-slot instruction. The following coissues are possible:

- A single PRED_SETGT_64 instruction in slots 0 and 1, and any valid instructions in slots 2, 3, and 4, except other predicate-set instructions.
- A single PRED_SETGT_64 instruction in slots 2 and 3, and any valid instructions in slots 0, 1, and 4, except other predicate-set instructions.
- Two PRED_SETGT_64 instructions in slots 0, 1, 2, and 3, and any valid instruction in slot 4, except other predicate-set instructions.

Floating-Point Predicate Set If Greater Than, 64-Bit (Cont.)

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	C0_	SEL				+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETGT_64, opcode 124 (0x7C).

Example The following examples issue a single PRED_SETGT_64 instruction in two slots:

Input data:

```
Input data 6.0 (0x4018000000000000)
Input data 3.0 (0x400800000000000)

mov ra.h, l(0x40180000) //high dword (Input 1)
mov rb.l, l(0x00000000) //low dword

mov rc.h, l(0x40080000) //high dword (Input 2)
mov rd.l, l(0x00000000) // low dword
```

Issue a single PRED_SETGT_64 instruction in slots 3 and 2:

PRED_SETGT_64 re.x ra.h rc.h //can be any vector element PRED_SETGT_64 rf.y rb.l rd.l //can be any vector element

Result:

```
pred_setgt64(0x4018000000000000,0x400800000000000) =
pred_setgt64(6.0,3.0) => result = 0x0, predicate_result = execute
re.x = 0x0
rf.y = 0x0
predicate = execute
```

Or, issue a single PRED_SETGT_64 instruction in slots 1 and 0:

PRED_SETGT_64 re.z rc.h ra.h //can be any vector element PRED_SETGT_64 rf.w rd.l rb.l //can be any vector element

Result:

```
pred_setgt64(0x400800000000000,0x401800000000000) =
pred_setgt64(3.0,6.0) => result = 0xFFFFFFFF, predicate_result = skip
re.z = 0xFFFFFFFF
rf.w = 0xFFFFFFFF
```

Input Modifiers

Input modifiers (Section 4.7.2, on page 4-10) can be applied to the source operands during the destination X element (slot 0) and Z element (slot 2). These slots contain the sign bits of the sources.

Output Modifiers The instruction does not take output modifiers.

predicate = skip

Integer Predicate Set If Greater Than

Instructions PRED_SETGT_INT

Description

Integer predicate set if greater than. Updates predicate register.

```
If (src0 > src1) {
    dst = 0.0f;
    SetPredicateKillReg (Execute);
}
Else {
    dst = 1.0f;
    SetPredicateKillReg (Skip);
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	Z o W	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETGT_INT, opcode 67 (0x43).

Predicate Counter Increment If Greater Than

Instructions PRED_SETGT_PUSH

Description

Predicate counter increment if greater than. Updates predicate register.

```
If ( (src1 > 0.0f) \&\& (src0 == 0.0f) ) {
   dst = 0.0f;
   predicate_result = execute;
Else {
   dst = src0.W + 1.0f;
   predicate_result = skip;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETGT_PUSH, opcode 41 (0x29).

9-143 **ALU Instructions**

Integer Predicate Counter Increment If Greater Than

Instructions

PRED_SETGT_PUSH_INT

Description

Integer predicate counter increment if greater than. Updates predicate register.

```
If ( (src1 > 0x0) && (src0 == 0.0f) ) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 + 1.0f;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETGT_PUSH_INT, opcode 75 (0x4B).

Integer Predicate Set If Less Than Or Equal

Instructions PRED SETLE INT

Description

Integer predicate set if less than or equal. Updates predicate register.

```
If (src0 <= src1) {
    dst = 0.0f;
    SetPredicateKillReg (Execute);
}
Else {
    dst = 1.0f;
    SetPredicateKillReg (Skip);
}</pre>
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 $\label{eq:lnst_pred_set_le_int} \textit{Instruction Field} \quad \texttt{ALU_INST} \ == \ \texttt{OP2_INST_PRED_SETLE_INT}, \ \texttt{opcode 71 (0x47)}.$

Predicate Counter Increment If Less Than Or Equal

Instructions

PRED_SETLE_PUSH_INT

Description

Predicate counter increment if less than or equal. Updates predicate register.

```
If ( (src1 <= 0x0) && (src0 == 0.0f) ) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 + 1.0f;
    predicate_result = skip;
}</pre>
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETLE_PUSH_INT, opcode 79 (0x4F).

Integer Predicate Set If Less Than Or Equal

Instructions PRED_SETLT_INT

Description

Integer predicate set if less than. Updates predicate register.

```
If (src0 < src1) {
    dst = 0.0f;
    SetPredicateKillReg (Execute);
}
Else {
    dst = 1.0f;
    SetPredicateKillReg (Skip);
}</pre>
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_PRED_SETLT_INT, opcode 70 (0x46).

Predicate Counter Increment If Less Than

Instructions

PRED_SETLT_PUSH_INT

Description

Predicate counter increment if less than. Updates predicate register.

```
If ( (src1 < 0x0) && (src0 == 0.0f) ) {
   dst = 0.0f;</pre>
    predicate_result = execute;
Élse {
    dst = src0 + 1.0f;
    predicate_result = skip;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 $\label{lnstruction} \textit{Instruction Field} \quad \texttt{ALU_INST} \ == \ \texttt{OP2_INST_PRED_SETLT_PUSH_INT}, \ \texttt{opcode} \ 78 \ (0x4E).$

Floating-Point Predicate Set If Not Equal

Instructions PRED_SETNE

Description

Floating-point predicate set if not equal. Updates predicate register.

```
If (src0 != src1) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = 1.0f;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETNE, opcode 35 (0x23).

Scalar Predicate Set If Not Equal

Instructions

PRED_SETNE_INT

Description

Scalar predicate set if not equal. Updates predicate register.

```
If (src0 != src1) {
    dst = 0.0f;
    SetPredicateKillReg (Execute);
}
Else {
    dst = 1.0f;
    SetPredicateKillReg (Skip);
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETNE_INT, opcode 69 (0x45).

Predicate Counter Increment If Not Equal

Instructions

PRED_SETNE_PUSH

Description

Predicate counter increment if not equal. Updates predicate register.

```
If ( (src1 != 0.0f) && (src0 == 0.0f) ) {
    dst = 0.0f;
    predicate_result = execute;
}
Else {
    dst = src0 + 1.0f;
    predicate_result = skip;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SR	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field

ALU_INST == OP2_INST_PRED_SETNE_PUSH, opcode 43 (0x2B).

Predicate Counter Increment If Not Equal

Instructions

PRED_SETNE_PUSH_INT

Description

Predicate counter increment if not equal. Updates predicate register.

```
If ( (src1 != 0x0) && (src0 == 0.0f) ) { dst = 0.0f;
   predicate_result = execute;
Élse {
   dst = src0 + 1.0f;
    predicate_result = skip;
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 $\label{eq:loss_pred_set_new} \textit{Instruction Field} \quad \texttt{ALU_INST} \ == \ \texttt{OP2_INST_PRED_SETNE_PUSH_INT}, \ \texttt{opcode} \ \ \textit{77} \ \ (\texttt{0x4D}).$

Scalar Reciprocal, Clamp to Maximum

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S 0 R	SRO	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIP_CLAMPED, opcode 100 (0x64).

Scalar Reciprocal, Clamp to Zero

Instructions

RECIP FF

Description

Scalar reciprocal.

```
If (src0 == 1.0f) {
   dst = 1.0f;
flse {
      dst = RECIP_IEEE(src0);
// clamp dst
if (dst == -INFINITY) {
   dst = -ZERO;
if (dst == +INFINITY) {
   dst = +ZERO;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O N	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIP_FF, opcode 101 (0x65).

Scalar Reciprocal, IEEE Approximation

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIP_IEEE, opcode 102 (0x66).

Signed Integer Scalar Reciprocal

Instructions RECIP_INT

Description Scalar integer reciprocal. The source is a signed integer. The result is a fractional signed

integer. The result for 0 is undefined.

dst = ApproximateRecip(src0);

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SR	C0_	SEL	≣			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIP_INT, opcode 119 (0x77).

Unsigned Integer Scalar Reciprocal

Instructions RECIP_UINT

Scalar unsigned integer reciprocal. The source is an unsigned integer. The result is a fractional unsigned integer. The result for 0 is undefined. Description

dst = ApproximateRecip(src0);

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O S	S0E	o o r	SRO	CO_	SEL	-			+0

Format ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIP_UINT, opcode 120 (0x78).

> 9-157 **ALU Instructions**

Scalar Reciprocal Square Root, Clamp to Maximum

Instructions

RECIPSORT_CLAMPED

Description

Scalar reciprocal square root.

```
If (src0 == 1.0f) {
   dst = 1.0f;
flse {
      dst = RECIPSQRT_IEEE(src0);
// clamp dst
if (dst == -INFINITY) {
   dst = -MAX_FLOAT;
if (dst == +INFINITY) {
    dst = +MAX_FLOAT;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIPSQRT_CLAMPED, opcode 103 (0x67).

Scalar Reciprocal Square Root, Clamp to Zero

Instructions RECIPSQRT_FF

Description

Scalar reciprocal square root.

```
If (src0 == 1.0f) {
    dst = 1.0f;
Élse {
    dst = RECIPSQRT_IEEE(src0);
// clamp dst
if (dst == -INFINITY) {
   dst = -ZERO;
if (dst == +INFINITY) {
    dst = +ZERO;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S 0 R	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIPSQRT_FF, opcode 104 (0x68).

9-159 **ALU Instructions**

Scalar Reciprocal Square Root, IEEE Approximation

Instructions RECIPSORT_IEEE

Description

Scalar reciprocal square root.

```
If (src0 == 1.0f) {
    dst = 1.0f;
}
Else {
    dst = ApproximateRecipSqrt(srcC);
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	o o z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RECIPSQRT_IEEE, opcode 105 (0x69).

Floating-Point Round To Nearest Even Integer

```
Instructions RNDNE

Description Floating-point round to nearest even integer.

dst = FLOOR(src0 + 0.5f);
   If ((FLOOR(src0)) == Even) && (FRACT(src0 == 0.5f)){
        dst -= 1.0f
   }
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	C0_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_RNDNE, opcode 19 (0x13).

Floating-Point Set If Equal

Instructions

SETE

Description

Floating-point set if equal.

```
If (src0 = src1) {
    dst = 1.0f;
}
Else {
    dst = 0.0f;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETE, opcode 8 (0x8).

Floating-Point Set If Equal DirectX 10

Instructions

SETE_DX10

Description

Floating-point set if equal, based on floating-point source operands. The result, however, is an integer.

```
If (src0 == src1) {
   dst = 0xFFFFFFF;
flse {
   dst = 0x0;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETE_DX10, opcode 12 (0xC).

9-163 **ALU Instructions**

Integer Set If Equal

Instructions

SETE_INT

Description

Integer set if equal, based on signed or unsigned integer source operands.

```
If (src0 = src1) {
    dst = 0xFFFFFFFF;
}
Else {
    dst = 0x0;
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_SETE_INT$, opcode 58 (0x3A).

Floating-Point Set If Greater Than Or Equal

}

Instructions SETGE

Description Floating-point set if greater than or equal.

If (src0 >= src1) {
 dst = 1.0f;
 }
 Else {
 dst = 0.0f;
}

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	00 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETGE, opcode 10 (0xA).

Floating-Point Set If Greater Than Or Equal, DirectX 10

Instructions

SETGE_DX10

Description

Floating-point set if greater than or equal, based on floating-point source operands. The result, however, is an integer.

```
If (src0 >= src1) {
   dst = 0xFFFFFFF;
Élse {
   dst = 0x0;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	00 O Z	S0E	o o r	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETGE_DX10, opcode 14 (0xE).

Signed Integer Set If Greater Than Or Equal

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETGE_INT, opcode 60 (0x3C).

Unsigned Integer Set If Greater Than Or Equal

Instructions

SETGE_UINT

Description

Integer set if greater than or equal, based on unsigned integer source operands.

```
If (src0 >= src1) {
    dst = 0xFFFFFFFF;
}
Else {
    dst = 0x0;
}
```

Microcode

С	DE	D R		DS.	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	=			+0

Format

ALU_DWORDO (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 ${\it Instruction Field} \quad {\tt ALU_INST} \ == \ {\tt OP2_INST_SETGE_UINT}, \ opcode \ 63 \ (0x3F).$

Floating-Point Set If Greater Than

Instructions SETGT

Description Floating-point set if greater than.

If (src0 > src1) {
 dst = 1.0f;
}
Else {
 dst = 0.0f;
}

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETGT, opcode 9 (0x9).

Floating-Point Set If Greater Than, DirectX 10

Instructions

SETGT_DX10

Description

Floating-point set if greater than, based on floating-point source operands. The result, however, is an integer.

```
If (src0 > src1) {
   dst = 0xFFFFFFF;
Élse {
   dst = 0x0;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	00 O Z	S0E	o o r	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETGT_DX10, opcode 13 (0xD).

Signed Integer Set If Greater Than

Instructions SETGT_INT

Description Integer set if greater than, based on signed integer source operands.

If (src0 > src1) {
 dst = 0xFFFFFFF;
}
Else {
 dst = 0x0;
}

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	C0_	SEL				+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 ${\it Instruction Field} \quad {\tt ALU_INST} \ == \ {\tt OP2_INST_SETGT_INT}, \ opcode \ 59 \ (0x3B).$

Unsigned Integer Set If Greater Than

Instructions

SETGT_UINT

Description

Integer set if greater than, based on unsigned integer source operands.

```
If (src0 > src1) {
   dst = 0xFFFFFFF;
flse {
     dst = 0x0;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETGT_UINT, opcode 62 (0x3E).

Floating-Point Set If Not Equal

Instructions SETNE

Description Floating-point set if not equal.

If (src0 != src1) {
 dst = 1.0f;
}
Else {
 dst = 0.0f;
}

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRC	C1_SEL	S 0 N	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field $ALU_INST == OP2_INST_SETNE$, opcode 11 (0xB).

Floating-Point Set If Not Equal, DirectX 10

Instructions

SETNE_DX10

Description

Floating-point set if not equal, based on floating-point source operands. The result, however, is an integer.

```
If (src0 != src1) {
   dst = 0xFFFFFFF;
Élse {
   dst = 0x0;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	00 O Z	S0E	o o r	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SETNE_DX10, opcode 15 (0xF).

Integer Set If Not Equal

Instructions SETNE INT

Description

Integer set if not equal, based on signed or unsigned integer source operands.

```
If (src0 != src1) {
   dst = 0xFFFFFFF;
Élse {
   dst = 0x0;
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format

ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_SETNE_INT$, opcode 61 (0x3D).

9-175 **ALU Instructions**

Scalar Sine

Instructions SIN

Description Scalar sine. Valid input domain [-PI, +PI].

dst = ApproximateSin(src0);

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M		U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S 0 R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_SIN, opcode 110 (0x6E).

Scalar Square Root, IEEE Approximation

Instructions SQRT_IEEE

Description

Scalar square root. Useful for normal compression.

```
If (src0 == 1.0f) {
    dst = 1.0f;
}
Else {
    dst = ApproximateRecipSqrt(srcC);
}
```

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 ${\it Instruction Field} \quad {\tt ALU_INST} \ == \ {\tt OP2_INST_SQRT_IEEE}, \ opcode \ 106 \ (0x6A).$

Integer Subtract

Instructions SUB_INT

Description Integer subtract, based on signed or unsigned integer source operands.

dst = src1 - src0;

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST $== OP2_INST_SUB_INT$, opcode 53 (0x35).

Floating-Point Truncate

Instructions TRUNC

Description Floating-point integer part of source operand.

dst = trunc(src0);

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S O Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_TRUNC, opcode 17 (0x11).

Unsigned Integer To Floating-point

Instructions UINT_TO_FLT

Description Unsigned integer to floating-point. The source is interpreted as an unsigned integer value,

and it is converted to a floating-point result.

dst = (float) src0

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	00 O Z	S0E	o o r	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

Instruction Field ALU_INST == OP2_INST_UINT_TO_FLT, opcode 109 (0x6D).

Bit-Wise XOR

Instructions XOR_INT

Description Logical bit-wise XOR.

dst = src0 ^ src1

Microcode

С	DE	D R		DS ⁻	T_GPR		BS	ALU	J_IN	IST		OMOD	W M	U P	U E M	S 1 A	S 0 A	+4
L	PS		IM	S 1 N	S1E	S 1 R	SRO	C1_SEL	S 0 Z	S0E	S O R	SRO	CO_:	SEL	-			+0

Format ALU_DWORD0 (page 10-16) and ALU_DWORD1_OP2 (page 10-18).

 $\label{eq:lnst_xor_int} \textit{Instruction Field} \quad \texttt{ALU_INST} \ == \ \texttt{OP2_INST_XOR_INT}, \ \texttt{opcode} \ 50 \ (0x32).$

9.3 Vertex-Fetch Instructions

All of the instructions in this section have a mnemonic that begins with $\mbox{VTX_INST}$ in the $\mbox{VTX_INST}$ field of their microcode formats.

Vertex Fetch

Ins	str	uct	ion	s		F	ET(CH																									
De	esc	crip	tio	n		٧	'erte	ex f	etcl	า (X	ί = ι	ınsi	igne	ed ir	nteg	ger i	inde	ex).	The	ese	fet	che	s s	pec	ify t	he	des	tina	tior	n Gl	PR	dire	ectly.
М	icr	occ	ode																														
C)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
					F	Rese	erve	d					M F	C B N S	Е	s							(OFF	SE	Γ							+8
Ν	S F M C NFA DATA_FORM							MA	Т	UCF	I	DSW DSZ				z DSY DSX							D R			DS [*]	T_G	SPR			+4		
			MI	=C			S	SX	S R			SR	C_G	SPR					BL	JFF	ER_	ĮD.			F W Q	F	Т		VT)	X_IN	IST		+0

Format VTX_DWORD0 (page 10-25), VTX_DWORD1_GPR (page 10-30), and VTX_DWORD2 (page 10-34).

Instruction Field $VTX_INST == VTX_INST_FETCH$, opcode 0 (0x0).

Semantic Vertex Fetch

Instructions SEMANTIC Description Semantic vertex fetch. These fetches specify the 8-bit semantic ID that is looked up in a table to determine the GPR to which the data is written. Microcode 0 0 0 0 0 0 0 0 0 +12 0 С Μ В ES Reserved **OFFSET** +8 F Ν S U +4 Μ С NFA DATA_FORMAT С DSW DSZ DSY DSX ${\sf SEMANTIC_ID}$ Α Α S R MFC SSX SRC_GPR BUFFER_ID W FT VTX_INST +0 **Format** VTX_DWORD0 (page 10-25), VTX_DWORD1_SEM (page 10-27), and VTX_DWORD2 (page 10-34). Instruction Field VTX_INST == VTX_INST_SEMANTIC, opcode 1 (0x1).

Vertex-Fetch Instructions

9.4 Texture-Fetch Instructions

All of the instructions in this section have a mnemonic that begins with <code>TEX_INST</code> in the <code>TEX_INST</code> field of their microcode formats.

Get Computed Level of Detail For Pixels


Instructions	GET	COMP	TEX	LOD

Description Computed level of detail (LOD) for all pixels in quad. This instruction returns the clamped

LOD into the X component of the dst GPR; the non-clamped is placed into the Y component

of the dst GPR.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


Instruction Field $\texttt{TEX_INST} == \texttt{TEX_INST_GET_COMP_TEX_LOD}$, opcode 6 (0x6).

Get Slopes Relative To Horizontal

Instructions GET_GRADIENTS_H

Description Retrieve lopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


Instruction Field TEX_INST == TEX_INST_GET_GRADIENTS_H, opcode 7 (0x7).

Get Slopes Relative To Vertical

Instructions GET_GRADIENTS_V

Description Retrieve slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


Instruction Field TEX_INST == TEX_INST_GET_GRADIENTS_V, opcode 8 (0x8).

Get Number of Samples

Instructions GET_NUMBER_OF_SAMPLES

Description Gets and returns the number of samples.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


 ${\it Instruction Field} \quad {\tt TEX_INST} \ == \ {\tt TEX_INST_GET_LERP_FACTORS}, \ opcode \ 5 \ (0x5).$

Get Texture Resolution

Instructions GET_TEXTURE_RESINFO

Description Retrieve width, height, depth, and number of mipmap levels.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_GET_TEXTURE_RESINFO, opcode 4 (0x4).

Keep Gradients

Instructions KEEP_GRADIENTS

Description

Compute the gradients from coordinates and store them. Using the provided address, the calculates the derivatives as they would be calculated in the sample instruction. It stores the derivatives for use by subsequent instructions that receive derivatives as extra parameters (for example: SAMPLE_D). Keep_Gradients is not meant to return data; however, unless masked or set to output constant 1 or 0 by the DS* fields, it returns the border color as determined by the sampler and resource. This instruction is equivalent to:

GetGradientsH GetGradientsV SetGradientsH SetGradientsV

Microcode

0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
	ssv	V		SSZ	SZ SSY SSX SAMPLE									R_I	D		OFF	SE	T_Z	<u>.</u>		OFF	SE	T_Y	,		OFF	SE	T_X		+8	
C T W	C T Z	C T Y	C T X			LOD_BIAS DSW [DSZ	<u> </u>	ı	DSY	,	ı	DS>	(D R			DS ⁻	T_G	PR			+4
	Reserved S R SRC_GPR											F	RES	OU	RCI	E_IC)		F & Q		B F M		TE)	X_IN	IST		+0					

Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_KEEP_GRADIENTS, opcode 10 (0xA).

Load Texture Elements


Instructions LD

Description

Using an address of unsigned integers X, Y, Z, and W (where W is interpreted by the texture unit as LOD or LOD_BIAS), this instruction fetches data from a buffer or texel without filtering.

The source data can come from any resource type other than a cubemap.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_LD, opcode 3 (0x3).

Memory Read

		,																														
Ins	truc	tion	s		M	IE:M																										
Des	scrij	otio	n		N	/lem	nory	/ re	ad 1	fron	n a	scr	atc	h, r	edu	ıctic	n,	or s	cat	ter	buf	fer;	or,	rea	ad/v	vrite	e (d	ata	sha	are)).	
Mic	roc	ode)																													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
	SSV	V		SSZ	<u>-</u>		SS	′		SSX	(S	AM	PLE	R_I	D		OFF	SE	T_Z	<u>.</u>		OFI	SE	T_Y	,		OFF	SE	T_X	,	+8
C T W	Т	C T Y	C T X			LOI	D_B	BIAS)		I	osv	V		DSZ	7		DSY	,		DS)	(D R			DS.	T_G	PR			+4
		F	Rese	erve	d			S			SR	C_6	SPR				· 	RES	OU	RCI	E_I0)		F W		B F		TE	X_IN	NST		+0

Q

М

Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field $TEX_INST == TEX_INST_MEM$, opcode 2 (0x2).

Sample Texture


Instructions SAMPLE

Description Fetch a texture sample and do arithmetic on it. The RESOURCE_ID field specifies the texture

sample. The $\mathtt{SAMPLER_ID}$ field specifies the arithmetic. The horizontal and vertical gradients

for the source address are calculated by the hardware.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field $TEX_INST == TEX_INST_SAMPLE$, opcode 16 (0x10).

Sample Texture with Comparison

Instructions

SAMPLE_C

Description

Fetch a texture sample and process it. The RESOURCE_ID field specifies the texture sample. The SAMPLER_ID field specifies the arithmetic. The horizontal and vertical gradients for the source address are calculated by the hardware.

This instruction compares the reference value in src0.W with the sampled value from memory. The reference value is converted to the source format before the compare. NANs are honored in the comparisons for formats supporting them, otherwise, they are converted to 0 or +/-MAX. A passing compare puts a 1.0 in the src0.X element. A failing compare puts a 0.0 in the src0.X element.

Microcode

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
Ş	SSV	V		SSZ	<u>.</u>	;	SSY	′	,	SSX	(S	AMI	PLE	R_I	D		OFF	SE	T_Z	·		OFF	SE	T_Y			OFF	SE	T_X		+8
C T W	C T Z	C T Y	C T X			LOI	D_B	SIAS			[DSW	/	ı	DSZ	<u>,</u>	I	DSY	,	ı	DS>	(D R			DS ⁻	T_G	PR			+4
		F	Rese	erve	d			S R			SR	C_G	PR				F	RES	OU	RCI	Ξ_ΙC)		F W Q		B F M		TEX	X_IN	IST		+0

Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_C, opcode 24 (0x18).


Sample Texture with Comparison and Gradient

Instructions SAMPLE_C_G

Description

This instruction behaves exactly like the SAMPLE_C instruction, except that instead of using the hardware-calculated horizontal and vertical gradients for the source address, the gradients are provided by software in the most recently executed set gradients H and set gradients V.

Microcode



Format TEX DWORDO (page 10-35), TEX DWORD1 (page 10-37), and TEX DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_C_G, opcode 28 (0x1C).

Sa	mp	le	Te	xtu	re	wit	h (Cor	npa	aris	son	, G	ira	die	nt,	an	d I	LOI	D													
Inst	ruc	tion	s		S	AM	PLE	_C	G	L																						
Des	scrip	otio	n		С	om	put		mip	map	o le	vel																				are- dure
Mic	roc	ode	,																													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
;	ssv	V		SSZ	<u></u>		SS	Y		SSX	(S	AM	PLE	ER_I	D		OFI	SE	T_Z	2		OFI	SE	T_Y	,		OFF	SE	T_X		+8
C T W	C T Z	C T Y	C T X			LOI	D_E	BIAS	1		I	DSV	V		DSZ	7		DS\	1		DS)	<		D R			DS	T_G	PR			+4
		F	Rese	erve	d			S R			SR	C_G	SPR					RES	OU	RCI	E_I[)		F W Q		B F M		TEX	X_IN	NST		+0
																																•

Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

 $\label{eq:lnstruction} \textit{Instruction Field} \quad \texttt{TEX_INST} == \; \texttt{TEX_INST_SAMPLE_C_G_L}, \; opcode \; 29 \; (0x1D).$

Sample Texture with Comparison, Gradient, and LOD Bias


Instructions SAMPLE_C_G_LB

Description This instruction behaves exactly like the SAMPLE_C_G instruction, except that a constant bias

value, placed in the instruction's ${\tt LOD_BIAS}$ field by the compiler, is added to the computed

LOD for the source address.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_C_G_LB, opcode 30 (0x1E).

Sample Texture with Comparison, Gradient, and LOD Zero

Sa	ımk	ЭІС	ie	xtu	re	wit	n (JOI	npa	arıs	son	ı, G	ıra	aie	nτ,	an	a ı	_01	JZ	.erc)											
Inst	truc	tion	s		S	AM	PLE	_C	G	LZ																						
Des	scrij	otio	n							n be (LO					•														the	miţ	oma	ар
Mic	roc	ode	,																													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
;	SSV	V		SSZ	<u></u>	;	SSY	,		SSX	(S	AM	PLE	R_I	D		OF	SE	T_Z			OFI	SE	T_Y	,		OFF	SE	T_X		+8
C T W	C T Z	C T Y	C T X			LOI	D_B	IAS			[DSV	/		DSZ	<u>7</u>		DSY	,	ı	DS)	(D R			DS	T_G	PR			+4
		F	Rese	erve	d			S R			SR	C_G	PR				ا	RES	OU	RCI	Ξ_ΙC)		F W Q		B F M		TE)	X_IN	NST		+0

Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field $TEX_INST == TEX_INST_SAMPLE_C_G_LZ$, opcode 31 (0x1F).

Sample Texture with LOD


Instructions SAMPLE_C_L

Description This instruction behaves exactly like the SAMPLE_C instruction, except that the hardware-

computed mipmap level of detail (LOD) is replaced with the LOD determined by the texture

coordinate in src0.W.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_C_L, opcode 25 (0x19).

Sample Texture with LOD Bias


Instructions SAMPLE_C_LB

Description This instruction behaves exactly like the SAMPLE_C instruction, except that a constant bias

value, placed in the instruction's LOD_BIAS field by the compiler, is added to the computed

LOD for the source address.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_C_LB, opcode 26 (0x1A).


Sample Texture with LOD Zero

Instructions SAMPLE_C_LZ

Description This instruction behaves exactly like the SAMPLE_C instruction, except that the mipmap level

of detail (LOD) and fraction are forced to zero before level-clamping.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_C_LZ, opcode 27 (0x1B).


Sample Texture with Gradient

Instructions SAMPLE_G

Description

This instruction behaves exactly like the SAMPLE instruction, except that instead of using the hardware-calculated horizontal and vertical gradients for the source address, the gradients are provided by software in the last-executed SET_GRADIENTS_H and SET_GRADIENTS_V instructions.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_G, opcode 20 (0x14).

Sample Texture with Gradient and LOD


Instructions SAMPLE_G_L

Description This instruction behaves exactly like the SAMPLE_G instruction, except that the hardware-

computed mipmap level of detail (LOD) is replaced with the LOD determined by the texture

coordinate in src0.W.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_G_L, opcode 21 (0x15).

Sample Texture with Gradient and LOD Bias


Instructions SAMPLE_G_LB

Description This instruction behaves exactly like the SAMPLE_G instruction, except that a constant bias

value, placed in the instruction's LOD_BIAS field by the compiler, is added to the computed

LOD for the source address.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_G_LB, opcode 22 (0x16).


Sample Texture with Gradient and LOD Zero

Instructions SAMPLE_G_LZ

Description This instruction behaves exactly like the SAMPLE_G instruction, except that the mipmap level

of detail (LOD) and fraction are forced to zero before level-clamping.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_G_LZ, opcode 23 (0x17).

Sample Texture with LOD


Instructions SAMPLE_L

Description This instruction behaves exactly like the SAMPLE instruction, except that the hardware-

computed mipmap level of detail (LOD) is replaced with the LOD determined by the texture

coordinate in src0.W.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_L, opcode 17 (0x11).

Sample Texture with LOD Bias


Instructions SAMPLE_LB

Description This instruction behaves exactly like the SAMPLE instruction, except that a constant bias

value, placed in the instruction's LOD_BIAS field by the compiler, is added to the computed

LOD for the source address.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SAMPLE_LB, opcode 18 (0x12).


Sample Texture with LOD Zero

Instructions SAMPLE_LZ

Description This instruction behaves exactly like the SAMPLE instruction, except that the mipmap level of

detail (LOD) and fraction are forced to zero before level-clamping.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


Instruction Field TEX_INST == TEX_INST_SAMPLE_LZ, opcode 19 (0x13).

Set Cubemap Index

Instructions SET_CUBEMAP_INDEX

Description Sets the index of the cubemap.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


 ${\it Instruction Field} \quad {\tt TEX_INST} == \ {\tt TEX_INST_SET_CUBEMAP_INDEX}, \ opcode \ 14 \ (0xE).$

Set Horizontal Gradients

Instructions SET_GRADIENTS_H

Description Set horizontal gradients specified by X, Y, Z coordinates.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).


 ${\it Instruction Field} \quad {\tt TEX_INST} \ == \ {\tt TEX_INST_SET_GRADIENTS_H}, \ opcode \ 11 \ (0xB).$

Set Vertical Gradients

Instructions SET_GRADIENTS_V

Description Set vertical gradients specified by X, Y, Z coordinates.

Microcode



Format TEX_DWORD0 (page 10-35), TEX_DWORD1 (page 10-37), and TEX_DWORD2 (page 10-38).

Instruction Field TEX_INST == TEX_INST_SET_GRADIENTS_V, opcode 12 (0xC).

9.5 Memory Read Instructions

All of the instructions in this section have a mnemonic that begins with $\texttt{MEM_OP_RD}$ in the $\texttt{MEM_OP}$ field of their microcode formats.

Read Scratch Buffer

			-					-																									
In	str	uci	tion	s		S	CR	ATC	Ή																								
De	esc	crip	otio	n		R	Read	d th	ie s	cra	tch	(tei	mpo	orar	y) ł	ouff	er.																
М	icr	осо	ode	,																													
()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
				I	AR	RAY	/_S	IZE		ı	1	l	M F		Е	S		ı				I		Α	RR/	4Y_I	BAS	SE.					+8
Ν	1	F C A	N	FA	ı	DAT	A_F	OR	MA	Γ		I	DSV	V		DSZ	7		DSY	,		DS>	(D R			DS	T_G	iPR			+4
			ВІ	JRS	T_C	NT	SS	SX	S R			SR	C_G	BPR				МІ	RS	ı	U	ME	ΞM_	OP	F W	Е	S		VT.	X_IN	1ST		+0

Format MEM_RD_WORD0 (page 10-39), MEM_RD_WORD1 (page 10-41), and MEM_RD_WORD2 (page 10-43).

Q

Instruction Field VTX_INST == VTX_INST_MEM, opcode 2 (0x2).


 $\texttt{MEM_OP} == \texttt{MEM_OP_RD_SCRATCH}, opcode 0 (0x0)$

Read Reduction Buffer

Instructions REDUCTION

Description Read the reduction buffer.

Microcode



Format MEM_RD_WORD0 (page 10-39), MEM_RD_WORD1 (page 10-41), and MEM_RD_WORD2 (page 10-43).

Instruction Field VTX_INST == VTX_INST_MEM, opcode 2 (0x2).


 $MEM_OP == MEM_OP_RD_REDUC$, opcode 1 (0x1)

Read Scatter Buffer

Instructions SCATTER

Description Read the scatter buffer.

Microcode



Format MEM_RD_WORD0 (page 10-39), MEM_RD_WORD1 (page 10-41), and MEM_RD_WORD2 (page 10-43).

Instruction Field VTX_INST == VTX_INST_MEM, opcode 2 (0x2).

MEM_OP == MEM_OP_RD_SCATTER, opcode 2 (0x2)

9.6 Local Data Share Read/Write Instructions

All of the instructions in this section have a mnemonic that begins with $\texttt{MEM_OP}_$ in the $\texttt{MEM_OP}$ field of their microcode formats.

Local Data Share Write

Inst	ruci	tion	s		L	OCZ	AL_	DS_	WR	ITI	3																					
Des	scrip	otioi	n		D	ata	sh	arin	ıg v	vithi	n c	ne	SIN	ΙD.																		
Міс	roc	ode																														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	+12
																												BU	RS ⁻	Γ_C	NT	+8
S T R							DS	SE		D	ST_	_STF	RID	E										D	ΙE		DS	ST_I	NDI	ΞX		+4
;	SSW	1	;	SSZ	<u>,</u>		SSY	,		SSX	,	SR	M			SR	C_G	SPR			ME	EM_	OP					VT	X_IN	IST		+0

Format MEM_DSW_WORD0 (page 10-44), MEM_DSW_WORD1 (page 10-45), and MEM_DSW_WORD2 (page 10-46).

46).

Instruction Field VTX_INST == VTX_INST_MEM, opcode 2 (0x2).

 $\texttt{MEM_OP} ==$ **LOCAL_DS_WRITE**, opcode 4 (0x4)

Local Data Share Read

Instructions	LOCAL_DS	_READ							
Description	Data shari	ng within one s	SIMD.						
Microcode									
0 0 0 0 0	0 0 0 0	0 0 0 0	0 0	0 0 0	0 0 0	0 0 0 0	0 0 0	0 0 0 0	+12
								BURST_CNT	+8
		MUX_ CNTL	W	В	D D W W Z	D D D W W R N M	DS	ST_GPR	+4
RD_OFFSET	SSY	SSX SR	RM	SRC_GF	PR	MEM_OP		VTX_INST	+0

MEM_DSR_WORDO (page 10-47), MEM_DSR_WORD1 (page 10-48), and MEM_DSR_WORD2 (page 10-**Format**

49).

Instruction Field VTX_INST == VTX_INST_MEM, opcode 2 (0x2).

 $MEM_OP == LOCAL_DS_READ$, opcode 5 (0x5)

Chapter 10 Microcode Formats

This section specifies the microcode formats. The definitions can be used to simplify compilation by providing standard templates and enumeration names for the various instruction formats. Table 10.1 summarizes the microcode formats and their widths. The sections that follow provide details.

Table 10.1 Summary of Microcode Formats

Microcode Formats	Reference	Width (bits)	Function
Control Flow (CF) Instructions			
CF_WORD0 and CF_WORD1	page 10-3 page 10-4	64	Implements general control-flow instructions.
CF_ALU_WORD0 and CF_ALU_WORD1	page 10-7 page 10-8	64	Initiates ALU clauses.
CF_ALLOC_EXPORT_WORD0 and CF_ALLOC_EXPORT_WORD1_ {BUF, SWIZ}	page 10-10 page 10-12, page 10-14, page 10-15	64	Initiates and implements allocation and export instructions.
ALU Clause Instructions			
ALU_WORD0 and ALU_WORD1_OP2 or ALU_WORD1_OP3	page 10-16 page 10-18, page 10-23	64	Implements ALU instructions.
Vertex-Fetch Clause Instructions			
VTX_WORD0 and VTX_WORD1_{GPR, SEM} and VTX_WORD2	page 10-25 page 10-27, page 10-30 page 10-34	96, padded to 128	Implements vertex-fetch instructions.
Texture-Fetch Clause Instructions			
TEX_WORD0 and TEX_WORD1 and TEX_WORD2	page 10-35 page 10-37 page 10-38	96, padded to 128	Implements texture-fetch instructions.
Memory Read Instructions			
MEM_RD_WORD0 and MEM_RD_WORD1 and MEM_RD_WORD2	page 10-39 page 10-41 page 10-43	96, padded to 128	Implements memory read instructions.
Data-Share Read/Write Instructions			
MEM_DSW_WORD0 and MEM_DSW_WORD1 and MEM_DSW_WORD2 MEM_DSR_WORD0 and MEM_DSR_WORD1 and MEM_DSR_WORD1	page 10-44 page 10-45 page 10-46 page 10-47 page 10-48 page 10-49	96, padded to 128	Implements data share read and write instructions.

The field-definition tables that accompany the descriptions in the sections below use the following notation.

- int(2) A two-bit field that specifies an integer value.
- enum(7) A seven-bit field that specifies an enumerated set of values (in this case, a set of up to 2⁷ values). The number of valid values can be less than the maximum.
- VALID_PIXEL_MODE (VPM) Refers to the VALID_PIXEL_MODE field that
 is indicated in the accompanying format diagram by the abbreviated symbol
 VPM.

Unless otherwise stated, all fields are readable and writable (the CF_INST fields of the CF_ALLOC_EXPORT_WORD1_BUF or the CF_ALLOC_EXPORT_WORD1_SWIZ formats are the only exceptions). The default value of all fields is zero.

10.1 Control Flow (CF) Instructions

Control flow (CF) instructions include:

- General control flow instructions (conditional jumps, loops, subroutines).
- Export instructions.
- Clause-initiation instructions for ALU, texture-fetch, vertex-fetch, local data share, and memory read clauses.

All CF microcode formats are 64 bits wide.

Control Flow Doubleword 0

Instructions	CF_WORD0		
Description		`	-significant) doubleword in the 64-bit microcode-format pair formed by pair is the default format for CF instructions.
Opcode	Field Name	Bits	Format
	ADDR	[31:0]	int(32)
		 (producir memory. 	ng a quad-word-aligned value) of the beginning of the clause in
			rol flow instructions: Bits [34:3] of the byte offset (producing a d-aligned value) of the control flow address to jump to (instructions jump).
			relative to the byte address specified in the host-written PGM_START_* kture and Vertex clauses must start on 16-byte aligned addresses.
Related	CF_WORD1		

Control Flow Doubleword 1

Instructions	CF_WORD1	
Description		er (most-significant) doubleword in the 64-bit microcode-format pair formed by format pair is the default format for CF instructions.
Opcode	Field Name	Bits Format
	POP_COUNT (PC)	[2:0] int(3)
		Specifies the number of entries to pop from the stack, in the range [0, 7]. Only used by certain CF instructions that pop the stack. Can be zero to indicate no pop operation.
	CF_CONST	[7:3] int(5)
		Specifies the CF constant to use for flow control statements.
		For LOOP_START_* and LOOP_END, this specifies the integer constant to use for the loop's trip count (maximum number of loops), beginning value (loop index initializer), and increment (step). The constant is a host-written vector, and the three loop parameters are stored as three elements of the vector. The loop index (aL) is maintained by hardware in the aL register.
		For instructions using the COND field, this specifies the index of the boolean constant.
		See Section 3.7.3, on page 3-18 for details.
	COND	[9:8] enum(2)
		Specifies how to evaluate the condition test for each pixel. Not used by all instructions. Can reference CF_CONST.
		O CF_COND_ACTIVE: condition test passes for active pixels. (Non-branch-loop instructions can use only this setting.)
		1 CF_COND_FALSE: condition test fails for all pixels.
		2 CF_COND_BOOL: condition test passes iff pixel is active and boolean ref erenced by CF_CONST is true.
		3 CF_COND_NOT_BOOL: condition test passes iff pixel is active and boolean referenced by CF_CONST is false.
	COUNT	[12:10] int(3)
		Number of instruction slots in the range [1,16] to execute in the clause, minus one (clause instructions only). MSB of count is the COUNT_3 field.
	CALL_COUNT	[18:13] int(6)
		Amount to increment call nesting counter by when executing a CALL statement; a CALL is skipped if the current nesting depth + CALL_COUNT > 32. This field is interpreted in the range [0,31], and has no effect for other instruction types.
	COUNT_3	19
		MSB of COUNT field.
	Reserved	20 Reserved
	END_OF_PROGRAM	21 int(1)
	(EOP)	 This instruction is not the last instruction of the CF program. This instruction is the last instruction of the CF program. Execution ends after this instruction is issued.

Control Flow Doubleword 1 (Cont.)

VALID_PIXEL_MODE	22	int(1)
(VPM)	0	Execute the instructions in this clause as if invalid pixels are active.
	1	Execute the instructions in this clause as if invalid pixels are inactive.
		This is the antonym of WHOLE_QUAD_MODE. Caution: VALID_PIXEL_MODE
		is not the default mode; this bit is cleared by default.
CF_INST	[29:	23] enum(7)
	0	CF_INST_NOP: perform no operation.
	1	CF_INST_TEX: execute texture-fetch clause through the texture cache. CF_COND=ACTIVE is required.
	2	CF_INST_VTX: execute vertex-fetch clause through the vertex cache (if it exists). CF_COND=ACTIVE is required.
	3	CF_INST_VTX_TC: execute vertex-fetch clause through the texture cache (for systems lacking vertex cache). CF_COND=ACTIVE is required.
	4	CF_INST_LOOP_START: execute DirectX9 loop start instruction (push onto stack if loop body executes).
	5	CF_INST_LOOP_END: execute DirectX9 loop end instruction (pop stack if loop is finished).
	6	CF_INST_LOOP_START_DX10: execute DirectX10 loop start instruction (push onto stack if loop body executes).
	7	CF_INST_LOOP_START_NO_AL: same as LOOP_START but don't push the
		loop index (aL) onto the stack or update aL.
	8	CF_INST_LOOP_CONTINUE: execute continue statement (jump to end of
		loop if all pixels ready to continue).
	9	CF_INST_LOOP_BREAK: execute a break statement (pop stack if all pixels ready to break).
	10	CF_INST_JUMP: execute jump statement (can be conditional).
	11	CF_INST_PUSH: push current per-pixel active state onto the stack.
	12	CF_INST_PUSH_ELSE: execute push/else statement. Always pushes per-pixel state onto the stack.
	13	CF_INST_ELSE: execute else statement (can be conditional).
	14	CF_INST_POP: pop current per-pixel state from the stack.
	15	CF_INST_POP_JUMP: pop current per-pixel state from the stack; then, execute CF_INST_JUMP with pop count = 0.
	16	CF_INST_POP_PUSH: pop current per-pixel state from the stack; then, execute CF_INST_PUSH with pop count = 0.
	17	CF_INST_POP_PUSH_ELSE: pop current per-pixel state from the stack; then, execute CF_INST_PUSH_ELSE.
	18	CF_INST_CALL: execute subroutine call instruction (push onto stack).
	19	CF_INST_CALL_FS: call fetch kernel. The address to call is stored in a state register.
	20	CF_INST_RETURN: execute subroutine return instruction (pop stack). Pair with CF_INST_CALL only.
	21	CF_INST_EMIT_VERTEX: signal that GS has finished exporting a vertex to memory. CF_COND=ACTIVE is required.
	22	CF_INST_EMIT_CUT_VERTEX: emit a vertex and an end of primitive strip
		marker. The next emitted vertex starts a new primitive strip.
		CF_COND=ACTIVE is required.
	23	CF_INST_CUT_VERTEX: emit an end of primitive strip marker. The next emitted vertex starts a new primitive strip.
	24	CF_INST_KILL: kill pixels that pass the condition test (can be conditional). jump if all pixels are killed. CF_COND=ACTIVE is required.

Control Flow Doubleword 1 (Cont.)

		 Reserved. CF_INST_WAIT_ACK: wait for write-acks or fetch-read-acks to return before proceeding. Wait if outstanding_acks > value_in_addr_field. Reserved. Reserved.
	-	29 Reserved.
	WHOLE_QUAD_MODE	30 int(1)
	(WQM)	Active pixels:
		 Do not execute this instruction as if all pixels are active and valid. Execute this instruction as if all pixels are active and valid.
		This is the antonym of the VALID_PIXEL_MODE field. Set only one of these bits (WHOLE_QUAD_MODE or VALID_PIXEL_MODE) at a time; they are mutually exclusive.
	BARRIER (B)	31 int(1)
		Synchronization barrier:
		0 This instruction can run in parallel with prior instructions.
		1 All prior instructions must complete before this instruction executes.
Related	CF_WORD0	

Control Flow ALU Doubleword 0

Instructions	CF_ALU_WORD0					
Description	This is the low-order (least-significant) doubleword in the 64-bit microcode-format pair formed by CF_ALU_WORD[0,1]. The instructions specified with this format are used to initiate ALU clauses. The ALU instructions that execute within an ALU clause are described in Section 10.2, on page 10-15.					
Opcode	Field Name	Bits Format				
	ADDR	21:0 int(22)				
		Bits [24:3] of the byte offset (producing a quadword-aligned value) of the clause to execute. The offset is relative to the byte address specified by PGM_START_* register.				
	KCACHE_BANKO (KBO)	25:22 int(4)				
		Bank (constant buffer number) for first set of locked cache lines.				
	KCACHE_BANK1 (KB1)	29:26 int(4)				
		Bank (constant buffer number) for second set of locked cache lines.				
	KCACHE_MODEO (KMO)	31:30 enum(2)				
		Mode for first set of locked cache lines.				
		0 CF_KCACHE_NOP: do not lock any cache lines.				
		1 CF_KCACHE_LOCK_1: lock cache line KCACHE_BANK[0.1], ADDR.				
		2 CF_KCACHE_LOCK_2: lock cache lines KCACHE_BANK[0.1], ADDR and KCACHE_BANK[0.1], ADDR+1.				
		3 CF_KCACHE_LOCK_LOOP_INDEX: lock cache lines KCACHE_BANK[0.1], LOOP/16+ADDR and KCACHE_BANK[0.1], LOOP/16+ADDR+1, where LOOP is the current loop index (aL).				
Related	CF_ALU_WORD1					

Control Flow ALU Doubleword 1						
Instructions	CF_ALU_WORD1					
Description	This is the high-order (most-significant) doubleword in the 64-bit microcode-format pair formed by CF_ALU_WORD[0,1]. The instructions specified with this format are used to initiate ALU clauses. The instructions that execute within an ALU clause are described in Section 10.2, on page 10-15.					
Opcode	Field Name	Bits	Format			
	KCACHE_MODE1 (KM1)	[1:0]	enum(2)			
		Mode for second set of locked cache lines:				
		0	CF_KCACHE_NOP: do not lock any cache lines.			
		1	CF_KCACHE_LOCK_1: lock cache line KCACHE_BANK[0.1], ADDR.			
		2	CF_KCACHE_LOCK_2: lock cache lines KCACHE_BANK[0.1], ADDR+1.			
		3	CF_KCACHE_LOCK_LOOP_INDEX: lock cache lines KCACHE_BANK[0.1], LOOP/16+ADDR and KCACHE_BANK[0.1], LOOP/16+ADDR+1, where LOOP is current loop index (aL).			
	KCACHE_ADDR0	[9:2]	int(8)			
		Constant buffer address for first set of locked cache lines. In units o where a line holds 16 128-bit constants (byte addr[15:8]).				
	KCACHE_ADDR1	[17:	10] int(8)			
		Con	Constant buffer address for second set of locked cache lines.			
	COUNT	[24:	[24:18] int(7)			
		Number of instruction slots (64-bit slots) in the range [1,128] to execute in the clause, minus one.				
	ALT_CONST	25	int(1)			
		0 1	This ALU clause does not use constants from an alternate thread type. This ALU clause uses constants from an alternate thread type: ps->vs, vs->gs, gs->vs, es->gs. Note that es and vs share constants.			
	CF_INST	[29:	26] enum(4)			
		Insti	ruction.			
		8	CF_INST_ALU: each PRED_SET* instruction updates the active state but does not update the stack.			
		9	CF_INST_ALU_PUSH_BEFORE: each PRED_SET* causes a stack push first; then updates the active state.			
		10	CF_INST_ALU_POP_AFTER: pop the stack after the clause completes execution.			
		11	CF_INST_ALU_POP2_AFTER: pop the stack twice after the clause completes execution.			
		12	Reserved			
		13	CF_INST_ALU_CONTINUE: each PRED_SET* causes a continue operation on the unmasked pixels.			
		14	CF_INST_ALU_BREAK: each PRED_SET* causes a break operation on the unmasked pixels.			
		15	CF_INST_ALU_ELSE_AFTER: behaves like PUSH_BEFORE, but also performs an ELSE operation after the clause completes execution, which inverts the pixel			

state.

	WHOLE_QUAD_MODE (WQM)	30	int(1)		
		Active pixels.			
		0	Do not execute this clause as if all pixels are active and valid.		
		1	Execute this clause as if all pixels are active and valid.		
		This is the antonym of the VALID_PIXEL_MODE field. Set only one of these bits (WHOLE_QUAD_MODE or VALID_PIXEL_MODE) at a time; they are mutually exclusive.			
	BARRIER (B)	31	int(1)		
		Syn	chronization barrier.		
		0	This instruction can run in parallel with prior instructions.		
		1	All prior instructions must complete before this instruction executes.		
Related	CF_ALU_WORD0				

Control Flow Allocate, Import, or Export Doubleword 0

Instructions	CF	ALLOC	EXPORT	WORD0
--------------	----	-------	--------	-------

Description

This is the low-order (least-significant) doubleword in the 64-bit microcode-format pair formed by CF_ALLOC_EXPORT_WORD0 and CF_ALLOC_EXPORT_WORD1_{BUF, SWIZ}. It is used to reserve storage space in an input or output buffer, write data from GPRs into an output buffer, or read data from an input buffer into GPRs. Each instruction using this format pair can use either the BUF or the SWIZ version of the second doubleword—all instructions have both BUF and SWIZ versions. The instructions specified with this format pair are used to initiate allocation, import, or export clauses.

Opcode	Field .
--------	---------

Field Name	Bits Format				
ARRAY_BASE	[12:0] int(13)				
	 For scratch or reduction input or output, this is the base address of the array in multiples of four doublewords [0,32764]. 				
	 For stream or ring output, this is the base address of the array in multiples of one doubleword [0,8191]. 				
	 For pixel or Z output, this is the index of the first export (computed Z: 61). For parameter output, this is the parameter index of the first export [0,31]. For position output, this is the position index of the first export [60,63]. 				
TYPE	[14:13] enum(2)				
1111	Type of allocation, import, or export. In the types below, the first value (PIXEL, POS, PARAM) is used with CF_INST_EXPORT* instruction, and the second value (WRITE, WRITE_IND, WRITE_ACK, and WRITE_IND_ACK) is used with CF_INST_MEM* instruction:				
	0 EXPORT_PIXEL: write pixel. Available only for Pixel Shader (PS). EXPORT_WRITE: write to memory buffer.				
	1 EXPORT_POS: write position. Available only to Vertex Shader (VS). EXPORT_WRITE_IND: write to memory buffer, use offset in INDEX_GPR.				
	2 EXPORT_PARAM: write parameter cache. Available only to Vertex Shader (VS). IMPORT_READ: read from memory buffer (scratch and reduction buffers only).				
	Unused. IMPORT_READ_IND: read from memory buffer, use offset in INDEX_GPR (scratch and reduction buffers only).				
RW_GPR	[21:15] int(7)				
	GPR register to write data to.				
RW_REL (RR)	22 enum(1)				
	Indicates whether GPR is an absolute address, or relative to the loop index (aL).				
	0 Absolute: no relative addressing.				
	1 Relative: add current loop index (aL) value to this address.				
INDEX_GPR	[29:23] int(7)				
	For any indexed import or export, this GPR contains an index that is used in the computation for determining the address of the first import or export. The index is multiplied by (ELEM_SIZE + 1). Only the X element is used (other elements				

ignored, no swizzle allowed).

Control Flow Allocate, Import, or Export Doubleword 0 (Cont.)

	ELEM_SIZE (ES)	[31:30]	int(2)	
		a value in [1 index (aL) a multiplied by CF_INST_EX	(,2,4] (3 is not supported re multiplied by this factor for CF_INS	element, minus one. This field is interpreted as ed). The value from INDEX_GPR and the loop ctor, if applicable. Also, BURST_COUNT is T_MEM*. This field is ignored for ISIZE = four doublewords for scratch and er types.
Related	CF_ALLOC_EXPORT_WORD1_BUF			
	CF_ALLOC_EXPORT_WORD1_SWIZ			

Control Flow Allocate, Import, or Export Doubleword 1

Instructions	CF_ALLOC_EX	CF_ALLOC_EXPORT_WORD1			
Description		Word 1 of the control flow instruction for allocation/export is the bitwise OR of Word1 Word1_BUF,SWIZ. This part contains fields that are always defined.			
Opcode	Field Name	Bits Format			
	Reserved	[16:0]			
		Reserved.			
	BURST_COUNT	[20:17] int(4)			
		Number of MRTs, positions, parameters, or logical export values to allocate and/or export, minus one. This field is interpreted as a value in [16:1].			
	END_OF_PROGR	21 int(1)			
	AM	O This is not the last instruction in the CF program.			
		1 This instruction is the last one of the CF program. Execution ends after this instruction is issued.			
	VALID_PIXEL_	_ 22 int(1)			
	MODE	Antonym of WHOLE_QUAD_MODE.			
		Execute this instruction/clause as if invalid pixels are active. Execute this instruction/clause as if invalid pixels are inserting.			
		1 Execute this instruction/clause as if invalid pixels are inactive. Set the default of this field to 0.			
	OF INCE	[29:23] int(7)			
	CF_INST	32 CF_INST_MEM_STREAM0: perform a memory operation on stream buffer 0 (write-only).			
		33 CF_INST_MEM_STREAM1: perform a memory operation on stream buffer 1 (write-only).			
		34 CF_INST_MEM_STREAM2: perform a memory operation on stream buffer 2 (write-only).			
		35 CF_INST_MEM_STREAM3: perform a memory operation on stream buffer 3 (write-only).			
		36 CF_INST_MEM_SCRATCH: perform a memory operation on the scratch buffer (read-write).			
		37 CF_INST_MEM_REDUCTION: perform a memory operation on the reduction buffer (read-write).			
		38 CF_INST_MEM_RING: perform a memory operation on the ring buffer (write-only).			
		39 CF_INST_EXPORT export only (not last). Used for PIXEL, POS, PARAM exports.			
		40 CF_INST_EXPORT_DONE: export only (last export). Used for PIXEL, POS, PARAM exports.			
		41-57 Reserved.			
		58 CF_INST_MEM_EXPORT: perform a memory operation on the shard buffer (read-write).			
	WHOLE_QUAD_M	1 30 int(1)			
	ODE (WQM)	O Do not execute this clause as if all pixels are active and valid.			
		1 Execute this clause as if all pixels are active and valid.			
-		This is the antonym of the VALID_PIXEL_MODE field. Set at most one of these bits.			

Control Flow Allocate, Import, or Export Doubleword 1 (Cont.)

BARRIER (B) 31 int(1)

Synchronization barrier.

- 0 This instruction can run in parallel with prior instructions.
- 1 All prior instructions must complete before this instruction executes.

Related CF_ALLOC_EXPORT_WORD0

CF_ALLOC_EXPORT_WORD1_SWIZ

Control Flow Allocate, Import, or Export Doubleword 1 Buffer

Instructions	CF_ALLOC_EXPORT_WORD1_BUF				
Description		Word 1 of the control flow instruction. This subencoding is used by allocations/exports for all input/outputs to scratch, ring, stream, and reduction buffers.			
Opcode	Field Name Bits Format				
	ARRAY_SIZE	[11:0]			
		,	element-size units). Represents values [1:4096] when ELEMSIZE=0, hen ELEMSIZE=3.		
	COMP_MASK	[15:12]	int(4)		
		XYZW comp bit is 1.	ponent mask (X is the LSB). Write the component iff the corresponding		
		16			
		Unused. Mu	st be set to 0.		
		[31:17]			
		Described in	n CF_ALLOC_EXPORT_WORD1 (see page 10-12).		
Related	CF_ALLOC_EXPORT_WORD1				
	CF_ALLOC_EXPORT_WORD1_SWIZ				

Control Flow Allocate, Import, or Export Doubleword 1 Swizzle

Instructions	CF_ALLOC_EXI	CF_ALLOC_EXPORT_WORD1_SWIZ			
Description	Word 1 of the c POS, and PAR		struction. This subencoding is used by allocations/exports for PIXEL,		
Opcode	Field Name	Bits	Format		
	SEL_X	[2:0]	enum(3)		
	SEL_Y	[5:3]	enum(3)		
	SEL_Z	[8:6]	enum(3)		
	SEL_W	[11:9]	enum(3)		
		Specifie	es the source for each element of the import or export.		
		0 SE	EL_X: use X element.		
		1 SE	EL_Y: use Y element.		
		2 SE	EL_Z: use Z element.		
		3 SE	EL_W: use W element.		
		4 SE	EL_0: use constant 0.0.		
		5 SE	EL_1: use constant 1.0.		
		6 Re	eserved.		
		7 SE	EL_MASK: mask this element.		
		[16:12]			
		Unused	I. Must be set to 0.		
		[31:17]			
		Describ	ed in CF_ALLOC_EXPORT_WORD1. (see page 10-12)		
Related	CF ALLOC EXPO	ORT WORDO			
	CF_ALLOC_EXPO	_	TIP		
	CI_ALLOC_EAFC	vrT_MOTOT_D	01		

10.2 ALU Instructions

ALU clauses are initiated using the CF_ALU_WORD[0,1] format pair, described in Section 10.1, on page 10-2. After the clause is initiated, the instructions below can be issued. ALU instructions are used to build ALU instruction groups, as described in Section 4.3, on page 4-3. All ALU microcode formats are 64 bits wide.

ALU Instructions 10-15

ALU Doubleword 0

Instructions	ALU_WORD0	
Description	This is the low-order (least-significant) doubleword in the 64-bit microcode-form ALU_WORD0 and ALU_WORD1_{OP2, OP3}. Each instruction using this format pair to or an OP3 version (not both).	
Opcode	Field Name	Bits Format
	SRC0_SEL SRC1_SEL	[8:0] enum(9) enum(9)
		Location or value of this source operand. [127:0] Value in GPR[127,0]. [159:128] Kcache constants in bank 0. [191:160] Kcache constants in bank 1. [511:256] cfile constants c[255:0]. Other special values are shown in the list below. 244 ALU_SRC_1_DBL_L: special constant 1.0 double-float, LSW. 245 ALU_SRC_1_DBL_M: special constant 1.0 double-float, MSW. 246 ALU_SRC_0_5_DBL_L: special constant 0.5 double-float, LSW. 247 ALU_SRC_0_5_DBL_M: special constant 0.5 double-float, MSW. 248 ALU_SRC_0: the constant 0.0. 249 ALU_SRC_1: the constant 1.0 float. 250 ALU_SRC_1_INT: the constant 1 integer. 251 ALU_SRC_M_1_INT: the constant -1 integer. 252 ALU_SRC_0_5: the constant 0.5 float. 253 ALU_SRC_LITERAL: literal constant. 254 ALU_SRC_PV: the previous ALU. [X,Y,Z,W] result. 255 ALU_SRC_PS: the previous ALU.Trans (scalar) result.
	SRCO_REL (SOR) SRC1_REL (S1R)	9 enum(1) 22 enum(1)
		Addressing mode for this source operand. O Absolute: no relative addressing. 1 Relative: add index from INDEX_MODE to this address.
	SRC0_CHAN (SOC) SRC1_CHAN (S1C)	[11:10] enum(2) [24:23] enum(2)
		Source channel to use for this operand. CHAN_X: Use X element. CHAN_Y: Use Y element. CHAN_Z: Use Z element. CHAN_W: Use W element.
	SRC0_NEG (SON) SRC1_NEG (S1N)	12 int(1) 25 int(1)
		 Negation. Do not negate input for this operand. Negate input for this operand. Use only for floating-point inputs.

ALU Doubleword 0 (Cont.)

	INDEX_MODE (IM)	[28:26] enum(3)		
		Relative addressing mode, using the address register (AR) or the loop index (aL), for operands that have the SRC_REL or DST_REL bit set.		
		0 INDEX_AR_X - For constants: add AR.X.		
		1 INDEX_AR_Y - For constants: add AR.Y.		
		2 INDEX_AR_Z - For constants: add AR.Z.		
		3 INDEX_AR_W - For constants: add AR.W.		
		4 INDEX_LOOP - Add loop index (aL).		
		 5 INDEX_GLOBAL - Treat GPR address as absolute, not thread-relative. 		
		6 INDEX_GLOBAL_AR_X- Treat GPR address as absolute, and add GPR-index (AR.X).		
	PRED_SEL (PS)	[30:29] enum(2)		
		Predicate to apply to this instruction.		
		0 PRED_SEL_OFF: execute all pixels.		
		1 Reserved		
		2 PRED_SEL_ZERO: execute if predicate = 0.		
		3 PRED_SEL_ONE: execute if predicate = 1.		
	LAST (L)	31 int(1)		
		Last instruction in an instruction group.		
		O This is not the last instruction (64-bit word) in the current instruction group.		
		1 This is the last instruction (64-bit word) in the current instruction group.		
Related	ALU_WORD1_OP2			
	ALU_WORD1_OP3			

ALU Instructions 10-17

ALU Doubleword 1 Zero to Two Source Operands

Instructions	ALU_WORD1_OP2_V2					
Description	This is the high-order (most-significant) doubleword in the 64-bit microcode-format pair formed by ALU_WORD0 and ALU_WORD1_{OP2}, OP3}. Each instruction using this format pair has either an OP2 or an OP3 version (not both). The OP2 version specifies ALU instructions that take zero to two source operands, plus a destination operand.					
	Bits [31:18] of thi	Bits [31:18] of this format are identical to those in the ALU_WORD1_OP3 format.				
Opcode	Field Name	Bits	Format			
	SRC0_ABS (S0A) SRC1_ABS (S1A)		int(1) int(1)			
		Abso	olute value.			
		0	Use the actual value of the input for this operand.			
		1	Use the absolute value of the input for this operand. Use only for floating-point inputs. This function is performed before negation.			
	UPDATE_EXECUTE	2	int(1)			
	_MASK (UEM)	Upda	ate active mask.			
		0	Do not update the active mask after executing this instruction.			
		1	Update the active mask after executing this instruction, based on the current predicate.			
	UPDATE_PRED	3	int(1)			
	(UP)	Upda	ate predicate.			
		0	Do not update the stored predicate.			
		1	Update the stored predicate based on the predicate operation computed here.			
	WRITE_MASK	4	int(1)			
	(WM)	Write	e result to destination vector element.			
		0	Do not write this scalar result to the destination GPR vector element.			
		1	Write this scalar result to the destination GPR vector element.			
	OMOD	[6:5]	enum(2)			
		Outp	out modifier.			
		0	ALU_OMOD_OFF: identity. This value must be used for operations that produce an integer result.			
		1	ALU_OMOD_M2: multiply by 2.0.			
		2	ALU_OMOD_M4: multiply by 4.0.			
		3	ALU_OMOD_D2: divide by 2.0.			

enum(11)

ALU Doubleword 1 Zero to Two Source Operands (Cont.)

ALU_INST [17:7]

Instruction. The top three bits of this field must be zero. Gaps in opcode values are not marked in the list below. See Chapter 7 for descriptions of each instruction.

- 0 OP2_INST_ADD
- 1 OP2_INST_MUL
- 2 OP2_INST_MUL_IEEE
- 3 OP2_INST_MAX
- 4 OP2_INST_MIN
- 5 OP2_INST_MAX_DX10
- 6 OP2_INST_MIN_DX10
- 7 OP2_INST_FREXP_64
- 8 OP2_INST_SETE
- 9 OP2_INST_SETGT
- 10 OP2_INST_SETGE
- 11 OP2_INST_SETNE
- 12 OP2_INST_SETE_DX10
- 13 OP2_INST_SETGT_DX10
- 14 OP2_INST_SETGE_DX10
- 15 OP2_INST_SETNE_DX10
- 16 OP2_INST_FRACT
- 17 OP2_INST_TRUNC
- 18 OP2_INST_CEIL
- 19 OP2_INST_RNDNE
- 20 OP2_INST_FLOOR
- 21 OP2_INST_MOVA
- 22 OP2_INST_MOVA_FLOOR
- 23 OP2_INST_ADD_64
- 24 OP2_INST_MOVA_INT
- 25 OP2_INST_MOV
- 26 OP2_INST_NOP
- 27 OP2_INST_MUL_64
- 28 OP2_INST_FLT64_TO_FLT32
- 29 OP2_INST_FLT32_TO_FLT64
- 30 OP2_INST_PRED_SETGT_UINT
- 31 OP2_INST_PRED_SETGE_UINT
- 32 OP2_INST_PRED_SETE
- 33 OP2_INST_PRED_SETGT
- 34 OP2_INST_PRED_SETGE
- 35 OP2_INST_PRED_SETNE
- 36 OP2_INST_PRED_SET_INV
- 37 OP2_INST_PRED_SET_POP
- 38 OP2_INST_PRED_SET_CLR
- 39 OP2_INST_PRED_SET_RESTORE
- 40 OP2_INST_PRED_SETE_PUSH
- 41 OP2_INST_PRED_SETGT_PUSH
- 42 OP2_INST_PRED_SETGE_PUSH
- 43 OP2_INST_PRED_SETNE_PUSH
- 44 OP2_INST_KILLE
- 45 OP2_INST_KILLGT
- 46 OP2_INST_KILLGE

ALU Instructions 10-19

ALU Doubleword 1 Zero to Two Source Operands (Cont.)

ALU_INST [17:	8] enum(10)
47	OP2_INST_KILLNE
48	OP2_INST_AND_INT
49	OP2_INST_OR_INT
50	OP2_INST_XOR_INT
51	OP2_INST_NOT_INT
52	OP2_INST_ADD_INT
53	OP2_INST_SUB_INT
54	OP2_INST_MAX_INT
55	OP2_INST_MIN_INT
56	OP2_INST_MAX_UINT
57	OP2_INST_MIN_UINT
58	OP2_INST_SETE_INT
59	OP2_INST_SETGT_INT
60	OP2_INST_SETGE_INT
61	OP2_INST_SETNE_INT
62	OP2_INST_SETGT_UINT
63	OP2_INST_SETGE_UINT
64	OP2_INST_KILLGT_UINT
65	OP2_INST_KILLGE_UINT
66	OP2_INST_PRED_SETE_INT
67	OP2_INST_PRED_SETGT_INT
68	OP2_INST_PRED_SETGE_INT
69	OP2_INST_PRED_SETNE_INT
70	OP2_INST_KILLE_INT
71	OP2_INST_KILLGT_INT
72	OP2_INST_KILLGE_INT
73 74	OP2_INST_KILLNE_INT
74 75	OP2_INST_PRED_SETE_PUSH_INT
76	OP2_INST_PRED_SETGT_PUSH_INT
70	OP2_INST_PRED_SETGE_PUSH_INT OP2_INST_PRED_SETNE_PUSH_INT
77	OP2_INST_PRED_SETIT_PUSH_INT OP2_INST_PRED_SETIT_PUSH_INT
79	OP2_INST_PRED_SETIE_PUSH_INT
80	OP2_INST_DOT4
81	OP2_INST_DOT4_IEEE
82	OP2_INST_CUBE
83	OP2_INST_MAX4
	4reserved
96	OP2_INST_MOVA_GPR_INT
97	OP2_INST_EXP_IEEE
98	OP2_INST_LOG_CLAMPED
99	OP2_INST_LOG_IEEE
100	OP2_INST_RECIP_CLAMPED
101	OP2_INST_RECIP_FF
102	OP2_INST_RECIP_IEEE
103	OP2_INST_RECIPSQRT_CLAMPED
104	OP2_INST_RECIPSQRT_FF

ALU Doubleword 1 Zero to Two Source Operands (Cont.)

		• •	•
ALU_INST	[17:8]	enum(10)	
	105 OP2_	INST_RECIPSQRT_IEEE	
	106 OP2_	INST_SQRT_IEEE	
	107 OP2_	INST_FLT_TO_INT	
	108 OP2_	INST_INT_TO_FLT	
	109 OP2_	INST_UINT_TO_FLT	
	110 OP2_	INST_SIN	
		INST_COS	
		INST_ASHR_INT	
		INST_LSHR_INT	
		INST_LSHL_INT	
		INST_MULLO_INT	
		INST_MULHI_INT	
		INST_MULLO_UINT	
		INST_MULHI_UINT	
		INST_RECIP_INT	
		INST_RECIP_UINT	
		INST_FLT_TO_UINT	
		INST_LDEXP_64 INST_FRACT_64	
		INST_PRED_SETGT_64	
	_	INST_PRED_SETE_64	
		INST_PRED_SETGE_64	
BANK_SWIZZLE (BS)	[20:18]	enum(3)	
(BS)	Specifies h	now to load source oper	rands.
	Vecto	or Instruction Slot	Scalar Instruction Slot
		VEC_012	ALU_SCL_210.
		VEC_021	ALU_SCL_122.
		VEC_120	ALU_SCL_212.
		VEC_102	ALU_SCL_221.
		VEC_201.	
		VEC_210.	
	See Section	on 4.7.7, on page 4-12	for details.
DST_GPR	[27:21]	int(7)	
	Destination	n GPR address to which	h result is written.
DST_REL (DR)	28	enum(1)	
	Addressing	g mode for the destinati	on GPR address.
	0 Abso	lute: no relative address	sing.
	1 Relat	ive: add index from IND	EX_MODE to this address.
DST_ELEM (DE)	[30:29]	enum(2)	
	Vector ele	ment of DST_GPR to whi	ch the result is written.
	0 ELEM	_x: write to X element.	
	1 ELEM	Y: write to Y element.	
	_	_z: write to Z element.	
	3 ELEM	_w: write to W element.	

ALU Instructions 10-21

ALU Doubleword 1 Zero to Two Source Operands (Cont.)

	CLAMP (C)	31	int(1)
		Cla	mp result.
		0	Do not clamp the result.
		1	Clamp the result to [0.0, 1.0]. Not mathematically defined for instructions that produce integer results.
Related	ALU_WORD0 ALU_WORD1_OP3		

ALU Doubleword 1 Three Source Operands

Instructions	ALU_WORD1_	ALU_WORD1_OP3				
Description	by ALU_WORD0 and ALU_WORD1_{OP2, OP3}. Each instruction using this		·			
Opcode	Field Name	Bits	Format			
	SRC2_SEL	[8:0]	enum(9)			
		Locatio	Location or value of this source operand.			
		[127:0]	• • •			
		-	28] Kcache constants in bank 0.			
		-	60] Kcache constants in bank 1.			
		-	66] cfile constants c[255:0].			
			special values are shown below.			
		244	ALU_SRC_1_DBL_L: special constant 1.0 double-float, LSW.			
		245	ALU_SRC_1_DBL_M: special constant 1.0 double-float, MSW.			
		246	ALU_SRC_0_5_DBL_L: special constant 0.5 double-float, LSW.			
		247	ALU_SRC_0_5_DBL_M: special constant 0.5 double-float, MSW.			
		248	ALU_SRC_0: the constant 0.0.			
		249	ALU_SRC_1: the constant 1.0 float.			
		250	ALU_SRC_1_INT: the constant 1 integer.			
		251	ALU_SRC_M_1_INT: the constant -1 integer.			
		252	ALU_SRC_0_5: the constant 0.5 float.			
		253	ALU_SRC_LITERAL: literal constant.			
		254 255	ALU_SRC_PV: previous ALU. [X,Y,Z,W] result. ALU_SRC_PS: previous ALU.Trans result.			
	SRC2_REL	9	enum(1)			
			sing mode for this source operand.			
			bsolute: no relative addressing.			
			elative: add index from INDEX_MODE to this address. See ALU_WORD0, on age 10-16, for the specification of INDEX_MODE.			
	SRC2_CHAN	[11:10]	enum(2)			
	(S2C)	Source	channel to use for this operand.			
			HAN_X: Use X element.			
			HAN_Y: Use Y element.			
		2 CI	HAN_Z: Use Z element.			
		3 CI	HAN_W: Use W element.			
	SRC2_NEG	12	int(1)			
		Negatio	on.			
			o not negate input for this operand.			
			egate input for this operand. Use only for floating-point inputs.			

ALU Instructions 10-23

ALU Doubleword 1 Three Source Operands (Cont.)

ALU INST	[17:13] enum(5)							
71110_11VD1	Instruction. Gaps in opcode value	s are not marked in the list below. See Chapter 7						
	•	on. Note: opcode values do not begin at zero.						
	8 OP3_INST_MULADD_64 9 OP3_INST_MULADD_64_M2							
	10 OP3_INST_MULADD_64_M4 11 OP3_INST_MULADD_64_D2							
	12 OP3_INST_MUL_LIT							
	13 OP3_INST_MUL_LIT_M2							
	14 OP3_INST_MUL_LIT_M4							
	15 OP3_INST_MUL_LIT_D2							
	16 OP3_INST_MULADD							
	17 OP3_INST_MULADD_M2							
	18 OP3_INST_MULADD_M4							
	19 OP3_INST_MULADD_D2							
	20 OP3_INST_MULADD_IEEE							
	21 OP3_INST_MULADD_IEEE_M2							
	22 OP3_INST_MULADD_IEEE_M4							
	23 OP3_INST_MULADD_IEEE_D2							
	24 OP3_INST_CNDE							
	25 OP3_INST_CNDGT							
	26 OP3_INST_CNDGE							
	27 Reserved							
	28 OP3_INST_CNDE_INT							
	29 OP3_INST_CMNDGT_INT							
	30 OP3_INST_CNDGE_INT							
	31 Reserved							
BANK_SWIZZL	正 [20:18] enum(3)							
(BS)	Specifies how to load source ope	erands.						
	Vector Instruction Slot	Scalar Instruction Slot						
	O ALU_VEC_012	ALU_SCL_210.						
	1 ALU_VEC_021	ALU_SCL_122.						
	2 ALU_VEC_120	ALU_SCL_212.						
	3 ALU_VEC_102	ALU_SCL_221.						
	4 ALU_VEC_201.							
	5 ALU_VEC_210.							
	See Section 4.7.7, on page 4-12	•						
DST_GPR	[27:21] int(7)	1 10 10						
	Destination GPR address to which result is written.							
DST_REL (DR								
	Addressing mode for the destination GPR address.							
	0 Absolute: no relative address	-						
	1 Relative: add index from INDEX_MODE to this address. See ALU_WORD0, on page 10-16, for the specification of INDEX_MODE.							

ALU Doubleword 1 Three Source Operands (Cont.)

	DST_ELEM	[30:29]	enum(2)				
	(DE)	Vector element of DST_GPR to which the result is written.					
		0 ELEM	_x: write to X element.				
		1 ELEM	r_Y: write to Y element.				
		2 ELEM	լ_z: write to Z element.				
		3 ELEM	r_w: write to W element.				
	CLAMP (C)	31	int(1)				
		Clamp res	sult.				
		0 Do n	ot clamp the result.				
			up the result to [0.0, 1.0]. Not mathematically defined for instructions that uce integer results.				
Related	ALU_WORD0						
	ALU_WORD1_C	P2					

10.3 Vertex-Fetch Instructions

Vertex-fetch clauses are specified in the CF_WORD0 and CF_WORD1 formats, described in Section 10.1, on page 10-2. After the clause is specified, the instructions below can be issued. Graphics programs typically use these instructions to load vertex data from off-chip memory into GPRs. General-computing programs typically do not use these instructions; instead, they use texture-fetch instructions to load all data.

All vertex-fetch microcode formats are 64 bits wide.

Vertex Fetch Doubleword 0

VOITOX I OT	on Boubleword o					
Instructions	VTX_WORD0					
Description	This is the low-order (least-significant) doubleword in the 128-bit 4-tuple formed by VTX_WORD1_{SEM, GPR}, VTX_WORD2, plus a doubleword filled with zeros, as descr Chapter 5. Each instruction using this format 4-tuple has either an SEM or an GPF both) for its second doubleword. The instructions are specified in the VTX_WORD0 d					
Opcode	Field Name	Bits	Format			
	VTX_INST	[4:0]] enum(5)			
	Instruction.					
		0	VTX_INST_FETCH: vertex fetch (X = uint32 index). Use VTX_WORD1_GPR (page 10-30).			
		1	VTX_INST_SEMANTIC: semantic vertex fetch. Use VTX_WORD1_SEM (page 10-27).			
		2	VTX_INST_MEM: memory read/write.			
		All c	other values are illegal.			
	FETCH_TYPE (FT)	[6:5]	enum(2)			
		Spe	cifies which index offset to send to the vertex cache.			
		0	VTX_FETCH_VERTEX_DATA			
		1	VTX_FETCH_INSTANCE_DATA			
		2	VTX FETCH NO INDEX OFFSET			

Vertex Fetch Doubleword 0

	FETCH_WHOLE_QUAD	7 int(1)					
	(FWQ)	 Texture instruction can ignore invalid pixels. Texture instruction must fetch data for all pixels (result can be used as source coordinate of a dependent read). 					
	BUFFER_ID	[15:8] int(8)					
		Constant ID to use for this vertex fetch (indicates the buffer address, size, and format).					
	SRC_GPR	[22:16] int(7)					
		Source GPR address to get fetch address from.					
	SRC_REL (SR)	23 enum(1)					
		Specifies whether source address is absolute or relative to an index. O Absolute: no relative addressing. Relative: add current loop index (aL) value to this address.					
	SRC_SEL_X (SSX)	[25:24] enum(2)					
		Specifies which element of SRC to use for the fetch address.					
		0 SEL_X: use X element.					
		1 SEL_Y: use Y element.					
		2 SEL_Z: use Z element.					
		3 SEL_W: use W element.					
	MEGA_FETCH_COUNT	[31:26] int(6)					
	(MFC)	For a mega-fetch, specifies the number of bytes to fetch at once. For minifetch, number of bytes to fetch if the processor converts this instruction into a mega-fetch. This value's range is [1,64].					
Related	VTX_WORD1_GPR						
	VTX_WORD1_SEM						
	VTX_WORD2						

Vertex Fetch Doubleword 1

Instructions					
Description					
Opcode	Field Name	Bits	Format		
	SEMANTIC_ID	[7:0]	int(8)		
		Specifies an eight-bit semantic ID used to look up the destination GPR in the semantic table. The semantic table is written by the host and maintained by hardware.			
	Reserved	8			
		Rese	erved. Set to 0.		
	DST_SEL_X (DSX)	[11:9	enum(3)		
	DST_SEL_Y (DSY)	[14:1	enum(3)		
	DST_SEL_Z (DSZ)	[17:15]	enum(3) [5] enum(3)		
	DST_SEL_W (DSW)	[20:1			
			cifies which element of the result to write to DST.XYZW. Can be used to k elements when writing to the destination GPR.		
		0	SEL_X: use X element.		
		1	SEL_Y: use Y element.		
		2	SEL_z: use Z element.		
		3	SEL_W: use W element.		
		4	SEL_0: use constant 0.0.		
		5 6	SEL_1: use constant 1.0. Reserved.		
		7	SEL_MASK: mask this element.		
	IICE CONCT ETET DO	-	int(1)		
	USE_CONST_FIELDS (UCF)				
	•	0 1	Use format given in this instruction.		
		I	Use format given in the fetch constant instead of in this instruction.		

Vertex Fetch Doubleword 1 (Cont.)

DATA_FORMAT	[27:	22] int(6)		
	in th		s 3, 18, 20	l if USE_CONST_FIELDS is set). Note that 0, 21, 23, 24, 44, 45, 46, and 54 through are for texture fetches.
	0	FMT_INVALID		FMT 16 16 16 16 FLOAT
	1	FMT_8		FMT_RESERVED_33
	2	FMT_4_4		FMT_32_32_32_32
	3	FMT_3_3_2		FMT_32_32_32_52 FMT_32_32_32_5LOAT
	4	FMT_RESERVED_4		FMT_RESERVED_36
	5	FMT_16	37	
	6	-		FMT_1_REVERSED
	7	FMT_16_FLOAT FMT_8_8	39	
	8	FMT_5_6_5		FMT_BG_RG
	9			FMT_32_AS_8
	10	FMT_6_5_5 FMT_1_5_5_5		FMT_32_AS_0 FMT_32_AS_8_8
	11			FMT_5_9_9_9_SHAREDEXP
		FMT_4_4_4_4		
	12 13	FMT_5_5_5_1		FMT_8_8_8
	14	FMT_32 FMT_32_FLOAT		FMT_16_16_16
				FMT_16_16_16_FLOAT
	15	FMT_16_16		FMT_32_32_32
		FMT_16_16_FLOAT		FMT_32_32_32_FLOAT
	17	FMT_8_24	49	_
	18	FMT_8_24_FLOAT		FMT_BC2
	19	FMT_24_8	51	_
	20	FMT_24_8_FLOAT		FMT_BC4
	21	FMT_10_11_11		FMT_BC5
	22	FMT_10_11_11_FLOAT		FMT_APC0
	23	FMT_11_11_10		FMT_APC1
	24	FMT_11_11_10_FLOAT		FMT_APC2
	25	FMT_2_10_10_10		FMT_APC3
	26	FMT_8_8_8_8		FMT_APC4
	27	FMT_10_10_10_2		FMT_APC5
	28	FMT_X24_8_32_FLOAT		FMT_APC6
	29	FMT_32_32	61	FMT_APC7
	30	FMT_32_32_FLOAT	62	_
	31	FMT_16_16_16_16	63	FMT_RESERVED_63
NUM_FORMAT_ALL (NFA)	[29: Fori	-	I is the nu	Imber of bits derived from DATA_FORMAT
	and	gamma) (ignored if US	E_CONST_	FIELDS is set).
	0	NUM_FORMAT_NORM: repunsigned, or [-1, 1] if s		action number (0.N) with range [0,1] if
	1		ger numbe	er (N.0) with range [0, 2^N] if unsigned, or
	2		integer nu	imber stored as a S23E8 floating-point
FORMAT_COMP_ALL	30	enum(1)		·
(FCA)	Spe	cifies sign of source ele	ements (ig	gnored if USE_CONST_FIELDS = 1).
	0	FORMAT_COMP_UNSIGN	ED	
	1	FORMAT_COMP_SIGNED		

Vertex Fetch Doubleword 1 (Cont.)

	SRF_MODE_ALL	31	enum(1)
	(SMA)		oping to use when converting from signed repeating fraction (SRF) to float ored if USE_CONST_FIELDS is set).
		0	SRF_MODE_ZERO_CLAMP_MINUS_ONE: data represents numbers in the range [-1.0, 1.0] in increments of 1/(2^numBits-1-1). For example, 4 bit numbers use increments of 1/7. The -1 has two encodings.
		1	SRF_MODE_NO_ZERO: OpenGL format lacking representation for zero. Data represents numbers in the range [-1.0, 1.0] with no representation of zero and only one representation of -1. Increments in 2/(2^numBits-1-1). For example, 4 bit numbers use increments of 2/15.
Related	VTX WORDO		
	VTX_WORD1_GPR		
	VTX_WORD2		

Vertex Fet	ch Doubleword 1	GPR Specifica	ation			
Instructions	VTX_WORD1_GPR					
Description	VTX_WORD2, plus a instruction using the doubleword. The inused by FETCH ins	This doubleword is part of the 128-bit 4-tuple formed by VTX_WORD0, VTX_WORD1_{SEM, GPR}, VTX_WORD2, plus a doubleword filled with zeros (DWROD3), as described in Chapter 5. Each instruction using this format 4-tuple has either a SEM or GPR format (not both) for its second doubleword. The instructions are specified in the VTX_WORD0 doubleword. This GPR format is used by FETCH instructions that specify a destination GPR directly. See the next format for the semantic-table option.				
Opcode	Field Name	Bits	Format			
	DST_GPR	[6:0]	int(7)			
		Destination GPF	R address to which result is written.			
	DST_REL (DR)	7	enum(1)			
		Specifies whether	er destination address is absolute or relative to an index.			
		0 Absolute: r	no relative addressing.			
		1 Relative: a	dd current loop index (aL) value to this address.			
	Reserved	8				
		Reserved. Set to	0 0.			
	DST_SEL_X (DSX)	[11:9]	enum(3)			
	DST_SEL_Y (DSY)	[14:12]	enum(3)			
	DST_SEL_Z (DSZ)	[17:15]	enum(3)			
	DST_SEL_W (DSW)	[20:18]	enum(3)			
		Specifies which element of the result to write to DST.XYZW. Can be used mask elements when writing to the destination GPR.				
		0 SEL_X: use	X element.			
		_	Y element.			
		_	z Z element.			
			W element.			
		-	constant 0.0.			
		-	constant 1.0.			
		6 Reserved.7 SEL MASK:	mask this element.			
	USE CONST FIELDS		int(1)			
	(UCF)					
			t given in this instruction. t given in the fetch constant instead of in this instruction.			
	DATA_FORMAT	[27:22]	int(6)			
			data format (ignored if USE_CONST_FIELDS is set).			
		· ·	A_FORMAT [27:22] in VTX_WORD1, page 10-27.			
	NUM FORMAT ALL	[29:28]	enum(2)			
	(NFA)	Format of return	ing data (N is the number of bits derived from DATA_FORMAT nored if USE_CONST_FIELDS is set).			
		0 NUM_FORMA	T_NORM: repeating fraction number (0.N) with range [0,1] if or [-1, 1] if signed.			
		[-2^M, 2^M	TINT integer number (N.0) with range $[0, 2^N]$ if unsigned, or $[0, 1]$ if signed $[0, 1]$.			
		2 37774 500343	E CONTED integer number stored as a COSE floating point			

representation (1 == 0x3F800000).

 ${\tt NUM_FORMAT_SCALED:} \ integer \ number \ stored \ as \ a \ S23E8 \ floating-point$

Vertex Fetch Doubleword 1 GPR Specification (Cont.)

	FORMAT_COMP_ALL (FCA)	30 enum(1)
		Specifies sign of source elements (ignored if USE_CONST_FIELDS = 1).
		O FORMAT_COMP_UNSIGNED
		1 FORMAT_COMP_SIGNED
	SRF_MODE_ALL	31 enum(1)
	(SMA)	Mapping to use when converting from signed repeating fraction (SRF) to float (ignored if USE_CONST_FIELDS is set).
		O SRF_MODE_ZERO_CLAMP_MINUS_ONE: data represents numbers in the range [-1.0, 1.0] in increments of 1/(2^numBits-1-1). For example, 4 bit numbers use increments of 1/7. The -1 has two encodings.
		1 SRF_MODE_NO_ZERO: OpenGL format lacking representation for zero. Data represents numbers in the range [-1.0, 1.0] with no representation of zero and only one representation of -1. Increments in 2/(2^numBits-1-1). For example, 4 bit numbers use increments of 2/15.
Related	VTX_WORD0	
	VTX_WORD1_SEM	
	VTX_WORD2	

Vertex Fetch Doubleword 1 Semantic-Table Specification

Instructions	VTX_WORD1_SEM					
Description	VTX_WORD2, plus a d this format 4-tuple h instructions are spe	loubleword nas either cified in th	e 128-bit 4-tuple formed by VTX_WORD0, VTX_WORD1_{SEM, GPR}, d filled with zeros, as described in Chapter 5. Each instruction using a SEM or GPR format (not both) for its second doubleword. The DE VTX_WORD0 doubleword. This SEM format is used by SEMANTIC stination using a semantic table.			
Opcode	Field Name	Bits	Format			
·	SEMANTIC_ID	[7:0]	int(8)			
	_	Specifies	an eight-bit semantic ID used to look up the destination GPR in the table. The semantic table is written by the host and maintained by			
	Reserved	8				
		Reserved	d. Set to 0.			
	DST_SEL_X (DSX)	[11:9]	enum(3)			
	DST_SEL_Y (DSY)	[14:12]	enum(3)			
	DST_SEL_Z (DSZ)	[17:15]	enum(3) enum(3)			
	DST_SEL_W (DSW)	[20:18]	Situm(e)			
		Specifies which element of the result to write to DST.XYZW. Can be used to mask elements when writing to the destination GPR.				
			_x: use X element.			
			_Y: use Y element.			
			_Z: use Z element.			
			_W: use W element.			
			_0: use constant 0.0. _1: use constant 1.0.			
			erved.			
			_MASK: mask this element.			
	USE_CONST_FIELDS	21	int(1)			
	(UCF)		format given in this instruction.			
			format given in the fetch constant instead of in this instruction.			
	DATA_FORMAT	[27:22]	int(6)			
	21111_1 011111	Specifies vertex data format (ignored if USE_CONST_FIELDS is set).				
		See list for DATA_FORMAT [27:22] in VTX_WORD1, page 10-27.				
	NUM_FORMAT_ALL	[29:28]	enum(2)			
	(NFA)	Format of returning data (N is the number of bits derived from DATA_FORMAT and gamma) (ignored if USE_CONST_FIELDS is set).				
		0 NUM				
		1 NUM	FORMAT_INT integer number (N.0) with range $[0, 2^N]$ if unsigned, or M, 2^M if signed $(M = N - 1)$.			
			FORMAT_SCALED: integer number stored as a S23E8 floating-point resentation (1 == 0x3F800000).			
	FORMAT_COMP_ALL	30	enum(1)			
	(FCA)	Specifies sign of source elements (ignored if USE_CONST_FIELDS = 1).				
		0 FOR	MAT_COMP_UNSIGNED			
		1 FOR	MAT_COMP_SIGNED			

Vertex Fetch Doubleword 1 Semantic-Table Specification (Cont.)

	SRF_MODE_ALL (SMA)	31 enum(1)	
		Mapping to use when converting from signed repeating fraction (SRF) to f (ignored if USE_CONST_FIELDS is set).	float
		 SRF_MODE_ZERO_CLAMP_MINUS_ONE: data represents numbers in the range [-1.0, 1.0] in increments of 1/(2^numBits-1-1). For example, 4 bi numbers use increments of 1/7. The -1 has two encodings. SRF_MODE_NO_ZERO: OpenGL format lacking representation for zero. I represents numbers in the range [-1.0, 1.0] with no representation of and only one representation of -1. Increments in 2/(2^numBits-1-1). For example, 4 bit numbers use increments of 2/15. 	it Data zero
Related	VTX_WORD0 VTX_WORD1 VTX_WORD1_GPR		
	VTX_WORD2		

Vertex Fetch Doubleword 2

Instructions	VTX_WORD2			
Description	This is the high-order (most-significant) doubleword in the 128-bit 4-tuple formed by VTX_WORD VTX_WORD1_{SEM, GPR}, VTX_WORD2, plus a doubleword filled with zeros, as described in Chapter 5.			
Opcode	Field Name	Bits	Format	
	OFFSET	[15:0	D] int(16)	
		Offse	et to begin reading from. Byte-aligned.	
	ENDIAN_SWAP (ES)	[17:1	16] enum(2)	
		Endi	an control (ignored if USE_CONST_FIELDS is set).	
		0	ENDIAN_NONE: no endian swap (XOR by 0).	
		1	ENDIAN_8IN16: 8-bit swap in 16 bit word (XOR by 1): AABBCCDD -> BBAADDCC.	
		2	ENDIAN_8IN32: 8-bit swap in a 32-bit word (XOR by 3): AABBCCDD -> DDCCBBAA.	
	CONST_BUF_NO_STRIDE	18	int(1)	
	(CBNS)	0	Do not force stride to zero for constant buffer fetches that use absolute addresses.	
		1	Force stride to zero for constant buffer fetches that use absolute addresses.	
	MEGA_FETCH (MF)	19	int(1)	
		0	This instruction is a mini-fetch.	
		1	This instruction is a mega-fetch.	
	ALT_CONST	20	int(1)	
		0	This ALU clause does not use constants from an alternate thread.	
		1	This ALU clause uses constants from an alternate thread type: ps->vs, vs->gs, gs->vs, es->gs. Note that es and vs share constants.	
	Reserved	[31:2	21]	
		Rese	erved	
Related	VTX_WORD0			
	VTX_WORD1_GPR			
	VTX_WORD1_SEM			

10.4 Texture-Fetch Instructions

Texture-fetch clauses are initiated using the CF_WORD[0,1] formats, described in Section 10.1, on page 10-2. After the clause is initiated, the instructions below can be issued. Graphics programs typically use texture fetches to load texture data from memory into GPRs. General-computing programs typically use texture fetches as conventional data loads from memory into GPRs that are unrelated to textures.

All texture-fetch microcode formats are 96 bits wide, formed by three doublewords, and padded with zeros to 128 bits.

Texture Fetch Doubleword 0

Description This is the low-order (least-significant) doubleword in the 128-bit 4-tuple formed by TEX_MORD(0,12) plus a doubleword filled with zeros, as described in Chapter 6. Opcode Field Name	Instructions	TEX WORDO		
TEX_NORD[0,1,2] plus a doubleword filled with zeros, as described in Chapter 6. Opcode Field Name Bits Format 4-0 enum(5)	mstructions	TEA_WORDO		
Instruction. In	Description			
Instruction. TEX_INST_VTX_FETCH: vertex fetch (X = uint32index). TEX_INST_VTX_SEMANTIC: semantic vertex fetch. TEX_INST_MEM_memory read (scratch, reduction, scatter buffers) or read-write (data share). TEX_INST_LEX fetch data, address XYZL are uint32. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_GET_LEXT_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_GEADIENTS_V: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_GEADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dw. TEX_INST_GET_GEADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dw. TEX_INST_GET_GEADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dw. TEX_INST_SET_GEADIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GEADIENTS_V: XYZ set horizontal gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LC_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_C_G_LB TEX_INST_SAMPLE_C_C_G_LB TEX_INST_SAMPLE_C_C_G_LB TEX_INST_SAMPLE_C_C_G_LB	Opcode	Field Name	Bits	Format
Instruction. TEX_INST_VTX_FETCH: vertex fetch (X = uint32index). TEX_INST_VTX_SEMANTIC: semantic vertex fetch. TEX_INST_MEM_memory read (scratch, reduction, scatter buffers) or read-write (data share). TEX_INST_LEX fetch data, address XYZL are uint32. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_GET_LEXT_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_GEADIENTS_V: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_GEADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dw. TEX_INST_GET_GEADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dw. TEX_INST_GET_GEADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dw. TEX_INST_SET_GEADIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GEADIENTS_V: XYZ set horizontal gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LC_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_C_G_LB TEX_INST_SAMPLE_C_C_G_LB TEX_INST_SAMPLE_C_C_G_LB TEX_INST_SAMPLE_C_C_G_LB		TEX_INST	[4:0]	enum(5)
TEX_INST_VIX_FETCH: vertex fetch (X = uint32index). TEX_INST_VEM. SEMANTIC: semantic vertex fetch. TEX_INST_MEM. memory read (scratch, reduction, scatter buffers) or read-write (data share). TEX_INST_LD: fetch data, address XYZL are uint32. TEX_INST_LD: fetch data, address XYZL are uint32. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. TEX_INST_GET_NUMBER_OF_SAMPLES: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_CRADIENTS_B: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_GRADIENTS_B: slopes relative to vertical: X = dx/dx, Y = dy/dx, Z = dz/dx, W = dw/dx. TEX_INST_GET_GRADIENTS_V: slopes relative to vertical: X = dx/dx, Y = dy/dx, Z = dz/dx, W = dw/dx. TEX_INST_GET_GRADIENTS_F: Slopes relative to vertical: X = dx/dx, Y = dy/dx, Z = dz/dx, W = dw/dx. TEX_INST_GET_GRADIENTS_F: Slopes relative to vertical: X = dx/dx, Y = dy/dx, Z = dz/dx, W = dw/dx. TEX_INST_SET_GRADIENTS_F: Slopes relative to vertical: X = dx/dx, Y = dy/dx, Z = dz/dx, W = dw/dx. TEX_INST_SET_GRADIENTS_F: XYZ set horizontal gradients from coordinates and store them. TEX_INST_SET_GRADIENTS_F: XYZ set vertical gradients. TEX_INST_SEMPLE_L TEX_INST_SEMPLE_L TEX_INST_SEMPLE_L TEX_INST_SEMPLE_L TEX_INST_SEMPLE_G_L TEX_INST_SEMPLE_G_L TEX_INST_SEMPLE_G_L TEX_INST_SEMPLE_G_L TEX_INST_SEMPLE_G_L TEX_INST_SEMPLE_C_L TEX_INST		_		
TEX_INST_MEM memory read (scratch, reduction, scatter buffers) or read-write (data share). TEX_INST_LD: fetch data, address XYZL are uint32. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_COMP_TEX_LDD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_GET_COMP_TEX_LDD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_GET_GENDIENTS_H: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_GET_GENDIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. TEX_INST_EET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_SET_GET_GENDIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_C LB				
TEX_INST_MENT memory read (scratch, reduction, scatter buffers) or read-write (data share). TEX_INST_LDt fetch data, address XYZL are uint32. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_GRADIENTS_IS slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_GRADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_SET_GRADIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_C LB TEX_INST_SAMPLE_C LL TEX_INST_SAMPLE_C LB TEX_INST_SAMPLE_C LB TEX_INST_SAMPLE_C LB TEX_INST_SAMPLE_C LB				
TEX_INST_LD: fetch data, address XYZL are uint32. TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. TEX_INST_GET_NUMBER_OF_SAMPLES: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_GRADIENTS_M: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_GRADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_SET_GRADIENTS_V: XYZ set horizontal gradients. TEX_INST_SET_GRADIENTS_V: XYZ set horizontal gradients. Z set index for array of cubemaps. TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): if the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_L TEX_INST_SAMPLE_L TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB				TEX_INST_MEM: memory read (scratch, reduction, scatter buffers) or read-write
4 TEX_INST_GET_TEXTURE_RESINFO: retrieve width, height, depth, number of mipmap levels. 5 TEX_INST_GET_NUMBER_OF_SAMPLES: retrieve width, height, depth, number of samples of an MSAA surface. 6 TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. 7 TEX_INST_GET_GRADIENTS_H: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. 8 TEX_INST_GET_GRADIENTS_Y: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. 9 TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. 10 TEX_INST_REP_GRADIENTS: Compute gradients from coordinates and store them. 11 TEX_INST_SET_GRADIENTS_V: XYZ set horizontal gradients. 12 TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. 13 Reserved. 14 Z set index for array of cubemaps. 15 Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). 16 TEX_INST_SAMPLE_L 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_L 20 TEX_INST_SAMPLE_L 21 TEX_INST_SAMPLE_G_L 22 TEX_INST_SAMPLE_G_L 23 TEX_INST_SAMPLE_G_L 24 TEX_INST_SAMPLE_G_L 25 TEX_INST_SAMPLE_G_L 26 TEX_INST_SAMPLE_C_L 27 TEX_INST_SAMPLE_C_L 28 TEX_INST_SAMPLE_C_L 29 TEX_INST_SAMPLE_C_L 20 TEX_INST_SAMPLE_C_L 21 TEX_INST_SAMPLE_C_L 22 TEX_INST_SAMPLE_C_L 23 TEX_INST_SAMPLE_C_L 24 TEX_INST_SAMPLE_C_L 25 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_L 27 TEX_INST_SAMPLE_C_L 28 TEX_INST_SAMPLE_C_L 29 TEX_INST_SAMPLE_C_L 20 TEX_INST_SAMPLE_C_L 21 TEX_INST_SAMPLE_C_L 22 TEX_INST_SAMPLE_C_L 23 TEX_INST_SAMPLE_C_L 24 TEX_INST_SAMPLE_C_L 25 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_L 27 TEX_INST_SAMPLE_C_L 28 TEX_INST_SAMPLE_C_L 29 TEX_INST_SAMPLE_C_L 30 TEX_INST_SAMPLE_C_L 31 TEX_INST_SAMPLE_C_L 32 TEX_INST_SAMPLE_C_L 33 TEX_INST_SAMPLE_C_L			2	
mipmap levels. TEX_INST_GET_NUMBER_OF_SAMPLES: retrieve width, height, depth, number of samples of an MSAA surface. TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. TEX_INST_GET_CERADIENTS_H: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_KEEP_GRADIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. Reserved. Z set index for array of cubemaps. Setch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_G_BL TEX_INST_SAMPLE_G_BL TEX_INST_SAMPLE_G_CL TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_C_LB				
5 TEX_INST_GET_NUMBER_OF_SAMPLES: retrieve width, height, depth, number of samples of an MSAA surface. 6 TEX_INST_GET_COMP_TEX_LOD: X = clamped LOD; Y = non-clamped. 7 TEX_INST_GET_GRADIENTS_H: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. 8 TEX_INST_GET_GRADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. 9 TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. 10 TEX_INST_KEEP_GRADIENTS: Compute gradients from coordinates and store them. 11 TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. 12 TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. 13 Reserved. 14 Z set index for array of cubemaps. 15 Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). 16 TEX_INST_SAMPLE_L 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_L 19 TEX_INST_SAMPLE_L 20 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 22 TEX_INST_SAMPLE_G LE 23 TEX_INST_SAMPLE_G LE 24 TEX_INST_SAMPLE_C LE 25 TEX_INST_SAMPLE_C LE 26 TEX_INST_SAMPLE_C LE 27 TEX_INST_SAMPLE_C LE 28 TEX_INST_SAMPLE_C LE 29 TEX_INST_SAMPLE_C LE 29 TEX_INST_SAMPLE_C LE 29 TEX_INST_SAMPLE_C G L 30 TEX_INST_SAMPLE_C G L			4	
7 TEX_INST_GET_GRADIENTS_H: slopes relative to horizontal: X = dx/dh, Y = dy/dh, Z = dz/dh, W = dw/dh. 8 TEX_INST_GET_GRADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. 9 TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. 10 TEX_INST_KEEP_GRADIENTS: Compute gradients from coordinates and store them. 11 TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. 12 TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. 13 Reserved. 14 Z set index for array of cubemaps. 15 Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). 16 TEX_INST_SAMPLE_L 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LB 20 TEX_INST_SAMPLE_G_L 21 TEX_INST_SAMPLE_G_L 22 TEX_INST_SAMPLE_G_L 23 TEX_INST_SAMPLE_G_LB 24 TEX_INST_SAMPLE_G_LB 25 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_L 27 TEX_INST_SAMPLE_C_LB 28 TEX_INST_SAMPLE_C_LB 29 TEX_INST_SAMPLE_C_LB 20 TEX_INST_SAMPLE_C_LB 21 TEX_INST_SAMPLE_C_LB 22 TEX_INST_SAMPLE_C_LB 23 TEX_INST_SAMPLE_C_LB 24 TEX_INST_SAMPLE_C_LB 25 TEX_INST_SAMPLE_C_LB 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LB 28 TEX_INST_SAMPLE_C_LB 29 TEX_INST_SAMPLE_C_G_LB 30 TEX_INST_SAMPLE_C_G_LB			5	
Y = dy/dh, Z = dz/dh, W = dw/dh. TEX_INST_GET_LERDIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_KEEP_GRADIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LC TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_G_LB			6	•
8 TEX_INST_GET_GRADIENTS_V: slopes relative to vertical: X = dx/dv, Y = dy/dv, Z = dz/dv, W = dw/dv. 9 TEX_INST_GET_LERP: retrieve weights used for bilinear fetch, X = horizontal lerp, X = vertical lerp Z = volume slice, W = mipmap LERP. 10 TEX_INST_KEEP_GRADIENTS: Compute gradients from coordinates and store them. 11 TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. 12 TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. 13 Reserved. 14 Z set index for array of cubemaps. 15 Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). 16 TEX_INST_SAMPLE_L 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 22 TEX_INST_SAMPLE_G 23 TEX_INST_SAMPLE_G 24 TEX_INST_SAMPLE_G 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C 27 TEX_INST_SAMPLE_C 28 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LB 28 TEX_INST_SAMPLE_C_LB 29 TEX_INST_SAMPLE_C_LB 20 TEX_INST_SAMPLE_C_LB 21 TEX_INST_SAMPLE_C_LB 22 TEX_INST_SAMPLE_C_LB 23 TEX_INST_SAMPLE_C_LB 24 TEX_INST_SAMPLE_C_LB 25 TEX_INST_SAMPLE_C_LB 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LB 28 TEX_INST_SAMPLE_C_LB 29 TEX_INST_SAMPLE_C_G_L			7	
lerp, Y = vertical lerp Z = volume slice, W = mipmap LERP. TEX_INST_KEEP_GRADIENTS: Compute gradients from coordinates and store them. TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE_L TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_G TE			8	
them. 11 TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients. 12 TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. 13 Reserved. 14 Z set index for array of cubemaps. 15 Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). 16 TEX_INST_SAMPLE 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_G 20 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 22 TEX_INST_SAMPLE_G 23 TEX_INST_SAMPLE_G 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C 27 TEX_INST_SAMPLE_C 28 TEX_INST_SAMPLE_C 29 TEX_INST_SAMPLE_C 20 TEX_INST_SAMPLE_C 21 TEX_INST_SAMPLE_C 22 TEX_INST_SAMPLE_C 23 TEX_INST_SAMPLE_C 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C 27 TEX_INST_SAMPLE_C 28 TEX_INST_SAMPLE_C 29 TEX_INST_SAMPLE_C 30 TEX_INST_SAMPLE_C 40 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 42 TEX_INST_SAMPLE_C 43 TEX_INST_SAMPLE_C 44 TEX_INST_SAMPLE_C 45 TEX_INST_SAMPLE_C 46 TEX_INST_SAMPLE_C 47 TEX_INST_SAMPLE_C 48 TEX_INST_SAMPLE_C 49 TEX_INST_SAMPLE_C 40 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 42 TEX_INST_SAMPLE_C 43 TEX_INST_SAMPLE_C 44 TEX_INST_SAMPLE_C 45 TEX_INST_SAMPLE_C 46 TEX_INST_SAMPLE_C 47 TEX_INST_SAMPLE_C 48 TEX_INST_SAMPLE_C 49 TEX_INST_SAMPLE_C 40 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 42 TEX_INST_SAMPLE_C 43 TEX_INST_SAMPLE_C 44 TEX_INST_SAMPLE_C 45 TEX_INST_SAMPLE_C 46 TEX_INST_SAMPLE_C 47 TEX_INST_SAMPLE_C 48 TEX_INST_SAMPLE_C 49 TEX_INST_SAMPLE_C 40 TEX_INST_SAMPLE_C 41 TEX_INST_SAMPLE_C 4			9	
TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients. Reserved. Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LZ TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_C TEX_INST_SAM			10	the state of the s
Testinder for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). Tex_Inst_sample Tex_Inst_sample_L Tex_Inst_sample_L Tex_Inst_sample_L Tex_Inst_sample_G Tex_Inst_sample_G Tex_Inst_sample_G Tex_Inst_sample_G Tex_Inst_sample_G Tex_Inst_sample_G Tex_Inst_sample_C Tex_In			11	TEX_INST_SET_GRADIENTS_H: XYZ set horizontal gradients.
Z set index for array of cubemaps. Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE TEX_INST_SAMPLE_L TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LZ TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G LB TEX_INST_SAMPLE_G LB TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C L TEX_INST_SAMPLE_C LB TEX_INST_SAMPLE_C LB TEX_INST_SAMPLE_C LZ TEX_INST_SAMPLE_C LZ TEX_INST_SAMPLE_C LZ TEX_INST_SAMPLE_C LZ TEX_INST_SAMPLE_C G			12	TEX_INST_SET_GRADIENTS_V: XYZ set vertical gradients.
Fetch4/Load4 Instruction for DX 10.1. NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). TEX_INST_SAMPLE TEX_INST_SAMPLE_L REAL TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_LB TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_G_L TEX_INST_SAMPLE_C_G_L			13	Reserved.
NOTE for the following (16 to 31): If the LOD is computed by the hardware, then these instructions are available only to the Pixel Shader (PS). 16 TEX_INST_SAMPLE 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LZ 20 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 22 TEX_INST_SAMPLE_G_LB 23 TEX_INST_SAMPLE_G_LZ 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C_L 27 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB			14	Z set index for array of cubemaps.
then these instructions are available only to the Pixel Shader (PS). 16			15	Fetch4/Load4 Instruction for DX 10.1.
16 TEX_INST_SAMPLE 17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LZ 20 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G_L 22 TEX_INST_SAMPLE_G_LB 23 TEX_INST_SAMPLE_G_LZ 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C_L 27 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LB 28 TEX_INST_SAMPLE_C_LZ 29 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB				
17 TEX_INST_SAMPLE_L 18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LZ 20 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G 22 TEX_INST_SAMPLE_G_LB 23 TEX_INST_SAMPLE_G_LZ 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LB 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G 30 TEX_INST_SAMPLE_C_G_LB				• • • • • • • • • • • • • • • • • • • •
18 TEX_INST_SAMPLE_LB 19 TEX_INST_SAMPLE_LZ 20 TEX_INST_SAMPLE_G 21 TEX_INST_SAMPLE_G_L 22 TEX_INST_SAMPLE_G_LB 23 TEX_INST_SAMPLE_G_LZ 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C 26 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G 30 TEX_INST_SAMPLE_C_G_LB				
TEX_INST_SAMPLE_LZ TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LZ TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_G_LZ TEX_INST_SAMPLE_C_G_LZ				
TEX_INST_SAMPLE_G TEX_INST_SAMPLE_G_L TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LZ TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_G TEX_INST_SAMPLE_C_G TEX_INST_SAMPLE_C_G_L				
21 TEX_INST_SAMPLE_G_L 22 TEX_INST_SAMPLE_G_LB 23 TEX_INST_SAMPLE_G_LZ 24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G_L 29 TEX_INST_SAMPLE_C_G 30 TEX_INST_SAMPLE_C_G_LB				
TEX_INST_SAMPLE_G_LB TEX_INST_SAMPLE_G_LZ TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_G_L TEX_INST_SAMPLE_C_G TEX_INST_SAMPLE_C_G_L				
TEX_INST_SAMPLE_G_LZ TEX_INST_SAMPLE_C TEX_INST_SAMPLE_C_L TEX_INST_SAMPLE_C_LB TEX_INST_SAMPLE_C_LZ TEX_INST_SAMPLE_C_G TEX_INST_SAMPLE_C_G TEX_INST_SAMPLE_C_G TEX_INST_SAMPLE_C_G_L				
24 TEX_INST_SAMPLE_C 25 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G 30 TEX_INST_SAMPLE_C_G_L				
25 TEX_INST_SAMPLE_C_L 26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB				
26 TEX_INST_SAMPLE_C_LB 27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB				
27 TEX_INST_SAMPLE_C_LZ 28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB				
28 TEX_INST_SAMPLE_C_G 29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB				
29 TEX_INST_SAMPLE_C_G_L 30 TEX_INST_SAMPLE_C_G_LB				
30 TEX_INST_SAMPLE_C_G_LB				
			31	TEX_INST_SAMPLE_C_G_LZ

Texture Fetch Doubleword 0

	BC_FRAC_MODE (BFM)	5 int(1)			
		O Do not force black texture data and white border to retrieve fraction of pixel that hits the border.			
		1 Force black texture data and white border to retrieve fraction of pixel that hits the border.			
-	Reserved	6			
		Reserved			
	FETCH_WHOLE_	7 int(1)			
1	QUAD (FWQ)	0 Texture instruction can ignore invalid pixels.			
		1 Texture instruction must fetch data for all pixels (result can be used as source coordinate of a dependent read).			
	RESOURCE_ID	[15:8] int(8)			
		Surface ID to read from (specifies the buffer address, size, and format). 160 available for GS and PS programs; 176 shared across FS and VS.			
,	SRC_GPR	[22:16] int(7)			
		Source GPR address to get the texture lookup address from.			
-	SRC_REL (SR	23 enum(1)			
		Indicate whether source address is absolute or relative to an index.			
		0 Absolute: no relative addressing.			
		1 Relative: add current loop index (aL) value to this address.			
-	ALT_CONST	24			
		O This ALU clause does not use constants from an alternate thread.			
		This ALU clause uses constants from an alternate thread type: ps->vs, vs->gs, gs->vs, es->gs. Note that es and vs share constants.			
	Reserved	[31:24]			
-		Reserved			
Related	TEX_WORD1				
	TEX_WORD2				

Texture Fetch Doubleword 1

Instructions	TEX_WORD1			
Description	This is the middle doubleword in the 128-bit 4-tuple formed by TEX_WORD[0,1,2] plus a doubleword filled with zeros, as described in Chapter 6.			
Opcode	Field Name	Bits Format		
	DST_GPR	[6:0] int(7)		
		Destination GPR address to which result is written.		
	DST_REL (DR)	7 enum(1)		
		Specifies whether destination address is absolute or relative to an index. O Absolute: no relative addressing. Relative: add current loop index (aL) value to this address.		
	Reserved	8 Reserved		
	DST_SEL_X (DSX) DST_SEL_Y (DSY) DST_SEL_Z (DSZ) DST_SEL_W (DSW)	[11:9] enum(3) [14:12] enum(3) [17:15] enum(3) [20:18]		
		Specifies which element of the result to write to DST.XYZW. Can be used to mask elements when writing to destination GPR. SEL_X: use X element. SEL_Y: use Y element. SEL_Z: use Z element. SEL_W: use W element. SEL_0: use constant 0.0. SEL_1: use constant 1.0. Reserved. SEL_MASK: mask this element.		
	LOD_BIAS	[27:21] int(7) Constant level-of-detail (LOD) bias to add to the computed bias for this		
		lookup. Twos-complement S3.4 fixed-point value with range [-4, 4).		
	COORD_TYPE_X (CTX)	• •		
	COORD_TYPE_Y (CTY)			
	COORD_TYPE_Z (CTZ)	• •		
	COORD_TYPE_W (CTW)			
		Specifies the type of source element. O TEX_UNNORMALIZED: Element is in [0, dim); repeat and mirror modes		
		unavailable.		
		1 TEX_NORMALIZED: Element is in [0,1]; repeat and mirror modes available.		
Related	TEX_WORD0 TEX_WORD2			

Texture Fetch Doubleword 2

Instructions	TEX_WORD2		
Description	This is the high-order (most-significant) doubleword in the 128-bit 4-tuple formed by TEX_WORD[0,1,2] plus a doubleword filled with zeros, as described in Chapter 6.		
Opcode	Field Name	Bits	Format
	OFFSET_X	[4:0]	int(5)
			delement of texel address before sampling (in texel space). Value ranging from [-8, 8).
	OFFSET_Y	[9:5]	int(5)
			element of texel address before sampling (in texel space). value ranging from [-8, 8).
	OFFSET_Z	[14:10]	int(5)
			Z element of texel address before sampling (in texel space). value ranging from [-8, 8).
	SAMPLER_ID	[19:15]	int(5)
		Sampler ID to us	e (specifies filter options, etc.). Value in the range [0, 17].
	SRC_SEL_X (SSX)	[22:20]	enum(3)
	SRC_SEL_Y (SSY)	[25:23]	enum(3)
	SRC_SEL_Z (SSZ)	[28:26]	enum(3)
	SRC_SEL_W (SSW)	[31:29]	enum(3)
		Specifies the eler	ment source for SRC.XYZW.
		0 SEL_X: use	
		1 SEL_Y: use `	
		2 SEL_Z: use 2 3 SEL W: use 2	
			constant 0.0.
			constant 1.0.
Related	TEX WORDO		
Nelaleu	TEX_WORD1		
	TRV_MOIGHT		

10.5 Memory Read Instructions

The following are instructions to read from the following buffer types:

- scratch
- reduction
- global

Memory-Read Clause Instruction Doubleword 0

Instructions	tructions MEM_RD_WORD0				
Description	Memory read instruction doubleword 0.				
Opcode	Field Name	Bits Format			
	VTX_INST	[4:0] enum(5)			
		Vertex fetch instruction.			
		The only legal value is 2: VTX_INST_MEM: memory read/write.			
		All other values are illegal.			
	ELEM_SIZE	[6:5] int(2)			
		Number of dwords per element, minus one. This field is interpreted as a value: 1,2, or 4 (3 is illegal). The value from <code>INDEX_GPR</code> is multiplied by this factor, if applicable. Normally, <code>ELEM_SIZE = 4</code> dwords for scratch and reduction, 1 dword for other types.			
	FETCH_WHOLE_QUAI	7 int(1)			
		0 Texture instruction can ignore invalid pixels.			
		1 Texture instruction must fetch data for all pixels. The result can be used as a source coordinate of a dependent read.			
	MEM_OP	[10:8] enum(3)			
		Sub-opcode for memory reads.			
		0 MEM_OP_RD_SCRATCH: Scratch (temp) buffer read.			
		1 MEM_OP_RD_REDUC: Reduction buffer read.			
		2 MEM_OP_RD_SCATTER: Scatter (mem-export) buffer read.			
		4 MEM_OP_LOCAL_DS_WRITE: Data sharing within one SIMD. 5 MEM_OP_LOCAL_DS_READ: Data sharing within one SIMD.			
		6 Reserved.			
		7 Reserved.			
	UNCACHED	11 int(1)			
		Uncached (cache-bypass) read. When writing and reading in one kernel pass, this bit must be set.			
	INDEXED	12 int(1)			
		Indexed access (set) or not (cleared). Indexed includes source-GPR in address calculation.			
	MEM_REQ_SIZE	[14:13] int(2)			
		Must be cleared for R700-family and later products.			
	Reserved	15			
		Reserved.			
	SRC_GPR	[22:16] int(7)			
		Source GPR address from which to get fetch address.			
	SRC_REL	23 enum(1) none			
		Indicate whether source address is absolute or relative to an index.			
		0 Absolute: no relative addressing.			
		1 Relative: add current loop index value to this address.			
	SRC_SEL_X	25:24 enum(2) none			

Memory-Read Clause Instruction Doubleword 0 (Cont.)

		Indicate which component of src to use for the fetch address.			
		0 SEL_X: use X component			
		1 SEL_Y: use Y component			
		2 SEL_Z: use Z component			
		3 SEL_W: use W component			
	BURST_CNT	29:26 int(4) none			
		Burst count 0 indicates one read, 15 indicates 16 reads. ARRAY_BASE and DST_GPR are incremented for each step in the burst.			
	Reserved	[31:30]			
		Reserved.			
Related	MEM_RD_WORD1	, MEM_RD_WORD2.			

Memory-Read Instruction Doubleword 1

Instructions	MEM_RD_WORD1				
Description	Memory read instruction doubleword 1.				
Opcode	Field Name	Bits Format			
	DST_GPR	[6:0] int(7)			
		Destination GPR address to which the result is written.			
	DST_REL	7 enum(1)			
		Indicate whether destination address is absolute or relative to an index.			
		0 Absolute: no relative addressing.			
		1 Relative: add current loop index value to this address.			
	Reserved	8			
		Reserved.			
	DST_SEL_X	[11:9] enum(3)			
	DST_SEL_Y	[14:12] enum(3)			
	DST_SEL_Z	[17:15] enum(3)			
	DST_SEL_W	[20:18] enum(3)			
		Indicate which component of the result to write to dst.XYZW. Can be used to mask out components when writing to destination GPR.			
		0 SEL_X: use X component.			
		1 SEL_Y: use Y component.			
		2 SEL_Z: use Z component. 3 SEL_W: use W component.			
		4 SEL_0: use constant 0.0.			
		5 SEL 1: use constant 1.0.			
		6 Reserved.			
		7 SEL_MASK: mask out this component.			
	Reserved	21			
		Reserved.			
	DATA_FORMAT	[27:22] int(6)			
		Indicate vertex data format.			
		See list for DATA_FORMAT [27:22] in VTX_WORD1, page 10-27.			
	NUM_FORMAT_ALL	[29:28] enum(2)			
		Format of returning data (N is the number of bits derived from DATA_FORMAT and gamma).			
		0 NUM_FORMAT_NORM: repeating fraction number (0.N) with range [0, 1] if unsigned, or [-1, 1] if signed.			
		1 NUM_FORMAT_INT integer number (N.0) with range $[0, 2^N]$ if unsigned, or $[-2^M, 2^M]$ if signed (M = N - 1).			
		NUM_FORMAT_SCALED: integer number stored as a S23E8 floating-point representation (1 == $0x3F800000$).			
	FORMAT_COMP_ALL	30 enum(1)			
		Indicate if source components are signed.			
		0 FORMAT_COMP_UNSIGNED.			
	<u></u>	1 FORMAT_COMP_SIGNED.			

Memory-Read Instruction Doubleword 1 (Cont.)

	SRF_MODE_ALL	31	enum(0)
		Map float	pping to use when converting from signed repeating fraction (SRF) to t.
		0	SRF_MODE_ZERO_CLAMP_MINUS_ONE: data represents numbers in the range [-1.0, 1.0] in increments of 1/(2^numBits-1-1). For example, 4 bit numbers use increments of 1/7. The -1 has two encodings.
		1	SRF_MODE_NO_ZERO: OpenGL format lacking representation for zero. Data represents numbers in the range [-1.0, 1.0] with no representation of zero and only one representation of -1. Increments in 2/(2^numBits-1-1). For example, 4 bit numbers use increments of 2/15.
Related	MEM_RD_WORDO, I	MEM_RD	_WORD2.

Memory-Read Clause Instruction Doubleword 2

Instructions	MEM_RD_WORL	M_RD_WORD2			
Description	Memory read	ead clause instruction doubleword 2.			
Opcode	Field Name	Bits Format			
	ARRAY_BASE	[12:0] int(13)			
		• For scratch or reduction input or output, this is the base address of the array in multiples of four doublewords [0,32764].			
		• For stream or ring output, this is the base address of the array in multiples of one doubleword [0,8191].			
	Reserved	[15:13]			
		Reserved.			
	ENDIAN_SWAP	[17:16] enum(2)			
		Endian control (ignored if USE_CONST_FIELDS = 1).			
		0 ENDIAN_NONE: no endian swap (XOR by 0)			
		1 ENDIAN_8IN16: Eight-bit swap in 16-bit word (XOR by 1): AABBCCDD -> BBAADDCC			
		2 ENDIAN_8IN32: Eight-bit swap in 32-bit word (XOR by 3): AABBCCDD -> DDCCBBAA			
	Reserved	18			
		Reserved.			
	MEGA_FETCH	19 int(1)			
		Must be 1 for memory reads.			
	ARRAY_SIZE	[31:20] int(12)			
		The array size is calculated in the following way: Four element sizes (ELEMSI are available; these specify 1, 2, or 4 dwords. ELEMSIZE=0 represents one dwwith possible values up to 4096; ELEMSIZE=3 represents four dwords, with possible values up to 16,384.			
		Also see the ARRAY_SIZE field in the CF_ALLOC_EXPORT_WORD1_BUF instruction, page 10-14.			
Related	MEM_RD_WORDO, MEM_RD_WORD1.				

10.6 Data Share Read/Write Instructions

The section describes instructions that transfer data between GPRs and local data share memory.

Memory: Data-Share Write Instruction Doubleword 0

Instructions	MEM_DSW_WORD0				
Description	Memory data share write instruction word 0.				
Opcode	Field Name	Bits Format			
	VTX_INST	[4:0] enum(5)			
		Vertex fetch instruction.			
		The only legal value is 2: VTX_INST_MEM: memory read/write.			
	-	All other values are illegal.			
	Reserved	[7:5]			
	-	Reserved.			
	MEM_OP	[10:8] enum(3)			
		Memory read operation.			
		0 MEM_OP_RD_SCRATCH: Scratch (temp) buffer read.			
		 MEM_OP_RD_REDUC: Reduction buffer read. MEM_OP_RD_SCATTER: Scatter (mem-export) buffer read. 			
		4 MEM_OP_LOCAL_DS_WRITE: Data sharing within one SIMD.			
		5 MEM_OP_LOCAL_DS_READ: Data sharing within one SIMD.			
		6 Reserved.			
		7 Reserved.			
	SRC_GPR	[17:11] int(7)			
		Source GPR (supplies data for write).			
	SRC_REL_MODE [19:18] enum(2)				
		Indicate whether source-GPR is absolute or relative to an index.			
		0 REL_NONE: Normal mode - no offset applied to GPR address.			
		 REL_LOOP: add current loop index value. REL GLOBAL: treat GPR address as absolute, not thread-relative. 			
	CDC CET V	-			
	SRC_SEL_X SRC_SEL_Y	[22:20] enum(3) [25:23] enum(3)			
	SRC_SEL_I	[28:26] enum(3)			
	SRC_SEL_W	[31:29] enum(3)			
		Select source component from GPR.xzyw01 or masked. Masked means do r write shared memory.			
		0 SEL_X: use X component.			
		1 SEL_Y: use Y component.			
		2 SEL_Z: use Z component.			
		3 SEL_W: use W component.			
		4 SEL_0: use constant 0.0. 5 SEL 1: use constant 1.0.			
		5 SEL_1: use constant 1.0. 6 Reserved.			
		7 SEL_MASK: mask out this component.			
Related	MEM_DSW_WO	RD1, MEM_DSW_WORD2.			

Memory: Data-Share Write Instruction Doubleword 1

Instructions	MEM_DSW_WORD1				
Description	Memory data share write instruction doubleword 1.				
Opcode	Field Name	Bits Format			
	DST_INDEX	[5:0]	int(6)		
		Destination	on shared memory index in dwords. values: 0,4,8,60		
	DST_INDEX_EXT	[7:6]	int(2)		
		Msbs of I	OST_INDEX.		
	Reserved	Reserved [15:8] Reserved.			
	DST_STRIDE	[22:16]	int(7)		
		Destination stride for write to shared memory in dwords. Values can be: 4,8,12,16,64.			
	DST_STRIDE_EXT	[24:23]	int(2)		
		MSBs of DST_STRIDE.			
	Reserved	[30:25]			
		Reserved.			
	SIMD_WAVE_REL	31	int(1)		
		Write address is relative to each wavefront of a group (wavefront (0).			
Related	MEM_DSW_WORD0,	MEM_DSW_W	IORD2.		

Memory: Data-Share Write Instruction Doubleword 2

Instructions	MEM_DSW_WORD2				
Description	Memory data share write instruction doubleword 2.				
Opcode	Field Name	Bits	Bits Format		
	BURST_CNT	[3:0]	int(4)		
			Burst count: 0 specifies one read; 15 specifies 16 reads. DST_INDEX and SRC_GPR are incremented for each step in the burst.		
	Reserved	[31:4]			
		Reserve	Reserved.		
Related	MEM_DSW_WORI	00, MEM_DSW	WORD1.		

Memory: Data-Share Read Instruction Doubleword 0

Instructions	MEM_DSR_W	DRD0
Description	Memory data	a share write instruction doubleword 0.
Opcode	Field Name VIX_INST Reserved	Bits Format [4:0] enum(5) Vertex fetch instruction type. The only legal value is 2: VTX_INST_MEM: memory read/write. All other values are illegal. [7:5] Reserved.
	MEM_OP	[10:8] enum(3) Memory read type. 0 MEM_OP_RD_SCRATCH: Scratch (temp) buffer read. 1 MEM_OP_RD_REDUC: Reduction buffer read. 2 MEM_OP_RD_SCATTER: Scatter (mem-export) buffer read. 4 MEM_OP_LOCAL_DS_WRITE: Data sharing within one SIMD. 5 MEM_OP_LOCAL_DS_READ: Data sharing within one SIMD. 6 Reserved. 7 Reserved.
	SRC_GPR	[17:11] int(7) Source GPR (supplies data for writes).
	SRC_REL_MOI	Indicate whether source-GPR is absolute or relative to an index. REL_NONE: Normal mode - no offset applied to GPR address. REL_LOOP: add current loop index value. REL_GLOBAL: treat GPR address as absolute, not thread-relative. [22:20] enum(3)
	SRC_SEL_X SRC_SEL_Y	[25:23] enum(3) Select source component from GPR.xzyw01. X channel has index; Y has address; Z and W are zero. 0 SEL_X: use X component 1 SEL_Y: use Y component 2 SEL_Z: use Z component 3 SEL_W: use W component 4 SEL_0: use constant 0.0 5 SEL_1: use constant 1.0
	RD_OFFSET	[31:26] int(6) Instruction based offset to GPR address for indexed reads.
Related	MEM_DSR_WC	ord1, mem_dsr_word2.

Memory: Data-Share Read Instruction Doubleword 1

Instructions	MEM_DSR_WORD1	
Description	Memory data	a share write instruction doubleword 1.
Opcode	Field Name	Bits Format
	DST_GPR	[6:0] int(7)
		Destination GPR.
	DST_REL_MOI	DE [8:7] enum(2)
		Indicate whether DEST_GPR is absolute or relative to an index.
		0 REL_NONE: Normal mode - no offset applied to GPR address.
		1 REL_LOOP: add current loop index value.
		2 REL_GLOBAL: treat GPR address as absolute, not thread-relative.
	DST_WR_X	9 int(1)
	DST_WR_Y	10 int(1)
	DST_WR_Z	11 int(1)
	DST_WR_W	12 int(1)
	-	Write-enable for DEST_GPR channel. 1 = write-enabled, 0 = not write-enabled.
	Reserved	[15:13]
		Reserved.
	BROADCAST	16 int(1)
		Special broadcast read of one location to all threads. When this bit is set, the data read for the first valid thread in the wavefront is returned to the destination GRP for all threads of the wavefront. Note: all threads of the wavefront receive the data, even if inactive or invalid.
	WATERFALL	17 int(1)
		Random read. Perform read over four passes, one pixel per quad at a time (ul, ur, II, Ir). The two lsbs of the four src indices are 0,1,2,3. When any math is done to create port conflicts, this bit must be set. Adding a constant offset to each is allowed; multiplication is not. If any of the lsbs are the same, the msbs must be the same or waterfall must be engaged. If the compiler cannot determine whether or not a read is safe, waterfall must be on. Waterfall reads operate at 1/4 speed.
	Reserved	[19:18]
		Reserved.
	MUX_CNTL	[22:20] enum(3)
		Read mux control.
		0 DSR_MUX_NONE: Normal quadword select.
		 DSR_MUX_FFT_PERMUTE: FFT permute. Only valid for local data sharing. DSR_MUX_WORD_SELECT: Dword select. Only valid for local data sharing.
	Reserved	[31:23]
		Reserved.
Related	MEM_DSR_W	ORDO, MEM_DSR_WORD2.

Memory: Data-Share Read Instruction Doubleword 2

Instructions	MEM_DSR_WORD2		
Description	Memory read clause instruction doubleword 2.		
Opcode	Field Name	Bits	Format
	BURST_CNT	3:0	int(4)
			count 0 specifies one read; 15 specifies 16 reads. RD_OFFSET is ented by 4, and DST_GPR is incremented by 1, for each step in the burst.
	Reserved	[31:4]	
		Reserv	ved.
Related	MEM_DSR_WORDO, MEM_DSR_WORDO.		

Appendix A Instruction Table

Instruction	Description	Pages
	Control Flow (CF) Instructions	·
ALU	Initiate ALU Clause	9-2
ALU_BREAK	Initiate ALU Clause, Loop Break	9-3
ALU_CONTINUE	Initiate ALU Clause, Continue Unmasked Pixels	9-4
ALU_ELSE_AFTER	Initiate ALU Clause, Stack Push and Else After	9-5
ALU_POP_AFTER	Initiate ALU Clause, Pop Stack After	9-6
ALU_POP2_AFTER	Initiate ALU Clause, Pop Stack Twice After	9-7
ALU_PUSH_BEFORE	Initiate ALU Clause, Stack Push Before	9-8
CALL	Call Subroutine	9-9
CALL_FS	Call Fetch Subroutine	9-10
CUT_VERTEX	End Primitive Strip, Start New Primitive Strip	9-11
ELSE	Else	9-12
EMIT_CUT_VERTEX	Emit Vertex, End Primitive Strip	9-13
EMIT_VERTEX	Vertex Exported to Memory	9-14
EXPORT	Export from VS or PS	9-15
EXPORT_DONE	Export Last Data	9-16
JUMP	Jump to Address	9-17
KILL	Kill Pixels Conditional	9-18
LOOP_BREAK	Break Out Of Innermost Loop	9-19
LOOP_CONTINUE	Continue Loop	9-20
LOOP_END	End Loop	9-21
LOOP_START	Start Loop	9-22
LOOP_START_DX10	Start Loop (DirectX 10)	9-23
LOOP_START_NO_AL	Enter Loop If Zero, No Push	9-24
MEM_EXPORT	Access Scatter Buffer	9-25

Instruction	Description	Pages
MEM_REDUCTION	Access Reduction Buffer	9-26
MEM_RING	Write Ring Buffer	9-27
MEM_SCRATCH	Access Scratch Buffer	9-28
MEM_STREAM0	Write Steam Buffer 0	9-29
MEM_STREAM1	Write Steam Buffer 1	9-30
MEM_STREAM2	Write Steam Buffer 2	9-31
MEM_STREAM3	Write Steam Buffer 3	9-32
NOP	No Operation	9-33
POP	Pop From Stack	9-34
PUSH	Push State To Stack	9-35
PUSH_ELSE	Push State To Stack and Invert State	9-36
RETURN	Return From Subroutine	9-37
TEX	Initiate Texture-Fetch Clause	9-38
VTX	Initiate Vertex-Fetch Clause	9-39
VTX_TC	Initiate Vertex-Fetch Clause Through Texture Cache	9-40
WAIT_ACK	Wait for Write or Fetch-Read ACKs	9-41
	ALU Instructions	
ADD	Add Floating-Point	9-42
ADD_64	Add Floating-Point, 64-Bit	9-43
ADD_INT	Add Integer	9-46
AND_INT	AND Bitwise	9-47
ASHR_INT	Scalar Arithmetic Shift Right	9-48
CEIL	Floating-Point Ceiling	9-49
CMOVE	Floating-Point Conditional Move If Equal	9-50
CMOVE_INT	Integer Conditional Move If Equal	9-51
CMOVGE	Floating-Point Conditional Move If Greater Than Or Equal	9-52
CMOVGE_INT	Integer Conditional Move If Greater Than Or Equal	9-53
CMOVGT	Floating-Point Conditional Move If Greater Than	9-54
CMOVGT_INT	Integer Conditional Move If Greater Than	9-55
COS	Scalar Cosine	9-56
CUBE	Cube Map	9-57
DOT4	Four-Element Dot Product	9-58

Instruction	Description	Pages
DOT4_IEEE	Four-Element Dot Product, IEEE	9-59
EXP_IEEE	Scalar Base-2 Exponent, IEEE	9-60
FLOOR	Floating-Point Floor	9-61
FLT_TO_INT	Floating-Point To Integer	9-62
FLT32_TO_FLT64	Floating-Point 32-Bit To Floating-Point 64-Bit	9-63
FLT64_TO_FLT32	Floating-Point 64-Bit To Floating-Point 32-Bit	9-65
FRACT	Floating-Point Fractional	9-67
FRACT_64	Floating-Point Fractional, 64-Bit	9-68
FREXP_64	Split Double-Precision Floating_Point Into Fraction and Exponent	9-70
INT_TO_FLT	Integer To Floating-Point	9-72
KILLE	Floating-Point Pixel Kill If Equal	9-73
KILLGE	Floating-Point Pixel Kill If Greater Than Or Equal	9-74
KILLGT	Floating-Point Pixel Kill If Greater Than	9-75
KILLNE	Floating-Point Pixel Kill If Not Equal	9-76
LDEXP_64	Combine Separate Fraction and Exponent into Double-precision	9-77
LOG_CLAMPED	Scalar Base-2 Log	9-79
LOG_IEEE	Scalar Base-2 IEEE Log	9-80
LSHL_INT	Scalar Logical Shift Left	9-81
LSHR_INT	Scalar Logical Shift Right	9-82
MAX	Floating-Point Maximum	9-83
MAX_DX10	Floating-Point Maximum, DirectX 10	9-84
MAX_INT	Integer Maximum	9-85
MAX_UINT	Unsigned Integer Maximum	9-86
MAX4	Four-Element Maximum	9-87
MIN	Floating-Point Minimum	9-88
MIN_DX10	Floating-Point Minimum, DirectX 10	9-89
MIN_INT	Signed Integer Minimum	9-90
MIN_UINT	Unsigned Integer Minimum	9-91
MOV	Copy To GPR	9-92
MOVA	Copy Rounded Floating-Point To Integer in AR and GPR	9-93
MOVA_FLOOR	Copy Truncated Floating-Point To Integer in AR and GPR	9-94
MOVA_INT	Copy Signed Integer To Integer in AR and GPR	9-95

Instruction	Description	Pages
MUL	Floating-Point Multiply	9-96
MUL_64	Floating-Point Multiply, 64-Bit	9-97
MUL_IEEE	Floating-Point Multiply, IEEE	9-99
MUL_LIT	Scalar Multiply Emulating LIT Operation	9-100
MUL_LIT_D2	Scalar Multiply Emulating LIT, Divide By 2	9-101
MUL_LIT_M2	Scalar Multiply Emulating LIT, Multiply By 2	9-102
MUL_LIT_M4	Scalar Multiply Emulating LIT, Multiply By 4	9-103
MULADD	Floating-Point Multiply-Add	9-104
MULADD_64	Floating-Point Multiply-Add, 64-Bit	9-105
MULADD_D2	Floating-Point Multiply-Add, Divide by 2	9-108
MULADD_M2	Floating-Point Multiply-Add, Multiply by 2	9-109
MULADD_M4	Floating-Point Multiply-Add, Multiply by 4	9-110
MULADD_IEEE	IEEE Floating-Point Multiply-Add	9-111
MULADD_IEEE_D2	IEEE Floating-Point Multiply-Add, Divide by 2	9-112
MULADD_IEEE_M2	IEEE Floating-Point Multiply-Add, Multiply by 2	9-113
MULADD_IEEE_M4	IEEE Floating-Point Multiply-Add, Multiply by 4	9-114
MULHI_INT	Signed Scalar Multiply, High-Order 32 Bits	9-115
MULHI_UINT	Unsigned Scalar Multiply, High-Order 32 Bits	9-116
MULLO_INT	Signed Scalar Multiply, Low-Order 32-Bits	9-117
MULLO_UINT	Unsigned Scalar Multiply, Low-Order 32-Bits	9-118
NOP	No Operation	9-119
NOT_INT	Bit-Wise NOT	9-120
OR_INT	Bit-Wise OR	9-121
PRED_SET_CLR	Predicate Counter Clear	9-122
PRED_SET_INV	Predicate Counter Invert	9-123
PRED_SET_POP	Predicate Counter Pop	9-124
PRED_SET_RESTORE	Predicate Counter Restore	9-125
PRED_SETE	Floating-Point Predicate Set If Equal	9-126
PRED_SETE_64	Floating-Point Predicate Set If Equal, 64-Bit	9-127
PRED_SETE_INT	Integer Predicate Set If Equal	9-129
PRED_SETE_PUSH	Floating-Point Predicate Counter Increment If Equal	9-130
PRED_SETE_PUSH_INT	Integer Predicate Counter Increment If Equal	9-131

Instruction	Description	Pages
PRED_SETGE	Floating-Point Predicate Set If Greater Than Or Equal	9-132
PRED_SETGE_64	Floating-Point Predicate Set If Greater Than Or Equal, 64-Bit	9-133
PRED_SETGE_INT	Integer Predicate Set If Greater Than Or Equal	9-136
PRED_SETGE_PUSH	Predicate Counter Increment If Greater Than Or Equal	9-137
PRED_SETGE_PUSH_INT	Integer Predicate Counter Increment If Greater Than Or Equal	9-138
PRED_SETGT	Floating-Point Predicate Set If Greater Than	9-139
PRED_SETGT_64	Floating-Point Predicate Set If Greater Than, 64-Bit	9-140
PRED_SETGT_INT	Integer Predicate Set If Greater Than	9-142
PRED_SETGT_PUSH	Predicate Counter Increment If Greater Than	9-143
PRED_SETGT_PUSH_INT	Integer Predicate Counter Increment If Greater Than	9-144
PRED_SETLE_INT	Integer Predicate Set If Less Than Or Equal	9-145
PRED_SETLE_PUSH_INT	Predicate Counter Increment If Less Than Or Equal	9-146
PRED_SETLT_INT	Integer Predicate Set If Less Than Or Equal	9-147
PRED_SETLT_PUSH_INT	Predicate Counter Increment If Less Than	9-148
PRED_SETNE	Floating-Point Predicate Set If Not Equal	9-149
PRED_SETNE_INT	Scalar Predicate Set If Not Equal	9-150
PRED_SETNE_PUSH	Predicate Counter Increment If Not Equal	9-151
PRED_SETNE_PUSH_INT	Predicate Counter Increment If Not Equal	9-152
RECIP_CLAMPED	Scalar Reciprocal, Clamp to Maximum	9-153
RECIP_FF	Scalar Reciprocal, Clamp to Zero	9-154
RECIP_IEEE	Scalar Reciprocal, IEEE Approximation	9-155
RECIP_INT	Signed Integer Scalar Reciprocal	9-156
RECIP_UINT	Unsigned Integer Scalar Reciprocal	9-157
RECIPSQRT_CLAMPED	Scalar Reciprocal Square Root, Clamp to Maximum	9-158
RECIPSQRT_FF	Scalar Reciprocal Square Root, Clamp to Zero	9-159
RECIPSQRT_IEEE	Scalar Reciprocal Square Root, IEEE Approximation	9-160
RNDNE	Floating-Point Round To Nearest Even Integer	9-161
SETE	Floating-Point Set If Equal	9-162
SETE_DX10	Floating-Point Set If Equal DirectX 10	9-163
SETE_INT	Integer Set If Equal	9-164
SETGE	Floating-Point Set If Greater Than Or Equal	9-165
SETGE_DX10	Floating-Point Set If Greater Than Or Equal, DirectX 10	9-166

Instruction	Description	Pages
SETGE_INT	Signed Integer Set If Greater Than Or Equal	9-167
SETGE_UINT	Unsigned Integer Set If Greater Than Or Equal	9-168
SETGT	Floating-Point Set If Greater Than	9-169
SETGT_DX10	Floating-Point Set If Greater Than, DirectX 10	9-170
SETGT_INT	Signed Integer Set If Greater Than	9-171
SETGT_UINT	Unsigned Integer Set If Greater Than	9-172
SETNE	Floating-Point Set If Not Equal	9-173
SETNE_DX10	Floating-Point Set If Not Equal, DirectX 10	9-174
SETNE_INT	Integer Set If Not Equal	9-175
SIN	Scalar Sine	9-176
SQRT_IEEE	Scalar Square Root, IEEE Approximation	9-177
SUB_INT	Integer Subtract	9-178
TRUNC	Floating-Point Truncate	9-179
UINT_TO_FLT	Unsigned Integer To Floating-point	9-180
XOR_INT	Bit-Wise XOR	9-181
	Vertex-Fetch Instructions	
FETCH	Vertex Fetch	9-182
SEMANTIC	Semantic Vertex Fetch	9-183
	Texture-Fetch Instructions	
GET_COMP_TEX_LOD	Get Computed Level of Detail For Pixels	9-184
GET_GRADIENTS_H	Get Slopes Relative To Horizontal	9-185
GET_GRADIENTS_V	Get Slopes Relative To Vertical	9-186
GET_LERP_FACTORS	Get Linear-Interpolation Weights	9-187
GET_NUMBER_OF_SAMPLES	Get Number of Samples	9-188
GET_TEXTURE_RESINFO	Get Texture Resolution	9-189
KEEP_GRADIENTS	Keep Gradients	9-190
LD	Load Texture Elements	9-191
MEM	Memory Read	9-192
PASS	Return Memory Address	9-193
SAMPLE	Sample Texture	9-194
SAMPLE_C	Sample Texture with Comparison	9-195
SAMPLE_C_G	Sample Texture with Comparison and Gradient	9-196

Instruction	Description	Pages
SAMPLE_C_G_L	Sample Texture with Comparison, Gradient, and LOD	9-197
SAMPLE_C_G_LB	Sample Texture with Comparison, Gradient, and LOD Bias	9-198
SAMPLE_C_G_LZ	Sample Texture with Comparison, Gradient, and LOD Zero	9-199
SAMPLE_C_L	Sample Texture with LOD	9-200
SAMPLE_C_LB	Sample Texture with LOD Bias	9-201
SAMPLE_C_LZ	Sample Texture with LOD Zero	9-202
SAMPLE_G	Sample Texture with Gradient	9-203
SAMPLE_G_L	Sample Texture with Gradient and LOD	9-204
SAMPLE_G_LB	Sample Texture with Gradient and LOD Bias	9-205
SAMPLE_G_LZ	Sample Texture with Gradient and LOD Zero	9-206
SAMPLE_L	Sample Texture with LOD	9-207
SAMPLE_LB	Sample Texture with LOD Bias	9-208
SAMPLE_LZ	Sample Texture with LOD Zero	9-209
SET_CUBEMAP_INDEX	Set Cubemap Index	9-210
SET_GRADIENTS_H	Set Horizontal Gradients	9-211
SET_GRADIENTS_V	Set Vertical Gradients	9-212
	Memory Read Instructions	
SCRATCH	Read Scratch Buffer	9-213
REDUCTION	Read Reduction Buffer	9-214
SCATTER	Read Scatter Buffer	9-215
Local Data Share Read/Write		
LOCAL_DS_WRITE	Local Data Share Write	9-216
LOCAL_DS_READ	Local Data Share Read	9-217

Glossary of Terms

Term	Description
*	Any number of alphanumeric characters in the name of a microcode format, microcode parameter, or instruction.
< >	Angle brackets denote streams.
[1,2)	A range that includes the left-most value (in this case, 1) but excludes the right-most value (in this case, 2).
[1,2]	A range that includes both the left-most and right-most values (in this case, 1 and 2).
{BUF, SWIZ}	One of the multiple options listed. In this case, the string BUF or the string SWIZ.
{x y}	One of the multiple options listed. In this case, x or y.
0.0	A single-precision (32-bit) floating-point value.
0x	Indicates that the following is a hexadecimal number.
1011b	A binary value, in this example a 4-bit value.
29'b0	29 bits with the value 0.
7:4	A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first.
ABI	Application Binary Interface.
absolute	A displacement that references the base of a code segment, rather than an instruction pointer. See relative.
active mask	A 1-bit-per-pixel mask that controls which pixels in a "quad" are really running. Some pixels may not be running if the current "primitive" does not cover the whole quad. A mask can be updated with a PRED_SET* ALU instruction, but updates do not take effect until the end of the ALU clause.
address stack	A stack that contains only addresses (no other state). Used for flow control. Popping the address stack overrides the instruction address field of a flow control instruction. The address stack is only modified if the flow control instruction decides to jump.
ACML	AMD Core Math Library. Includes implementations of the full BLAS and LAPACK routines, FFT, Math transcendental and Random Number Generator routines, stream processing backend for load balancing of computations between the CPU and stream processor.
aL (also AL)	Loop register. A 3-element vector (x, y and z) used to count iterations of a loop.
allocate	To reserve storage space for data in an output buffer ("scratch buffer," "ring buffer," "stream buffer," or "reduction buffer") or for data in an input buffer ("scratch buffer" or "ring buffer") before exporting (writing) or importing (reading) data or addresses to, or from that buffer. Space is allocated only for data, not for addresses. After allocating space in a buffer, an "export" operation can be done.

Term	Description
ALU	Arithmetic Logic Unit. Responsible for arithmetic operations like addition, subtraction, multiplication, division, and bit manipulation on integer and floating point values. In stream computing, these are known as <i>stream cores</i> . ALU.[X,Y,Z,W] - an ALU that can perform four vector operations in which the four operands (integers or single-precision floating point values) do not have to be related. It performs "SIMD" operations. Thus, although the four operands need not be related, all four operations execute the same instruction. ALU.Trans - An ALU unit that can perform one ALU.Trans (transcendental, scalar) operation, or advanced integer operation, on one integer or single-precision floating-point value, and replicate the result. A single instruction can co-issue four ALU.Trans operations to an ALU.[X,Y,Z,W] unit and one (possibly complex) operation to an ALU.Trans unit, which can then replicate its result across all four elements being operated on in the associated ALU.[X,Y,Z,W] unit.
ATI Stream™ SDK	A complete software development suite from ATI for developing applications for ATI Stream Processors. Currently, the ATI Stream SDK includes Brook+ and CAL.
AR	Address register.
aTid	Absolute thread id. It is the ordinal count of all threads being executed (in a draw call).
b	A bit, as in 1Mb for one megabit, or lsb for least-significant bit.
В	A byte, as in 1MB for one megabyte, or LSB for least-significant byte.
BLAS	Basic Linear Algebra Subroutines.
border color	Four 32-bit floating-point numbers (XYZW) specifying the border color.
branch granularity	The number of threads executed during a branch. For ATI, branch granularity is equal to wavefront granularity.
brcc	Source-to-source meta-compiler that translates Brook programs (.br files) into device-dependent kernels embedded in valid C++ source code that includes CPU code and stream processor device code, which later are linked into the executable.
Brook+	A high-level language derived from C which allows developers to write their applications at an abstract level without having to worry about the exact details of the hardware. This enables the developer to focus on the algorithm and not the individual instructions run on the stream processor. Brook+ is an enhancement of Brook, which is an open source project out of Stanford. Brook+ adds additional features available on ATI Stream Processors and provides a CAL backend.
brt	The Brook runtime library that executes pre-compiled kernel routines invoked from the CPU code in the application.
burst mode	The limited write combining ability. See write combining.
byte	Eight bits.
cache	A read-only or write-only on-chip or off-chip storage space.
CAL	Compute Abstraction Layer. A device-driver library that provides a forward-compatible interface to ATI Stream processor devices. This lower-level API gives users direct control over the hardware: they can directly open devices, allocate memory resources, transfer data and initiate kernel execution. CAL also provides a JIT compiler for ATI IL.
CF	Control Flow.
cfile	Constant file or constant register.
channel	An element in a vector.

Term	Description	
clamp	To hold within a stated range.	
clause	A group of instructions that are of the same type (all stream core, all fetch, etc.) executed as a group. A clause is part of a CAL program written using the stream processor ISA. Executed without pre-emption.	
clause size	The total number of slots required for an stream core clause.	
clause temporaries	Temporary values stored at GPR that do not need to be preserved past the end of a clause.	
clear	To write a bit-value of 0. Compare "set".	
command	A value written by the host processor directly to the stream processor. The commands contain information that is not typically part of an application program, such as setting configuration registers, specifying the data domain on which to operate, and initiating the start of data processing.	
command processor	A logic block in the R700 that receives host commands (see Figure 1.4), interprets them, and performs the operations they indicate.	
component	An element in a vector.	
compute shader	Similar to a pixel shader, but exposes data sharing and synchronization.	
constant buffer	Off-chip memory that contains constants. A constant buffer can hold up to 1024 4-element vectors. There are fifteen constant buffers, referenced as cb0 to cb14. An immediate constant buffer is similar to a constant buffer. However, an immediate constant buffer is defined within a kernel using special instructions. There are fifteen immediate constant buffers, referenced as icb0 to icb14.	
constant cache	A constant cache is a hardware object (off-chip memory) used to hold data that remains unchanged for the duration of a kernel (constants). "Constant cache" is a general term used to describe constant registers, constant buffers or immediate constant buffers.	
constant file	Same as constant register.	
constant index register	Same as "AR" register.	
constant registers	On-chip registers that contain constants. The registers are organized as four 32-bit elements of a vector. There are 256 such registers, each one 128-bits wide.	
constant waterfalling	Relative addressing of a constant file. See waterfalling.	
context	A representation of the state of a CAL device.	
core clock	See engine clock. The clock at which the stream processor stream core runs.	
CPU	Central Processing Unit. Also called host. Responsible for executing the operating system and the main part of the application. The CPU provides data and instructions to the stream processor.	
CRs	Constant registers. There are 512 CRs, each one 128 bits wide, organized as four 32-bit values.	
CS	Compute shader. A shader type, analogous to VS/PS/GS/ES.	
СТМ	Close-to-Metal. A thin, HW/SW interface layer. This was the predecessor of the ATI CAL.	
DC	Data Copy Shader.	

Term	Description
device	A device is an entire ATI Stream processor.
DMA	Direct-memory access. Also called DMA engine. Responsible for independently transferring data to, and from, the stream processor's local memory. This allows other computations to occur in parallel, increasing overall system performance.
double word	Dword. Two words, or four bytes, or 32 bits.
double quad word	Eight words, or 16 bytes, or 128 bits. Also called "octword."
domain of execution	A specified rectangular region of the output buffer to which threads are mapped.
DPP	Data-Parallel Processor.
dst.X	The X "slot" of an destination operand.
dword	Double word. Two words, or four bytes, or 32 bits.
element	(1) A 32-bit piece of data in a "vector". (2) A 32-bit piece of data in an array. (3) One of four data items in a 4-component register.
engine clock	The clock driving the stream core and memory fetch units on the stream processor stream processor core.
enum(7)	A seven-bit field that specifies an enumerated set of decimal values (in this case, a set of up to 27 values). The valid values can begin at a value greater than, or equal to, zero; and the number of valid values can be less than, or equal to, the maximum supported by the field.
event	A token sent through a pipeline that can be used to enforce synchronization, flush caches, and report status back to the host application.
export	To write data from GPRs to an output buffer (scratch, ring, stream, frame or global buffer, or to a register), or to read data from an input buffer (a "scratch buffer" or "ring buffer") to GPRs. The term "export" is a partial misnomer because it performs both input and output functions. Prior to exporting, an allocation operation must be performed to reserve space in the associated buffer.
FFT	Fast Fourier Transform.
flag	A bit that is modified by a CF or stream core operation and that can affect subsequent operations.
FLOP	Floating Point Operation.
flush	To writeback and invalidate cache data.
frame	A single two-dimensional screenful of data, or the storage space required for it.
frame buffer	Off-chip memory that stores a frame.
FS	Fetch subroutine. A global program for fetching vertex data. It can be called by a "vertex shader" (VS), and it runs in the same thread context as the vertex program, and thus is treated for execution purposes as part of the vertex program. The FS provides driver independence between the process of fetching data required by a VS, and the VS itself. This includes having a semantic connection between the outputs of the fetch process and the inputs of the VS.
function	A subprogram called by the main program or another function within an ATI IL stream. Functions are delineated by FUNC and ENDFUNC.
gather	Reading from arbitrary memory locations by a thread.

Term	Description
gather stream	Input streams are treated as a memory array, and data elements are addressed directly.
global buffer	Memory space containing the arbitrary address locations to which uncached kernel outputs are written. Can be read either cached or uncached. When read in uncached mode, it is known as mem-import. Allows applications the flexibility to read from and write to arbitrary locations in input buffers and output buffers, respectively.
GPGPU	General-purpose stream processor. A stream processor that performs general-purpose calculations.
GPR	General-purpose register. GPRs hold vectors of either four 32-bit IEEE floating-point, or four 8-, 16-, or 32-bit signed or unsigned integer or two 64-bit IEEE double precision data elements (values). These registers can be indexed, and consist of an on-chip part and an off-chip part, called the "scratch buffer," in memory.
GPU	Graphics Processing Unit. An integrated circuit that renders and displays graphical images on a monitor. Also called Graphics Hardware, Stream Processor, and Data Parallel Processor.
GPU engine clock frequency	Also called 3D engine speed.
GS	Geometry Shader.
HAL	Hardware Abstraction Layer.
host	Also called CPU.
iff	If and only if.
IL	Intermediate Language. In this manual, the ATI version: ATI IL. A pseudo-assembly language that can be used to describe kernels for stream processors. ATI IL is designed for efficient generalization of stream processor instructions so that programs can run on a variety of platforms without having to be rewritten for each platform.
in flight	A thread currently being processed.
instruction	A computing function specified by the <i>code</i> field of an IL_OpCode token. Compare "opcode", "operation", and "instruction packet".
instruction packet	A group of tokens starting with an IL_OpCode token that represent a single ATI IL instruction.
int(2)	A 2-bit field that specifies an integer value.
ISA	Instruction Set Architecture. The complete specification of the interface between computer programs and the underlying computer hardware.
kcache	A memory area containing "waterfall" (off-chip) constants. The cache lines of these constants can be locked. The "constant registers" are the 256 on-chip constants.
kernel	A small, user-developed program that is run repeatedly on a stream of data. A parallel function that operates on every element of input streams. A device program is one type of kernel. Unless otherwise specified, an ATI Stream processor program is a kernel composed of a main program and zero or more functions. Also called Shader Program. This is not to be confused with an OS kernel, which controls hardware.
LAPACK	Linear Algebra Package.
LERP	Linear Interpolation.

Term	Description
local memory fetch units	Dedicated hardware that a) processes fetch instructions, b) requests data from the memory controller, and c) loads registers with data returned from the cache. They are run at stream processor stream core or engine clock speeds. Formerly called texture units.
LOD	Level Of Detail.
loop index	A register initialized by software and incremented by hardware on each iteration of a loop.
Isb	Least-significant bit.
LSB	Least-significant byte.
MAD	Multiply-Add. A fused instruction that both multiplies and adds.
mask	(1) To prevent from being seen or acted upon. (2) A field of bits used for a control purpose.
MBZ	Must be zero.
mem-export	An ATI IL term random writes to the global buffer.
mem-import	Uncached reads from the global buffer.
memory clock	The clock driving the memory chips on the stream processor.
microcode format	An encoding format whose fields specify instructions and associated parameters. Microcode formats are used in sets of two or four. For example, the two mnemonics, CF_DWORD[0,1] indicate a microcode-format pair, CF_DWORD0 and CF_DWORD1.
MIMD	Multiple Instruction Multiple Data. – Multiple SIMD units operating in parallel (Multi-Processor System) – Distributed or shared memory
MRT	Multiple Render Target. One of multiple areas of local stream processor memory, such as a "frame buffer", to which a graphics pipeline writes data.
MSAA	Multi-Sample Anti-Aliasing.
msb	Most-significant bit.
MSB	Most-significant byte.
normalized	A numeric value in the range [a, b] that has been converted to a range of 0.0 to 1.0 using the formula: normalized value = value/ (b-a+ 1)
oct word	Eight words, or 16 bytes, or 128 bits. Same as "double quad word".
opcode	The numeric value of the $code$ field of an "instruction". For example, the opcode for the CMOV instruction is decimal 16 (0x10).
opcode token	A 32-bit value that describes the operation of an instruction.
operation	The function performed by an "instruction".
PaC	Parameter Cache.
page	A program-controlled cache, backing up processor-accessible memory.

Term	Description
PCI Express	A high-speed computer expansion card interface used by modern graphics cards, stream processors and other peripherals needing high data transfer rates. Unlike previous expansion interfaces, PCI Express is structured around point-to-point links. Also called PCIe.
PoC	Position Cache.
рор	Write "stack" entries to their associated hardware-maintained control-flow state. The POP_COUNT field of the CF_DWORD1 microcode format specifies the number of stack entries to pop for instructions that pop the stack. Compare "push."
pre-emption	The act of temporarily interrupting a task being carried out on a computer system, without requiring its cooperation, with the intention of resuming the task at a later time.
processor	Unless otherwise stated, the ATI Stream Processor.
program	Unless otherwise specified, a program is a set of instructions that can run on the ATI Stream Processor. A device program is a type of kernel.
PS	Pixel Shader.
push	Read hardware-maintained control-flow state and write their contents onto the stack. Compare pop.
PV	Previous vector register. It contains the previous four-element vector result from a ALU.[X,Y,Z,W] unit within a given clause.
quad	Group of 2x2 threads in the domain. Always processed together.
rasterization	The process of mapping threads from the domain of execution to the SIMD engine. This term is a carryover from graphics, where it refers to the process of turning geometry, such as triangles, into pixels.
rasterization order	The order of the thread mapping generated by rasterization.
RB	Ring Buffer.
register	A 128-bit address mapped memory space consisting of four 32-bit components.
relative	Referencing with a displacement (also called offset) from an index register or the loop index, rather than from the base address of a program (the first control flow [CF] instruction).
render backend unit	The hardware units in a stream processor stream processor core responsible for writing the results of a kernel to output streams by writing the results to an output cache and transferring the cache data to memory.
resource	A block of memory used for input to, or output from, a kernel.
ring buffer	An on-chip buffer that indexes itself automatically in a circle.
Rsvd	Reserved.
sampler	A structure that contains information necessary to access data in a resource. Also called Fetch Unit.
SC	Shader Compiler.
scalar	A single data element, unlike a vector which contains a set of two or more data elements.
scatter	Writes (by uncached memory) to arbitrary locations.

Term	Description
scatter write	Kernel outputs to arbitrary address locations. Must be uncached. Must be made to a memory space known as the global buffer.
scratch buffer	A variable-sized space in off-chip-memory that stores some of the "GPRs".
set	To write a bit-value of 1. Compare "clear".
shader processor	Also called thread processor.
shader program	User developed program. Also called kernel.
SIMD	Single instruction multiple data. – Each SIMD receives independent stream core instructions. – Each SIMD applies the instructions to multiple data elements.
SIMD Engine	A collection of thread processors, each of which executes the same instruction per cycle.
SIMD pipeline	A hardware block consisting of five stream cores, one stream core instruction decoder and issuer, one stream core constant fetcher, and support logic. All parts of a SIMD pipeline receive the same instruction and operate on different data elements. Also known as "slice."
Simultaneous Instruction Issue	Input, output, fetch, stream core, and control flow per SIMD engine.
SKA	Stream KernelAnalyzer. A performance profiling tool for developing, debugging, and profiling stream kernels using high-level stream computing languages.
slot	A position, in an "instruction group," for an "instruction" or an associated literal constant. An ALU instruction group consists of one to seven slots, each 64 bits wide. All ALU instructions occupy one slot, except double-precision floating-point instructions, which occupy either two or four slots. The size of an ALU clause is the total number of slots required for the clause.
SPU	Shader processing unit.
src0, src1, etc.	In floating-point operation syntax, a 32-bit source operand. Src0_64 is a 64-bit source operand.
stage	A sampler and resource pair.
stream	A collection of data elements of the same type that can be operated on in parallel.
stream buffer	A variable-sized space in off-chip memory that stores an instruction stream. It is an output-only buffer, configured by the host processor. It does not store inputs from off-chip memory to the processor.
stream core	The fundamental, programmable computational units, responsible for performing integer, single, precision floating point, double precision floating point, and transcendental operations. They execute VLIW instructions for a particular thread. Each stream processor stream core handles a single instruction within the VLIW instruction.
stream operator	A node that can restructure data.
stream processor	A parallel processor capable of executing multiple threads of a kernel in order to process streams of data.
swizzling	To copy or move any element in a source vector to any element-position in a destination vector. Accessing elements in any combination.

Term	Description
thread	One invocation of a kernel corresponding to a single element in the domain of execution.
thread group	It contains one or more thread blocks. Threads in the same thread-group but different thread-blocks might communicate to each through global per-stream processor shared memory.
thread processor	The hardware units in a SIMD engine responsible for executing the threads of a kernel. It executes the same instruction per cycle. Each thread processor contains multiple stream cores. Also called shader processor.
thread-block	A group of threads which might communicate to each other through local per SIMD shared memory. It can contain one or more wavefronts (the last wavefront can be a partial wavefront). A thread-block (i.e. all its wavefronts) can only run on one SIMD engine. However, multiple thread blocks can share a SIMD engine, if there are enough resources to fit them in.
Tid	Thread id within a thread block. An integer number from 0 to Num_threads_per_block-1
token	A 32-bit value that represents an independent part of a stream or instruction.
uncached read/write unit	The hardware units in a stream processor responsible for handling uncached read or write requests from local memory on the stream processor.
vector	(1) A set of up to four related values of the same data type, each of which is an element. For example, a vector with four elements is known as a "4-vector" and a vector with three elements is known as a "3-vector". (2) See "AR". (3) See ALU.[X,Y,Z,W].
VLIW design	Very Long Instruction Word. - Co-issued up to 6 operations (5 stream cores + 1 FC) - 1.25 Machine Scalar operation per clock for each of 64 data elements - Independent scalar source and destination addressing
waterfall	To use the address register (AR) for indexing the GPRs. Waterfall behavior is determined by a "confutation registers."
wavefront	Group of threads executed together on a single SIMD engine. Composed of quads. A full wavefront contains 64 threads; a wavefront with fewer than 64 threads is called a partial wavefront.
write combining	Combining several smaller writes to memory into a single larger write to minimize any overhead associated with write commands.

Index

Symbols	ALU
(x, y) identifier pair	branch-loop instruction 3-17
_64 suffix	data flow 4-11
_04 041111 11111111111111111111111111111	output modifier 4-25
Numerics	ALU clause 2-7, 3-1
2D matrix	initiation
ZD IIIaliix 1-1	PRED_SET* instructions
A	size
absolute addressing	ALU execution pipelines
absolute addressing 2-13 access	even and odd
AR-relative	ALU instruction
constant waterfall	accessing constants4-2
access constant	list of
ALU instruction	ALU instruction group
dynamically-indexed 4-9	terms
statically-indexed	ALU slot size
active mask	ALU.[X,Y,Z,W]
active pixel state	assignment
ADDR	cycle restriction 4-12, 4-14
address	execute each operation
constant-register	instruction only units
out-of-bounds	ALU.Trans
preventing conflicts2-16	assignment
source	cycle restriction 4-14
address register (AR) 2-10, 3-6, 4-5, 10-17	execute operation4-18
addressing	instruction only units 4-24
absolute 2-16	instruction restrictions 4-25
absolute mode 2-13	ALU.W
global	ALU.X
kernel-based2-14	ALU.Y
private	ALU.Z
wavefront relative 2-16	ALU_BREAK
addressing mode	branch-loop instruction 3-17
SIMD_WAVE_REL2-17	ALU_CONTINUE
adjacent-instruction dependency 4-28	branch-loop instruction 3-17
aL 2-9, 3-7, 3-19, 4-2, 9-24, 10-4, 10-5, 10-10,	ALU_ELSE_AFTER
10-17, 10-26, 10-30, 10-36, 10-37	branch-loop instruction 3-17
alignment restrictions	instruction
clause-initiation instructions 3-5	ALU_INST4-5
allocate	ALU_POP_AFTER
data-storage space	branch-loop instruction 3-17
stack	

ALU_POP2_AFTER	POP
branch-loop instruction 3-17	PUSH 3-16
ALU_PUSH_BEFORE	PUSH_ELSE
branch-loop instruction 3-17	RETURN
instruction	RETURN_FS 3-17
ALU_SRC_LITERAL	broadcast
source operand4-3	special (read mode) 2-17
AR 1-xii, 2-10, 4-5, 10-17	broadcast read 2-17
AR index	buffers
arbitrary swizzle	ring
array	stream
data-parallel processor (DPP) 1-1	burst memory reads
ARRAY_BASE	BURST COUNT 3-8
ARRAY_SIZE 3-9	
AR-relative access	C
assignment	cached read
ALU.[X,Y,Z,W]	CALL
ALU.Trans	
atomic	branch-loop instruction
parallel reduction2-15	subroutine instruction
atomic reduction	CALL* instruction
Atomic reduction variables 2-14	CALL_COUNT
Atomic reduction variables Z-14	CALL_FS instruction
В	branch-loop
	CF instruction
bank	conditional execution
swizzle	set stack operations
constant operands 4-15	CF microcode format fields
BARRIER	CF program ending
barrier synchronization	CF_COND_ACTIVE
bicubic weights 2-12	condition test3-14
bit	pixel state
LAST4-3	CF_COND_BOOL
border color2-12	condition test3-14
branch counter 4-27	pixel state
branching	CF_COND_NOT_BOOL
conditional execution	condition test3-14
branch-loop instruction 3-11, 3-16	pixel state
ALU	CF_CONST
ALU_BREAK3-17	cf_inst
ALU_CONTINUE 3-17	clause
ALU_ELSE_AFTER 3-17	memory read7-1
ALU_POP2_AFTER 3-17	clause temp GPR 2-15
ALU_PUSH_BEFORE 3-17	clause temp GPRs
CALL	accessing 2-14
CALL_FS 3-17	clause temp registers 2-14
ELSE	clause temporaries 4-5
JUMP 3-16	clause-initiation instructions
LOOP_BREAK	alignment restrictions 3-5
LOOP_CONTINUE	types
LOOP_END	clauses
LOOP_START 3-16	ALU
LOOP_START_DX103-16	instructions
LOOP START NO AL	multiple

term	constants 4-5
texture-fetch 2-8, 3-1, 6-1	access ALU instruction 4-2
types	DX10 ALU 4-8
vertex-fetch	DX9 ALU 4-8
clause-temporary GPRs 2-10	index pairs 1-2
cleared valid mask	vertex-fetch5-1
command processor 1-1	continue loop
common memory buffer	control flow
thread share	control-flow instructions 2-6, 2-7
communication	ALU*
within thread group2-15	conditional jumps 3-1
within wavefront 2-15	loops
compute shader 2-2	subroutines
COND	TEX
condition test	VTX
field	VTX_TC
condition (COND) field 3-13	counter
condition test	branch
CF_COND_ACTIVE	predicate
CF_COND_BOOL	CRs
CF_COND_NOT_BOOL3-14	CS
COND	CUT_VERTEX
VALID_PIXEL_MODE	cycle restriction
WHOLE QUAD MODE	ALU.[X,Y,Z,W] 4-12, 4-14
conditional execution	ALU.Trans
branching	
looping	D
subroutine calls	data flow
conditional jumps	ALU 4-11
control-flow instructions 3-1	data sharing 2-12
conflicts	dataflow1-3
preventing bank or address 2-16	programmer view
constant	data-parallel processor (DPP) array 1-1
access	data-storage space allocation 3-2
dynamically-indexed	DC2-1
statically-indexed 4-8	deactivated
file read reserve	invalid pixel
inline	definition
literal	export
operand	import
bank swizzle	
single transcendental operation 4-15	quad
sharing	
swizzles vector-element 4-2	dependency detection processor 4-28 destination index 2-17
transcendental operation	
constant cache	destination register
constant file	destination stride
constant register read port restrictions 4-11	detects optimize processor 4-28
constant registers (CRs)	DirectX10 loop
constant waterfall	DirectX10-style loop
access	DirectX9
constant-fetch operation 6-2	loop
constant-register address	loop index
0011314111-16913161 audi 633 4-0	LOOP_END

LOOP_START 3-18	normal
DirectX9-style loop	operation
DMA copy	term2-5
DMA program 2-1	EXPORT_WRITE 3-8
double-precision	EXPORT_WRITE_IND 3-8
floating-point operation 4-29	
doubleword layouts, memory 3-2	F
DPP	F register2-10
data-parallel processor	
DSR_MUX_FFT_PERMUTE2-17	fetch program
DSR_MUX_NONE2-17	fetch shader
DSR_MUX_WORD_SELECT 2-17	fetch subroutine2-1
	fetch term
dst.X	FETCH_WHOLE_QUAD6-2
DX10	field
ALU constants4-8	ADDR 3-17, 3-18
constant cache	CF microcode formats
mode	COND
DX9	condition
ALU constants 4-8	INDEX_MODE 3-18
constant file4-8	RESOURCE_ID 6-1
mode	SAMPLER_ID 6-1
vertex shaders 4-9	SRC*_ELEM
dynamic index	VALID_PIXEL_MODE3-13
dynamically specifying reads at runtime 2-16	file read
dynamically-indexed	reserve constant 4-17
constant access 4-9	floating-point constant register (F) 2-10
	floating-point operation
E	double-precision
ELEM_SIZE	floating-point operations
elements	flow-control loop index
	format
swizzle source6-1	
ELSE	ALU microcode
branch-loop instruction	OP24-5
pixel state	OP34-5
EMIT_CUT_VERTEX 3-10	texture-fetch microcode 6-1
EMIT_VERTEX	vertex-fetch microcode 5-1
end of CF program	fragment program 2-1
END_OF_PROGRAM	fragment shader 2-1
endian order	fragment term
enum	frame buffers2-1
errors	FS
even	•
ALU execution pipeline2-15	G
exceptions	gather reads
exchanger operations 2-17	general-purpose registers (GPRs) 2-10
execute	geometry program2-1
ALU.Trans operation4-18	geometry shader
CF instructions conditionally3-11	geometry shader (GS)
each ALU.[X,Y,Z,W] operation 4-18	global GPR
initialization	global persistent register2-15
texture-fetch clause	global registers
export3-9	absolute-addressed2-13
definition	ausulule-auulesseu
GENUNON 3-7	

GPR	ALU_ELSE_AFTER	
clause temp 2-14, 2-15	ALU_PUSH_BEFORE	3-20
global 2-14, 2-15	branch-loop	3-11
ordering	CALL*	3-15
private	CALL_FS	3-20
read port restrictions 4-11	KILL restriction	4-22
shared pool2-13	LOOP_BREAK	3-18, 3-19
swizzles across address 4-2	LOOP_CONTINUE	·
temporary pool 2-14	LOOP_END 3	
GPR read, reserve	LOOP_START	
GPRs	LOOP_START*	
GS2-1	LOOP_START_DX10	
	MOVA	
Н	MOVA*	
hardware generated interrupts 1.1	predication	
hardware-generated interrupts 1-1	NOP	
host commands	POP	
host interface	PRED_SET* restriction	
1	PUSH*	
	restrictions reduction	
I register	RETURN	
identifier pair (x, y) 1-2	texture predicate	
IEEE floating-point exceptions 1-3	two source operands	
import - definition	vertex-fetch	
inactive-branch - pixel state 3-11		
inactive-break - pixel state 3-11	predicated individually	
inactive-continue - pixel state 3-11	instruction group 2-7,	
increment	instruction slotsinstruction slot	
index	instruction group	
AR 4-6	instruction term	
destination 2-17	instruction terminstruction-related terms	
dynamic 4-9	instructions	
flow-control loop	ALU	2.1
loop	clauses	
register	control flow	
index mode	subsequent	
index pairs	texture-fetch	
constants 1-2	types	
inputs	vertex-fetch	
outputs	int	
INDEX_MODE field	integer constant	
indirect lookup	integer constant register (I)	
initialization execution 4-17	interrupts	
initiation	hardware-generated	
ALU clause	pipeline operation	
texture-fetch clause	software	
inline constants4-8	inter-thread communication	
innermost loop	invalid pixel - deactivated	
input index pairs	invalid pixol dodolivated	0-12
input modifiers 4-10	J	
instruction	ILIMB	
ALU restriction	JUMP	0.40
ALU.[X,Y,Z,W] only units 4-22	branch-loop instruction	
ALU.Trans only units 4-24	pixel state	3-18

jump	instruction
LOOP_BREAK 3-19	LOOP_END
specified address 3-2	branch-loop instruction 3-16
	DirectX9 3-18
K	instruction 3-15, 3-18, 3-19
kcache constants	LOOP_START
kernel1-2	branch-loop instruction 3-16
operation	DirectX9
kernel size for cleartype filtering2-12	instruction
	LOOP_START*
kernel-based addressing2-14	instruction
KILL	LOOP_START_DX10
instruction, restriction	branch-loop instruction 3-16
killed pixel	instruction
L	
	LOOP_START_NO_AL
LAST bit4-3	branch-loop instruction 3-16
LDS 2-10, 2-15, 8-1	low-latency communication
memory structure 2-16	between threads 2-15
space available per thread 2-16	М
write access modes 2-16	
list of ALU instruction 4-19	manipulate performance
LIT	mask - active
literal constants 4-3, 4-8	matrix - 2D
restriction4-12	MEM_EXPORT
terms	MEM_REDUCTION
local data share	MEM_RING
Local Data Share (LDS) 2-10	MEM_SCRATCH
locked pages	MEM_STREAM
lookup, indirect	memory address calculation
loop	memory controller
conditional execution 3-16	memory doubleword layouts3-2
	memory hierarch
continue	data sharing 2-12
control-flow instructions	memory latency1-4
DirectX10	memory read clauses
DirectX10-style	microcode
DirectX9	
DirectX9-style	format texture-fetch
innermost	microcode format
repeat	microcode format term 2-5
loop counter	modes
loop increment	DX10
loop index . 1-xii, 3-7, 3-19, 4-2, 4-6, 6-1, 9-24,	DX94-8
10-4, 10-5, 10-7, 10-8, 10-10, 10-26, 10-30,	modifier
10-36, 10-37	ALU output
DirectX9	input
loop index (aL) 2-9, 10-17	MOV_INDEX_GLOBAL2-15
loop index initializer 3-18, 9-22, 10-4	MOVA
LOOP_BREAK	instruction
branch-loop instruction	MOVA*
instruction	instruction
jump	predication 4-24
LOOP_CONTINUE	restriction
branch-loop instruction 3-16	MOVA* instruction4-5

MRT 2-1	term
multiple clauses 2-7	pixel masks 2-9
multiple render targets 2-1	pixel program 2-1
	pixel quads 2-1
N	pixel shader 2-1
NOP instruction	pixel shader (PS)
normal export	pixel state 2-11, 3-11
	active 3-11
0	ELSE 3-18
odd	inactive-branch 3-11
ALU execution pipeline 2-15	inactive-break 3-11
OP2 format	inactive-continue
OP3 format	JUMP
opcode	POP 3-18
operand scalar	PUSH
operate kernels	POP
operation	branch-loop instruction 3-16
constant-fetch 6-2	instruction
execute ALU.Trans	pixel state
	PRED_SET*
export	instruction restriction
floating-point double-precision 4-29	PRED_SET* instructions
square	ALU clauses
optimize	predicate
use single constant operand 4-15	counter
optimize	individual vertex-fetch instruction 5-1
detects processor4-28	MOVA* instruction
square operations	output
out-of-bounds addresses	single
output modifier ALU 4-25	stack
output, index pairs	texture instruction 6-1
output, predicate4-26	predicate register 2-11
P	previous scalar
	previous scalar (PS)
page	register
locked	previous vector (PV)
parallel atomic accumulation 2-15	register
parallel atomic reductions 2-15	primitive strip
parallel microarchitecture 1-1	primitive term
parameter	private GPR 2-15
perform manipulations 3-2	processor detects a dependency
performance	
boosting	program execution order
increase with atomic reduction 2-14	programmer view dataflow
permanently disable pixels 3-13	PS 2-1, 2-10, 3-7, 4-2, 4-7
per-pixel state	register 4-4, 4-15, 4-26
pipeline	temporary 4-14
operation interrupts 1-3	PUSH 0.46
pixel	branch-loop instruction
condition test 3-11	pixel state
invalid deactivated	PUSH*
killed	instruction
permanently disable	PUSH_ELSE
parameter, and an arrangement of the	branch-loop instruction 3-16

PV 2-10, 4-2, 4-7	literal constant4-12
register 4-4, 4-15, 4-26	MOVA*
temporary 4-14	PRED_SET* instruction 4-22
	restrictions alignment
Q	clause-initiation instructions 3-5
quad6-2	RETURN
term	branch-loop instruction 3-17
quad - definition	instruction
quad - definition	subroutine instruction
R	RETURN_FS
and a	branch-loop instruction 3-17
read 7.0	ring buffer 3-8, 3-9, 3-10
memory burst	
read cached	S
read data thread 3-9, 3-10	SAMPLER_ID 6-1
read mode	scalar operand
special broadcast 2-17	scatter - writes
read port	scratch buffer
constant register restriction 4-11	shared memory
GPR restriction 4-11	maximum threads accessing 2-17
read uncached	shared registers
reads	maximum number2-13
dynamically specifying at runtime 2-16	types
reduction buffer	SIMD pipeline
reduction instruction restrictions 4-23	SIMD-global GPRs 2-10, 2-15
register	single constant operand
destination	transcendental operation 4-15
global persistent	single predicate2-8
previous scalar	slot4-3
previous vector	T
PS	term
PV 4-4, 4-15, 4-26	source address
reserved for global usage2-14	source elements swizzle6-1
temporary PS4-14	source operand
	ALU_SRC_LITERAL4-3
PV4-14	special broadcast read mode 2-17
registers clause temp	specified address jump3-2
•	squaring operations
general pool	SRC*_ELEM field
shared pool	src.X
wavefront private	SRC_REL 6-1
repeat loop	stack
reserve	allocation
constant file read	predicate
GPR read	stack entry subentries3-15
RESOURCE_ID6-1	stack operations
restriction	CF instruction set
constant register read port 4-11	state register
cycle	statically specifying writes2-16
ALU.[X,Y,Z,W]4-12, 4-14	statically-indexed
ALU.Trans	constant access
GPR read port 4-11	stream buffer
KILL instruction	· · ·

stride	common memory buffer sharing 3-9, 3-10
destination 2-17	LDS space available 2-16
subentries - stack entry 3-15	memory hierarchy2-12
subroutine	read data 3-9, 3-10
CAL instruction	thread group
control-flow instructions 3-1	communication within 2-15
RETURN instruction 3-20	threads
subroutine calls	low-latency communication between 2-15
conditional execution	of execution
subsequent instructions 2-1	sharing data 2-12
swizzle	transcendental operation 4-2, 4-3
across GPR address 4-2	single constant operand 4-15
arbitrary	two constant operands
bank	trip count
constant operand	two constant operands
constant vector-element	transcendental operation 4-16
source elements	two source operands instruction 4-26
Source elements	types
T	clause-initiation instructions 3-5
T alat	clauses
T slot	of instructions
temp shared registers	01 110110010113
global and clause 2-15	U
temporary register	uncached read
PS	units
terms ALLL instruction group	ALU.[X,Y,Z,W] instructions 4-22 ALU.Trans instruction
ALU instruction group	ALU. Haris instruction 4-24
clauses	V
export	
	valid mask 2-9, 2-11, 3-11
fragment	cleared
instructions 2-5	valid pixel mode
literal constant 2-5	VALID_PIXEL_MODE 3-5, 3-12, 3-13
microcode format	condition test
pixel	vector
primitive	vector-element constant swizzles 4-2
quad	vertex geometry translator
slot	vertex program
vertex	vertex shader
TEX control-flow instruction	vertex shader (VS)
texel	vertex shaders DX9 4-9
texture instruction predicate 6-1	vertex term
texture resources	vertex-fetch
texture samplers	clauses
texture-fetch	
clauses 2-8, 3-1, 6-1	instruction 2-1, 5-1
instructions	individually predicated 5-1 microcode formats 5-1
microcode format 6-1	vertex-fetch clause
texture-fetch clause	vertex-fetch constants2-11
execution	vertex-fetch-shader (FS)
initiation	VGT2-2
thread	voi

VS
W
waterfall 1-xii, 2-10, 3-6 wavefront
communication within 2-15
private registers 2-13
whole quad mode
WHOLE_QUAD_MODE 3-5, 3-12, 6-2
condition test
write export
writes
specifying statically at compile time 2-16 statically specifying at compile time 2-16 writes scatter