Permedia4®

Reference Guide - Volume II

PROPRIETARY AND CONFIDENTIAL INFORMATION



3Dlabs®

Permedia4®

Reference Guide - Volume II

PROPRIETARY AND CONFIDENTIAL INFORMATION

Issue 4

Proprietary Notice

The material in this document is the intellectual property of **3D***labs*. It is provided solely for information. You may not reproduce this document in whole or in part by any means. While every care has been taken in the preparation of this document, **3D***labs* accepts no liability for any consequences of its use. Our products are under continual improvement and we reserve the right to change their specification without notice. **3D***labs* may not produce printed versions of each issue of this document. The latest version will be available from the **3D***labs* web site.

3D*labs* products and technology are protected by a number of worldwide patents. Unlicensed use of any information contained herein may infringe one or more of these patents and may violate the appropriate patent laws and conventions.

3D*labs* is the worldwide trading name of **3D***labs* Inc. Ltd.

3D*labs*, GLINT and PERMEDIA are registered trademarks of **3D***labs* Inc. Ltd.

Microsoft, Windows and Direct3D are either registered trademarks or trademarks of Microsoft Corp. in the United States and/or other countries. OpenGL is a registered trademark of Silicon Graphics, Inc. All other trademarks are acknowledged and recognized.

© Copyright **3D***labs* Inc. Ltd. 1999. All rights reserved worldwide.

Email: info@3dlabs.com Web: http://www.3dlabs.com

3Dlabs Ltd.

3Dlabs K.K.

Meadlake Place
Thorpe Lea Road, Egham
Surrey, TW20 8HE
United Kingdom

Shiroyama JT Mori Bldg 16F 40301 Toranomon Minato-ku, Tokyo, 105, Japan Tel: +81-3-5403-4653

Tel: +44 (0) 1784 470555 Fax: +44 (0) 1784 470699 Fax: +91-3-5403-4646

3Dlabs Inc.

480 Potrero Avenue Sunnyvale, CA 94086, United States

Tel: (408) 530-4700 Fax: (408) 530-4701

Change History

Document	Issue	Date	Change
160.2.2	1	19 April 1999	Creation
160.2.2	2	16 June 1999	FBSourceData, FBData added; minor corrections
160.2.2	3	12 Sept 1999	New Package information, corrections, updates
160.2.2	4	02 Feb 2000	LineCoord0 and 1 readbackable; RDCursorMode; VideoControl bit 14; Replace P3 with P4 in tables; reinstate download address, download data; correct FBSourceReadBufferOffset

Table of Contents

PE	ERMEDIA4	
PE	ERMEDIA4 [®]	3
4	HARDWARE REGISTERS	
	4.1 PCI Configuration Region (0x00-0x30)	
	4.2 Region 0 Control Status (0x0000-0x02FF)	
	4.3 Region 0 Bypass Controls (0x0300-0x03FF)	4-39
	4.4 Region 0 Memory Control (0x1000-0x1FFF)	
	4.5 Region 0 GP FIFO (0x2000-0x2FFF)	4-57
	4.6 Region 0 Video Control (0x3000-0x3FFF)	4-57
	4.7 Region 0 RAMDAC	
	4.7.1 Direct RAMDAC Registers (0x4000-0x4FFF)	4-77
	4.7.2 Indirect RAMDAC Registers (0x200-0xFFF)	
	4.8 Region 0 Video Stream Processing (0x5000-0x5FFF)	4-113
	4.9 Region 0 VGA Control (0x6000-0x6FFF)	4-135
	4.9.1 Graphics Index Register	4-135
	4.9.2 Sequencer Registers	4-137
	4.10 Region 0 Texture Data FIFO (0x7000-0x7FFF)	4-146
	4.11 Region 3 Indirect Addressing	
5	GRAPHICS REGISTERS	5-2
6	REGISTER CROSS REFERENCE	6-1
	6.1 Registers Alphabetically Sorted	6-1
	6.2 Registers Sorted by Offset	

4

Hardware Registers

This chapter lists Permedia4 hardware registers by region and functional offset group. Within each group, the registers are listed alphanumerically. Exceptionally, graphics core "software" registers (offset 8000-9FFF) are shown in chapter 5. Global cross-reference listings in alphanumeric and offset order are available in chapter 6.

Register details have the following format information:

Name The register's name.

Type The region in which the register functions.

Offset The offset of this register from the base address of the region.

Format Can be bitfield or integer.

Bit Name

Read Indicates whether the register bit can be read from. A ✓ mark indicates the register

can be read from, a X indicates the register bit is not readable.

Write Indicates whether the register bit can be written to. A ✓ mark indicates the register

can be written to, a X indicates the register bit is not writable.

Reset The value of the register following hardware reset.

Description In the register descriptions:

Reserved Indicates bits that may be used in future members of the Permedia family. To ensure

upwards compatibility, any software should not assume a value for these bits when

read, and should always write them as zeros.

Not Used/ Indicates bits that are adjacent to numeric fields. These may be used in future

Unused members of the Permedia family, but only to extend the dynamic range of these

fields. The data returned from a read of these bits is undefined. When a Not Used field resides in the most significant position, a good convention to follow is to sign extend the numeric value, rather than masking the field to zero before writing the register. This will ensure compatibility if the dynamic range is increased in future.

For enumeration fields that do not specify the full range of possible values, only the specified values should be used. An example of an enumeration field is the comparison field in the DepthMode register. Future members of the Permedia family may define a meaning for the unused values.

4.1 PCI Configuration Region (0x00-0x30)

CFGAGPCommand

NameTypeOffsetFormatCFGAGPCommandConfig0x48Bitfield

Control register

Bits	Name	Read	Write	Reset	Descr	iption
02	DataRate	1	1	0	0 = AGP disabled	1 = 1X transfer rate
			İ		2 = 2X transfer rate	4 = 4X transfer rate
					Setting this field to any oth	er value will disable AGP
					mastering.	
3	Reserved	✓	X	0		
4	FWEnable	✓	✓	0	0 = Fast Write disabled	1 = Fast Write enabled
5	4GEnable	✓	1	0	0 = 4G Addressing	1 = 4G Addressing
					disabled	enabled
67	Reserved	✓	1	0		
8	AGPEnable	✓	1	0	0 = AGP Mastering	1 = AGP Mastering
					disabled	enabled
9	SBAEnable	1	1	0	0 = sideband addressing	1 = sideband addressing
					disabled	enabled
1023	Reserved	✓	X	0		
2431	RQDepth	✓	1	0	Maximum number of AGI	requests that can be
					queued. The RQDepth set	t in this field should never
					exceed the value in the CF0	GAGPStatus register. The
					maximum RQDepth used:	internally is the lower of
					these two RQDepth fields	in case this field has been
					programmed incorrectly.	

Notes: This register controls the operation of the AGP interface.

- If AGP Capable is not set, writes to this register will be discarded.
- If SBACapable is not set and SBAEnable is set, AGP accesses will be disabled.
- AGP Capable is a term used to express the logical OR of AGP1X Capable with AGP2X Capable with AGP4X Capable.

CFGACGRev

NameTypeOffsetFormatCFGACGRevConfiguration0x042Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGCapID and CFGNextPtr
1619	Minor Rev	1	X	0	Configured by AGP Capbable
					0 when AGP Capable = 0 or 1
2023	Major Rev	1	X	See	Configured by AGP Capable
				Desc.	• 0 when AGP Capable = 0
					• 0x2 when AGP Capable = 1
2431	Reserved	1	×	0	

Notes: This register reports the revision of the AGP specification to which the device conforms. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

CFGAGPStatus

NameTypeOffsetFormatCFGAGPStatusConfiguration0x044BitfieldControl register

Bits	Name	Read	Write	Reset	Description
02	Rate	1	×	see	Configured by AGP 1X Capable, Configured by
				Desc.	AGP 2X Capable, Configured by AGP 4X Capable
					0 = Configured by AGP 1X Capable
					1 = Configured by AGP 2X Capable
					2 = Configured by AGP 4X Capable
3	Reserved	1	X	0	
4	FW	1	1	0	
5	4G	1	1	0	
9	SBA	1	X	see	Configured by AGP Capable Side Band Addressing
				Desc.	0 when AGP Capable = 0 or SBACapable = 0
					1 when AGP Capable = 1 and SBACapable = 1
1023	Reserved	1	×	0	

2431	RQ	1	X	see	Maximum number of AGP requests supported
				Desc.	Configured by AGP Capable
					0 if AGP Capable = 0
					0x1F if AGP Capable = 1, = 32 outstanding requests

Notes: This register describes the AGP capabilities of the device. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

CFGBaseAddr0

NameTypeOffsetFormatCFGBaseAddr0Configuration0x10BitfieldControl register

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	1	×	0	0 = Region is in PCI memory space.
12	Address Type	1	X	0	0 = Memory Space, not prefetchable, in 32 bit address space
3	Prefetchable	1	×	0	0 = Region is not prefetchable.
416	Size Indication	1	×	0	0 = Control registers must be mapped into 128 Kbytes.
1731	Base Offset	1	1	0	Loaded at boot time to set offset of the control register space (region 0)

Notes: Base Address 0 Register contains the Permedia4 control space offset. The control registers are in memory space. They are not prefetchable and can be located anywhere in 32 bit address space.

CFGBaseAddr1

NameTypeOffsetFormatCFGBaseAddr1Configuration0x14Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	1	×	0	0 Region is in PCI memory space.
12	Address Type	1	×	0	0 Locate anywhere in 32 bit address space
3	Prefetchable	1	×	0	0 = Region is not prefetchable if PrefetchEnable =0. 1= Region is prefetchable if PrefetchEnable = 1.
425	Size Indication	1	×	0	0 = Region size of 64Mbytes.
2631	Base Offset	1	1	0	Loaded at boot time to set offset of the memory space for aperture one.

Notes: The Base Address 1 Register contains the Permedia4 aperture one memory offset. It is prefetchable and can be located anywhere in 32 bit address space

CFGBaseAddr2

NameTypeOffsetFormatCFGBaseAddr2Configuration0x18Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	1	×	0	0 = Region is in PCI memory space.
12	Address Type	1	×	0	0 = Locate anywhere in 32 bit address space
3	Prefetchable	✓	×	0	0 = Region is not prefetchable if PrefetchEnable =0. 1= Region is prefetchable if PrefetchEnable = 1.
422	Size Indication	1	×	0	0 = Region size of 64Mbytes.
2631	Base Offset	1	1	0	Loaded at boot time to set offset of the memory space for aperture two.

Notes: •

- The Base Address 2 Register contains the Permedia4 aperture 2 memory offset. It is prefetchable and can be located anywhere in 32 bit address space
- The Base Address 3 Register contains the base address of the Permedia4 Indirect IO aperture, and defines the size and type of this region.

CFGBIST

NameTypeOffsetFormatCFGBISTConfiguration0x0FInteger

Control register

Bits	Name	Read	Write	Reset	Description
023					See CFGLatTimer and CFGCacheLine
2431	BIST	1	X	0 0 = BIST is unsupported by Permedia4 ov	
					interface

Notes: Optional register used for control and status of Built-In Self Test (BIST).

CFGCacheLine

NameTypeOffsetFormatCFGCacheLineConfiguration0x0CInteger

Control register

Bits	Name	Read	Write	Reset	Description
015	Cache Line Size	1	X	0	0= Cache line size unsupported
831					See CFGBist, CFGHeaderType, and CFGLatTimer

Notes: This register specifies the cache line size in units of 32 bit words. It is only implemented for PCI bus masters that use the "memory write and invalidate" command. Permedia4 does not use this command.

CFGCapID

Name	Type	Offset	Format
CFGCapID	Configuration	0x040	Integer
	Control register	•	

Bits	Name	Read	Write	Reset	Description
07	Capability ID	1	×	see	Configured by AGP Capable
				desc.	0 when AGP Capable = 0
					2 when AGP Capable = 1
823					See CFGNextPtr, CFGAGPRev and Reserved
2431	Reserved	X	X	0	

Notes: This register specifies that the device has AGP capability. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable

CFGCapPtr

Name	Type	Offset	Format
CFGCapPtr	Configuration	0x34	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Capability Ptr	1	×	0x4C	Pointer to Power Management capability, address 0x4C.
831	Reserved	X	X	0	

Notes: This register is an eight bit register used to provide an offset into the configuration space for the first item in a capabilities list. It is used to point to the Power Management Capability that commences at offset 0x48

CFGCardBus

NameTypeOffsetFormatCFGCardBusConfiguration0x28Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	CardBus CIS	X	X	0	0 = Not implemented
	Pointer				

Notes:

CFGClassCode

Name Type Offset Format
CFGClassCode Configuration 0x09 Bitfield
Control register

Bits	Name	Read	Write	Reset	Description
07					See CFGRevisionId
815	DeviceClass	1	X	from	see table below
				Configuration	
				data	
1623	SubClass	1	×	from	see table below
				Configuration	
				data	
2431	BaseClass	1	X	from	see table below
				Configuration	
				data	

Notes: This device is used to identify the generic function of the Permedia4 device. This is determined by setting the BaseClassZero and FixedVGAAddressing pins. A more detailed description of the generic function types can be found in Appendix D of the PCI Specification (revisions 2.1 or 2.2).

Configuration Pins								
BaseClass Fixed Base Sub Device Generic Function Zero SVGA Class Class Class								
(Config Bit)	Addressing							
0	Disabled	0x03	0x80	0x00	"Other" display controller			
0	Enabled	0x03	0x00	0x00	VGA Compatible Controller			
1	Disabled	0x00	0x00	0x00	Non-VGA Compatible Controller			
1	Enabled	0x00	0x1	0x00	VGA Compatible Device			

CFGCommand

NameTypeOffsetFormatCFGCommandConfiguration0x04Bitfield

Control register

Bits	Name	Read	Write	Reset	Descri	iption
0	I/O Space Enable	1	×	0	0 = Disable I/O Space Accesses	1 = Enable I/O Space Accesses
					If fixed SVGA addressing i	•
1	Memory Space Enable	✓	✓	0	0 = Disable memory Space Accesses	1 = Enable memory Space Accesses
2	Bus Master Enable	✓	✓	0	0 = Disable master access	1 = Enable master access
3	Special Cycle Enable	1	X	0	0 = Permedia4 never responds to special cycle accesses	
4	Memory Write and Invalidate Enable	✓	×	0	0 = "Memory Write and Invalidate" is never generated.	
5	SVGA Palette Snoop Enable	✓	×	0	0 = Treat palette accesses like all other SVGA accesses	1 = Enable SVGA Palette snooping
6	Parity Error Response enable	✓	×	0	0 = Permedia4 does not surreporting	pport parity error
7	Address/Data stepping enable	1	X	0	0 = Permedia4 does not pe	rform stepping
8	SERR driver enable	✓	X	0	0 = Permedia4 does not support parity error reporting	
9	Master Fast Back-to-Back Enable	1	×	0	0 = Permedia4 master does accesses 1 = Enable fast back-to-back	
1015	Reserved	1	X	0		
1631					See CFGStatus	

Notes: The command register provides control over a device's ability to generate and respond to PCI cycles. It contains sufficient control bits to fulfill the Permedia4 PCI functionality. Writing 0 to this register disconnects the device from the PCI for all except configuration accesses

CFGDeviceID

Name	Type	Offset	Format
CFGDeviceID	Configuration	0x02	Integer
	Controlmoistan		

Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGVendorID
1631	DeviceID	1	X	0xA	Device identification number:
					0x000A = 3Dlabs PERMEDIA 3 device identification
					number

CFGHeaderType

NameTypeOffsetFormatCFGHeaderTypeConfiguration0x0EInteger

Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGLatTimer and CFGCacheLine
1623	Header Type.	1	X	0	PCI Definition: 0 = Single Function Device
2431					See CFGBist

CFGIndirectAddress

NameTypeOffsetFormatCFGIndirectAddressConfiguration0x0F8Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
025	Offset	./	./	0	Offset within the region.
2627	Reserved	√	X	0	Offset within the region.
2931	Base Address	1	1	0	0 = Base Address 0 1 = Base Address 1
	Select				2 = Base Address 2 3-6 = Reserved 7 = ROM Region

Notes:

- 1. The Reserved Base Address Select values can be written to or read from the register, but in this case, indirect accesses are treated as if to Base Address 0.
- 2. Reading the indirect trigger register CFGIndirectTrigger returns the value at the location pointed to by the indirect address register. Indirect data register CFGIndirectData will be written to the location pointed to by the indirect address register CFGIndirectAddress when the indirect trigger register is written.

CFGIndirectData

NameTypeOffsetFormatCFGIndirectDataConfiguration0x0F4IntegerControl register

Bits	Name	Read	Write	Reset	Description
031	Data	1	1	0	Data to be written indirectly

Notes:

- 1. This register is used to access regions 0 to 3 and the ROM region directly through the config space. The region to be accessed and the offset into that region are programmed into the CFGIndirectAddress register. Data written to the CFGIndirectData register will be written to the location pointed to by the CFGIndirectAddress register when the CFGIndirectTrigger register is written.
- Reading the CFGIndirectTrigger register returns the value at the location pointed to by the CFGIndirectAddress register.

CFGIndirectTrigger

NameTypeOffsetFormatCFGIndirectTriggerConfiguration0xFCInteger

Control register

Bits	Name	Read	Write	Reset	Description
031	Trigger	1	1	0	

Notes: This register is used to trigger indirect accesses as specified by the indirect address and data registers, CFGIndirectAddress and CFGIndirectData

CFGIntLine

NameTypeOffsetFormatCFGIntLineConfiguration0x3CIntegerControl register

Bits	Name	Read	Write	Reset	Description
07	Interrupt Line	1	1	0	Not read or written by the Permedia4 device itself.
831					See CFGMinGrant, CFGIntPin and CFGMaxLat

Notes: The Interrupt Line register in an 8-bit register used to communicate interrupt line routing information

CFGIntPin

NameTypeOffsetFormatCFGIntPinConfiguration0x3DInteger

Control register

Bits	Name	Read	Write	Reset	Description
07					See CFGIntLine
815	Interrupt Pin	1	X	0x1	0x01 = Permedia4 uses Interrupt pin INTAN
1631					See CFGMinGrant and CFGMaxLat

Notes: The Interrupt Pin register specifies the interrupt line that Permedia4 uses.

CFGLatTimer

NameTypeOffsetFormatCFGLatTimerConfiguration0x0DInteger

Control register

Bits	Name	Read	Write	Reset	Description
07					See CFGCacheLine
815	Latency Timer	1	X	0	Sets the maximum number of PCI clock cycles for
	Count				master burst accesses.
1631					See CFGBist and CFGHeaderType

Notes: This register specifies, in PCI bus clocks, the value of the latency timer for this PCI bus master

CFGMaxLat

NameTypeOffsetFormatCFGMaxLatConfiguration0x3FInteger

Control register

Bits	Name	Read	Write	Reset	Description
0-23					See CFGMinGrant, CFGIntPin and CFGIntLine
24-31	Maximum	1	×	0xC0	
	Latency				

Notes: This register specifies how often the PCI device needs to gain access to the PCI bus.

CFGMinGrant

NameTypeOffsetFormatCFGMinGrantConfiguration0x3EInteger

Control register

Bits	Name	Read	Write	Reset	Description
0-15					See CFGIntPin and CFGIntLine
1623	MinimumGrant	1	X	0xC0	
24-31					See CFGMaxLat

Notes: This register specifies how long a burst period the PCI device needs.

CFGNextPtr

NameTypeOffsetFormatCFGNextPtrConfiguration0x041Integer

Control register

Bits	Name	Read	Write	Reset	Description
07					See CFGCapID
8-15	Next Ptr	1	X	0	0 = no further capabilities in list
1623					See CFGAGPRev
2431	Reserved	1	X	0	

Notes: This register points to the next capability data structure. However as there are no more, it is set to zero.

CFGPMC

NameTypeOffsetFormatCFGPMCConfiguration0x4EBitfield

Control register

Bits	Name	Read	Write	Reset	Description
07					see CFGPMCapID
815					see CFGPMNextPtr
1618	Version	1	X	0x1	1 = complies with Revision 1.0 of the PCI Power Management Interface spec.
19	PME clock	1	×	0	0 = PME# is not supported in any state
20	Aux Power source	1	X	0	0 = PME# is not supported in D3(cold)
21	DSI	1	X	1	1 = Permedia4 requires special initialization following transition to the D0 uninitialized state
2224	Reserved	1	×	0	
25	D1_Support	1	X	0x1	1 = D1 power level is supported
26	D2_Support	1	×	0	0 = D2 power level is not supported
2731	PME_Support	1	X	0	0 = PME# signal is not asserted in any power state

Notes:

CFGPMCapID

NameTypeOffsetFormatCFGPMCapIDConfiguration0x4CBitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	Power Management Capability ID	1	×	0x1	0x01 = Power Management Capability
815					See CFGPMNextPtr
1631					See CFGPMC

Notes: This register specifies that the device has Power Management capability

CFGPMCS

NameTypeOffsetFormatCFGPMCSConfiguration0x50Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
01	PowerState	1	1	0	Valid values are 0,1 and 3. If 2 is written to the register, the write is discarded (D2 is not supported) $0 = D0$ $1 = D1 \text{ (This drives the "Low Power" bit internally)}$ $3 = D3(\text{hot})$
27	Reserved	1	×	0	
8	PME_EN	1	×	0	0 = PME# signal is not asserted in D3(cold)
912	Data_Select	1	X	0	0 = Data register not supported
1314	Data_scale	1	X	0	0 = Data register not supported
15	PME_Status	1	X	0	0 = PME# signal is not asserted in D3(cold)
815					See CFGPMCSR_BSE
1631					See CFGPMData

Notes:

CFGPMCSR_BSE

NameTypeOffsetFormatCFGPMCSR_BSEConfiguration0x52IntegerControl register

Bits	Name	Read	Write	Reset	Description
015					See CFGPCMS
1623	Power	1	X	0	0 = PERMEDIA4 is not a bridge.
	Management				
	Bridge support				
2431					See CFGPMData

Notes: This register specifies the Power Management PCI-PCI bridge support

CFGPMData

NameTypeOffsetFormatCFGPMDataConfiguration0x53Integer

Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGPCMS
1623					See CFGPMSR_BSE
2431	PMData	1	X	0	0 = This capapbility is not supported.

Notes: This register is the optional Power Management Data register

CFGPMNextPtr

Name Type Offset Format

CFGPMNextPtr Configuration 0x4D

Control register

Bits	Name	Read	Write	Reset	Description
07					See CFGPMCapID
815	Next Ptr	1	X See		0 = no further capabilities in list if AGP Capable = 0
				Desc.	0x40 = point to AGP Capability if AGP Capable = 1
1631					See CFGPMC

Notes: This register specifies the device has next capability item. This register reports the revision of the AGP specification to which the device conforms. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

CFGRevisionID

NameTypeOffsetFormatCFGRevisionIDConfiguration0x08Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	RevisionID	✓	×	0x1	Revision Identification Number
831					See CFGClassCode

Notes:

CFGRomAddr

NameTypeOffsetFormatCFGRomAddrConfiguration0x30Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Access Decode Enable	✓	✓	0	0= Expansion ROM accesses disabled
					1= Expansion ROM accesses enabled
110	Reserved	1	×	0	0 = PCI Reserved register bits
1115	Size Indication	1	×	0	0 = Indicates that Expansion ROM must be mapped into 64Kbytes.
1631	Base Offset	1	1	0	Loaded at boot time to set offset of the expansion ROM.

Notes: The expansion ROM base register is the offset address for the expansion ROM.

CFGStatus

NameTypeOffsetFormatCFGStatusConfiguration0x06Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
015					See CFGCommand	
1619	Reserved	X	×	0		
20	Cap_List	✓	×	0x1	1 = Permedia4 can accept additional capabilities beyond PCI2.1. These are power management and AGP (if AGP Capable is set in CFGCapID)	
21	66MHz Capable	1	X	X	0 = Permedia4 is 33MHz	
22	UDF Supported	1	x	0	0 = Permedia4 does not support user-definable configurations	
23	Fast back-to- back capable	1	X	0x1	1 = Permedia4 can accept fast back-to-back PCI transactions	
24	Data Parity Error Detected	1	X	0	0 = Parity checking not implemented on Permedia4	
2526	DEVSEL Timing	1	X	0x1	1 = Permedia4 asserts DEVSEL# at medium speed	
27	Signaled Target Abort	1	X	0	0 = Permedia4 never signals Target-Abort	
28	Received Target Abort	1	✓	0	This bit is set by the Permedia4 bus master whenever its transaction is terminated with Target-Abort	
29	Received Master Abort	1	✓	0	This bit is set by the Permedia4 bus master whenever its transaction is terminated with Master-Abort	
30	Signalled System Error	1	X	0	0 = Permedia4 never asserts a system error	
31	Detected Parity Error	1	X	0	0 = Parity checking is not implemented by Permedia4	

Notes: Writes to this register causes bits to be reset, but not set. A bit is reset whenever the register is loaded with the corresponding bit position set to one. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable

CFGSubsystemId

Name	Type	Offset	Format
CFGSubsystemId	Configuration	0x02E	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGSubsystemVendorID
1631	SubsystemId	X	1	see	
			once	text	

Notes: This register is used to identify the add-in board on which the Permedia4 device resides. It has two possible reset states: the value may be loaded from the ROM byte addresses 0xFFFE and 0xFFFF, or reset to the Device ID and then written to once before it becomes read only. The option is controlled by a configuration register

CFGSubsystemVendorId

Name	Type	Offset	Format
CFGSubsystemVendorId	Configuration	0x02C	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	SubsystemVend	X	1	see	
	orID		once	text	
1631					See CFGSubsystemId

Notes: This register is used to identify the vendor of the add-in board on which the Permedia4 device resides. It has two possible reset states: The value may be loaded from the ROM byte addresses 0xFFFC and 0xFFFD, or reset to the vendor ID and then written to once before it becomes read-only. The option is controlled by a configuration register

CFGVendorID

NameTypeOffsetFormatCFGVendorIDConfiguration0x00IntegerControl register

Bits	Name	Read	Write	Reset	Description
015	Vendor ID	1	×	0x3D3 D	3Dlabs Company Code
1631					See CFGDeviceID

Notes: Vendor Identification Number

4.2 Region 0 Control Status (0x0000-0x02FF)

AGPControl

NameTypeOffsetFormatAGPControlControl Status0x078BitfieldControl register

Bits	Name	Read	Write	Reset	Descr	iption
02	Reserved	1	×	0		
3	AGP Long	1	1	0	0 = AGP Long Read	1 = AGP Long Read
	Read Disable				Requests may be	Requests disabled.
					generated.	
4	Reserved	1	X	0		
5	AGP Data Fifo	1	1	0	0 = RBF# throttle start	1 = Only request data
	throttle				of data transfer for low	when space is available in
					priority reads.	AGP data fifo to start
						receiving the burst
						(RBF# never asserted)
6	AGP High		1	0	0 = Use AGP Low	1 = Use AGP High
	Priority				Priority reads.	Priority reads
731	Reserved	1	X	0		

Notes: The AGP control register sets up the AGP master.

ApertureOne ApertureTwo

Name	Type	Offset	Format
ApertureOne	Control Status	0x50	Bitfield
ApertureTwo	Control Status	0x58	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Descr	iption
07	Reserved	1	X	0		
8	VGA Access	✓	√	0	0 = Address memory controller directly.	1 = Address memory through SVGA subsystem.
9	ROM Access	1	1	0	0 = Use this aperture to access memory (SVGA or direct).	1 = Use this aperture to access the Expansion ROM.
1031	Reserved				,	

Notes: Two memory apertures are provided, each being a PCI region with a fixed size of 64 MBytes. A variety of different access modes are possible - these are now controlled in the Bypass controller registers. The ApertureOne and ApertureTwo registers allow the Apertures to be used to access the SVGA or the ROM instead of the memory controller

AutoCalCount

Name	Type	Offset	Format
AutoCalCount	Control Status	0x00F8	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
012	AutoCalCount	1	×	0x007F.FFFF	Fixed part, read only
1231	AutoCalCount	1	1		Programmable part

Notes: Controls the Auto Calibration period for the AGP 4X. – number of clocks between calibrations . In order to avoid a zero count, the bottom 12 bits are always set

ChipConfig

NameTypeOffsetFormatChipConfigControl Status0x70Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	BaseClassZero	1	√	X	0 = Use the correct PCI Base Class Code
	770.77			37	1 = Force PCI Base Class Code to be zero
1	VGAEnable	✓	✓	X	0 = Disable internal SVGA subsystem
	TIO A E': 1			37	1 = Enable internal SVGA subsystem
2	VGAFixed	✓	✓	X	0 = Disable SVGA fixed address decoding
2.4	D 1			37	1 = Enable SVGA fixed address decoding
34	Reserved	✓	X	X	
5	RetryDisable	✓	✓	X	0 = Enable PCI Retry using "Disconnect-Without- Data"
					1 = Disable PCI Retry using "Disconnect-Without- Data"
6	Reserved	1	X	X	Data
7	ShortReset	√	<i>✓</i>	X	0 = Generate normal "AReset" pulse to rest of the
,	Shortreset			21	chip
					1 = Generate short "AReset" pulse (BusReset+ 64
					clocks)
8	SBA Capable	1	1	X	0 = AGP sideband Addressing Disable
	1				1 = AGP sideband Addressing Enable
9	AGP 1X	1	1	X	0 = Not AGP 1X Capable
	Capable				1 = AGP 1X Capable
10	AGP 2X	1	1	X	0 = Not 2X Capable
	Capable				1 = 2X Capable
11	AGP 4X	1	1	X	0 = Not 4X Capable
	Capable				1 = 4X Capable
12	SubsystemFro	1	1	X	0 = Leave subsystem registers with reset values
	mRom				1 = Load subsystem registers from ROM after reset
13	IndirectIOEna	1	1	X	0 = Base Address 3 disabled - Indirect IO accesses
	ble				cannot be performed
					1 = IndirectIO accesses enabled
14	WC Enable	1	1	X	0 = Upper half of region zero is a byte swapped
					version of lower half
					1 = Upper half of region zero is flagged as a Write combined version of the lower half
15	Prefetch Enable	1	1	X	0 = Regions 1 and 2 marked as not prefetchable
					1 = Regions 1 and 2 marked as prefetchable
1627	Reserved	1	X	X	(all bits zero)

2831	Mask rev	✓	×	See	Value gives the Mask Revision. The initial revision is
				Desc.	0x 0 .

Notes: Most of the sampled values from the configuration pins are loaded into the ChipConfig register on the trailing edge of reset. This register can then be read back over the PCI bus, to allow the host to determine how the Permedia4 chip has been configured, and to modify various fields of the configuration if required.

ControlDMAAddress

Name	Type	Offset	Format	
ControlDMAAddress	Control Status	0x28	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
031	Control DMA	1	1	0	PCI start address for PCI master read
	Start Address				transfer to the graphics processor input fifo.

Notes: When using the GPIn FIFO DMA controller to load the graphics processor, the Control DMA Start Address register should be loaded with the PCI address of the first word in the buffer to be transferred. Writing to the Control DMA Start Address register loads the address into the Control DMA address counter. Once a DMA has been set off, the next Control DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is already underway.

ControlDMAControl

Name	Type	Offset	Format
ControlDMAControl	Control Status	0x60	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	ControlDMA	1	√	0	This field should only be changed when the
	Byte Swap				ControlDMA controller
	Control				0 = Standard. $1 = $ Byte Swapped is idle.
1	ControlDMA	1	1	0	0 = DMA uses PCI Master
	using AGP				1 = DMA uses AGP Master
231	Reserved	1	X	0	

Notes: The DMA control register sets up the data transfer modes for the DMA controller. Data transfer can be set to byte swapped for big endian hosts.

ControlDMACount

NameTypeOffsetFormatControlDMACountControl Status0x30IntegerControl register

Bits	Name	Read	Write	Reset	Description
015	Control DMA Count	✓	1	0	Number of words to be transferred in the DMA operation. The valid range for this register is 0 to 65535. The register behaviour is undefined if it is written to while non-zero and Mastering is enabled. Mastering is enabled if ControlDMAUseAGP = 0 and PCI Bus Master Enabled or ControlDMAUseAGP = 1 and AGP Master is enabled. See DMAControlRegister.
1631	Reserved	1	X	0	

Notes:

- 1. When using the GPIn FIFO DMA controller to load the graphics processor, the Control DMA Start Address register should be loaded with the PCI address of the first word in the buffer to be transferred. Writing to the Control DMA Start Address register loads the address into the Control DMA address counter. Once a DMA has been set off, the next Control DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is already underway.
- 2. Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop.

ErrorFlags

NameTypeOffsetFormatErrorFlagsControl Status0x38Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Input FIFO Error Flag	1	1	0	Flag set on write to full input FIFO. 0 = No error. 1 = Error outstanding.
1	Output FIFO Error Flag	1	✓	0	Flag set on read from empty output FIFO. 0 = No error. 1 = Error outstanding.
2	Reserved	1	×	0	
3	Control DMA Error Flag	✓	1	0	Flag set for direct or register access to input FIFO while DMA is in progress (i.e. when the Control DMACount register is not zero). 0 = No error. 1 = Error outstanding.
4	Video Fifo Underflow Error Flag	1	1	0	Flag set when video FIFO underflows $0 = \text{No error} \qquad 1 = \text{Error outstanding}$
5	Video Stream B Underflow Error Flag	1	1	0	Flag set when video stream B FIFO underflows 0 = No error. 1 = Error outstanding.
6	Video Stream A Overflow Error Flag	✓	1	0	Flag set when video stream A FIFO Overflows 0 = No error. 1 = Error outstanding.
7	PCI Master Error Flag	1	1	0	Flag set when either Master abort or Target abort occurs while PCI Master access in progress The CFGStatus register can be read to determine the type of error. 0 = No error.
8	GPOutDMA Error Flag	✓	1	0	Flag set for slave access to output FIFO while DMA is in progress 0 = No error. 1 = Error outstanding.
9	Control DMA Count Overwrite Error Flag	1	✓	0	Flag set if an attempt is made to write the Control DMACount register when it is not zero. 0 = No error. 1 = Error outstanding.
10	GPOutDMA Feedback Error Flag	✓	1	0	Flag set if a feedback error occurs. 0 = No error. 1 = Error outstanding.

11	VSA Invalid	1	1	0	Flag set if invalid interlace is detected on video
	Interlace Error				stream A.
	Flag				0 = No error. $1 = Error outstanding.$
12	VSB Invalid	1	1	0	Flag set if invalid interlace is detected on video
	Interlace Error				stream B.
	Flag				0 = No error. $1 = Error outstanding.$
13	HostIn DMA	1	1	0	Flag set if HostIN DMA error occurs
	Error Flag				0 = No error 1 = Error Outstanding
1431	Reserved	1	X	0	

Notes: The Error Flags register shows which errors are outstanding in Permedia4 . Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write.

FIFODiscon

Name	Type	Offset	Format
FIFODiscon	Control Status	0x68	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Input FIFO	1	1	0	0 = Disabled
	Disconnect				1 = Enabled
	Enable				
1	Output FIFO	1	1	0	0 = Disabled
	Disconnect				1 = Enabled
	Enable				
2	Texture FIFO	1	1	0	0 = Disabled
	Disconnect				1 = Enabled
	Enable				
331	Reserved	1	X	0	

Notes: The FIFODiscon register enables the input and output FIFO disconnect signals, which drive two physical pins on the Permedia4. Disconnects are disabled at reset. It also allows protocol disconnects to be enabled for the Texture FIFO.

GPOutDMAAddress

NameTypeOffsetFormatGPOutDMAAddressControl Status0x080Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	GPOutDMAA ddress				Next address to be issued to the DMA Arbiter.

Notes: The *GPOutDMA* Address register can be used to monitor the progress of the GPOutDMA controller. It returns the next address to be issued to the DMA arbiter.

HostTextureAddress

NameTypeOffsetFormatHostTextureAddressControl Status0x0100Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
431	HostTextureAd	3	3	X	
	dress				

Notes: Used in "Slave Download Mode" to supply the address of the first word of a texture

InFIFOSpace

NameTypeOffsetFormatInFIFOSpaceControl Status0x18IntegerControl register

Bits	Name	Read	Write	Reset	Description
031	Input FIFO	1	×	128	The number of empty words in the input FIFO.
	Space				This number of words can be updated before
					checking InFIFOSpace again.

Notes: The InFIFOSpace register shows the number of words that can currently be written to the input FIFO. This register can be read at any time. If the DMA controller for the FIFO is in use, the value read is a snapshot of the current FIFO status.

IntEnable

NameTypeOffsetFormatIntEnableControl Status0x08BitfieldControl register

Bits	Name	Read	Write	Reset	Description
0	Control DMA	1	√	0	0 = Disable interrupt.
	Interrupt		•		1 = Enable interrupt.
	Enable				1 – Enable interrupt.
1	Sync Interrupt	1	1	0	0 = Disable interrupt.
	Enable				1 = Enable interrupt
2	Reserved	1	×	0	
3	Error Interrupt	1	1	0	0 = Disable interrupt.
	Enable				1 = Enable interrupt.
4	Vertical Retrace	1	✓	0	0 = Disable interrupt.
	Interrupt				1 = Enable Interrupt
	Enable				
5	Scanline	1	✓	0	0 = Disable interrupt.
	Interrupt				1 = Enable Interrupt
	Enable				
6	Texture	1	1	0	0 = Disable interrupt.
	DownLoad				1 = Enable interrupt
	Interrupt				_
	Enable				

7	Bypass DMA	1	1	0	0 = Disable interrupt.
1	Read Interrupt	•	•		1 = Enable interrupt
	Enable				1 – Enable interrupt
8		,	,	0	0 = Diaghla integrant
0	VSB Interrupt	✓	✓	U	0 = Disable interrupt.
0	Enable			0	1 = Enable interrupt
9	VSA Interrupt	✓	1	0	0 = Disable interrupt.
	Enable				1 = Enable interrupt
10	VS Serial	✓	1	0	0 = Disable interrupt.
	Interrupt				1 = Enable interrupt.
	Enable				
11	VidDDC	1	1	0	0 = Disable interrupt.
	Interrupt				1 = Enable interrupt
	Enable				
12	VS External	1	1	0	0 = Disable interrupt.
	Interrupt				1 = Enable interrupt
	Enable				-
13	Bypass DMA	1	1	0	0 = Disable interrupt.
	Write				1 = Enable interrupt
	Interrupt				
	Enable				
14	HostIn	1	1	0	0 = Disable interrupt.
	Command				1 = Enable interrupt.
	Interrupt				-
	Enable				
15	VS DMA	1	1	0	0 = Disable interrupt
	Interrupt				1 = Enable interrupt
	enable				•
1631	Reserved	1	×	0	Read Only.

Notes: The IntEnable register selects which internal conditions are permitted to generate a bus interrupt. At reset all interrupt sources are disabled

IntFlags

NameTypeOffsetFormatIntFlagsControl Status0x10BitfieldControl register

Bits	Flag Name	Read	Write	Reset		Description
0	Control DMA	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
1	Sync	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
2	Reserved	1	X	0		
3	Error	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
4	Vertical Retrace	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
5	Scanline	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
6	Texture Download	1	✓	0	0 = No interrupt.	1 = Interrupt outstanding
7	Bypass Read DMA	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
8	VSB	1	✓	0	0 = No interrupt.	1 = Interrupt outstanding.
9	VSA	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
10	VS Serial	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
11	VidDDC	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
12	VS External	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
13	Bypass Write DMA	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
14	HostIn	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
	Command				_	
	DMA					
15	VS DMA	1	✓	0	0 = No interrupt	1 = Interrupt Outstanding
1630	Reserved	1	X	0		
31	VGA Interrupt Line	✓	×	0	0 = No interrupt.	1 = Interrupt asserted.

Notes: The IntFlags register shows which interrupts are outstanding. Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write. (The exception is bit 31, which is read-only and reflects the state of the interrupt line from the VGA. The VGA Interrupt must be enabled and reset by accessing the VGA directly, but is visible in this register for convenience.)

LogicalTexturePage

Name	Type	Offset	Format
LogicalTexturePage	Control Status	0x118	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	LogicalTexture Page	3	5	X	
1631	Reserved	3	5	0	

Notes: Used with Slave Download Mode to complete the Texture FIFO protocol...

OutFIFOWords

Name	Type	Offset	Format
OutFIFOWords	Control Status	0x0020	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Output FIFO	1	×	0	The number of valid words in the output FIFO.
	Words				This number of words can be read before checking
					"OutFIFOWords" again.

Notes: The OutFIFOWords register shows the number of words currently in the output FIFO. This register can be read at any time.

PCIAbortAddress

Name	Type	Offset	Format
PCIAbortAddress	Control Status	0x098	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	PCIAbort Address	✓	×	0	

Notes: The PCIAbortAddress register contains the first PCI Address issued by the PCI Master to cause an Abort.

PCIAbortStatus

Name	Type	Offset	Format
PCIAbortStatus	Control Status	0x090	Bitfield
	$C + 1 \cdot \cdot$		

Control register

Bits	Name	Read	Write	Reset	Description
06	ReadSource	1	×	0	The read source in the DMA Arbiter that caused the Abort.
7	ReadStatus	1	X	0	0 = No read abort 1 = Read abort
814	WriteSource	1	×	0	The Write source in the DMA Arbiter which caused the Abort.
15	WriteStatus	1	X	0	0 = No Write abort $1 = $ Write abort.
1631	Reserved	1	X	0	

Notes: The PCIAbortStatus register reports whether a PCI Master read or write operation has caused an abort (either a Master Abort or Target Abort.) . The PCIAbortAddress register can be read to determine the first PCI Address issued which caused an abort. The PCIAbortStatus register can be cleared by writing any value to the register.

PCIFeedbackCount

Name	Type	Offset	Format
PCIFeedbackCount	Control Status	0x088	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	PCI Feedback	✓	×	0	Number of words that have been transferred
	Count				in the DMA operation.

Notes: The PCIFeedbackCount register can be read to monitor the progress of a Feedback DMA. The value returned is the number of double words transferred in the current DMA

PCIPLLStatus

Name	Type	Offset	Format
PCIPLLStatus	Control Status	0x00F0	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
08	PCIPLLSetup	1	1	0x 1327	Provides 9 bits of setup for the deskew PLL.
911	PCIPLL PostScale	✓	1	0x1	Divide by 2
12	PCIPLL Enable	1	1	0x1	
1330	Reserved	1	X	0	0
31	PLLLock	1	×	0	Deskew lock

Notes: The PCIPLLStatus register controls the PCI deskew PLL status bits.

ResetStatus

Name	Type	Offset	Format
ResetStatus	Control Status	0x00	Integer
	Control revister		

Bits	Name	Read	Write	Reset	Description
030	Reserved	1	×	0	
31	Software Reset	1	1	0	0 = GP is ready for use.
	Flag				1 = GP is being reset and
					must not be used

Notes: Writing to the reset status register causes a software reset of the graphics processor (GP). The software reset does not reset the bus interface. The reset takes a number of cycles to complete during which the graphics processor should not be used. A flag in the register shows that the software reset is still in progress.

TexDMAAddress

NameTypeOffsetFormatTexDMAAddressControl Status0x120IntegerControl register

Bits	Name	Read	Write	Reset	Description
031	TexDMA	1	×	X	
	Address				

Notes: This register returns the address of the last data returned in response to a texture read operation.

TexFIFOSpace

NameTypeOffsetFormatTexFIFOSpaceControl Status0x128IntegerControl register

Bits	Name	Read	Write	Reset	Description
031	TexFIFOSpace	1	X	0x10	

Notes: This register returns number of 128-bit spaces in the Texture Data FIFO. space is decremented by 1 after four 32-bit writes to the FIFO region. Software must always write in multiples of four 32-bit words.

TextureDownloadControl

NameTypeOffsetFormatTextureDownloadControlControl Status0x108Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Texture Download Enable	1	1	X	
1	Texture Download Busy	1	X	X	
2	Texture MemType	1	1	X	0 = PCI, 1 = AGP Download
37	TextureGranula rity	1	1	X	
812	TextureThresh old	1	✓	X	
13	SlaveTextureD ownload	✓	1	X	0 = Use Texture DMA for downloads - Slave Writes to the FIFO are discarded. 1 = Use Slave writes into the FIFO. (slave Reads of FIFO return zero)
1431	Reserved	1	X	0	

\sim	otes:	
1 1	OILS.	

TextureOperation

NameTypeOffsetFormatTextureOperationControl Status0x110Integer

Control register

Bits	Name	Read	Write	Reset	Description
08	Length	1	×	X	
910	Memory Pool	1	X	X	
11	Host Virt	1	X	X	
1231	Reserved	1	X	X	

Notes: Required in Slave Download Mode to complete the Texture FIFO protocol.

VCIkRDacCtI

NameTypeOffsetFormatVClkRDacCtlControl Status0x40Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	VidCtl(0) pin	1	1	0	
1	VidCtl(1) pin	1	1	0	

Notes: This 2 bit register is used to select which set of RAMDAC control registers is used to control the DClk PLL.

4.3 Region 0 Bypass Controls (0x0300-0x03FF)

ByAperture1Mode ByAperture2Mode

Name	Type	Offset	Format
ByAperture1Mode	Bypass Control	0x0300	Bitfield
ByAperture2Mode	Bypass Control	0x0328	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description	
01	ByteSwap	1	1	0	Controls byte swapping on local memory.	writing to or reading from
					0 = ABCD (no swap)	2 = CDAB
					1 = BADC (byte	(half word swapped)
					swapped)	3 = DCBA
2	PatchEnable	1	1	0	Organizes accesses to local	memory to fit 2
					dimensional patch.	
					0 = Off $1 = O$	n
34	Format	✓	1	0	Pixel format. YUV formats are converted from	
					planar 420 to 422 format on writing, and from 422 to	
					planar 420 on reads:	
					0 = Raw $1 = Y$	UYV
					2 = UYVY $3 = R$	eserved
56	PixelSize	1	1	0	0 = 8 bits	2 = 32 bits
					1 = 16 bits	3 = Reserved
78	EffectiveStride	1	1	0	Stride used to calculate pat	ched address. Should
					always be bigger or equal to	o the real stride of the
					display"	
					0 = 1024 $1 = 20$)48
					2 = 4096 3 = 83	192
915	PatchOffsetX	1	✓	0	Adjusts X position within	patch.
1620	PatchOffsetY	1	1	0	Adjusts Y position within	patch.
21	Buffer	1	✓	0	0 = Framebuffer	1 = Localbuffer

2224	DoubleWrite	1	1	0	Do two writes for every one received. Defines the		
					boundary on which the second write occurs. A write		
					to an odd multiple of the segment specified causes a		
					write to the corresp	oonding even segment; a write to	
					an even segment causes a write to the odd segment.		
					0 = Off	1 = 1 Mbyte	
					2 = 2 Mbytes	3 = 4 Mbytes	
					4 = 8 Mbytes	5 = 16 Mbytes	
					6 = 32 Mbytes	7 = Reserved	
2531	Reserved	1	X	0			

Notes:

ByAperture1UStart ByAperture2UStart

Name	Type	Offset	Format
ByAperture1UStart	Bypass Control	0x0318	Integer
ByAperture2UStart	Bypass Control	0x0340	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	UStart	✓	✓	X	Number of 128 bit transfers before interpreting data as U.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

ByAperture1VStart ByAperture2VStart

Name	Type	Offset	Format
ByAperture1VStart	Bypass Control	0x0320	Integer
ByAperture2VStart	Bypass Control	0x0348	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	VStart	1	1	X	Number of 128 bit transfers before interpreting data as V.
2431	Reserved	1	×	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

ByAperture1YStart ByAperture2YStart

Name	Type	Offset	Format
ByAperture1YStart	Bypass Control	0x0310	Integer
ByAperture2YStart	Bypass Control	0x0338	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	YStart	✓	✓	X	Number of 128 bit transfers before interpreting data as Y.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

ByAperture1Stride ByAperture2Stride

Name	Type	Offset	Format
ByAperture1Stride	Bypass Control	0x0308	Integer
ByAperture2Stride	Bypass Control	0x0330	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Number of pixels per line.
1231	Reserved	1	X	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

ByDMAReadCommandBase

NameTypeOffsetFormatByDMAReadCommandBaseBypass Control0x0378IntegerControl register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	X	
431	Address	✓	✓	X	Base address of command buffer for DMA transfers from system memory to local memory. Always in system memory. Address is 128 bit aligned.

Notes:

ByDMAReadCommandCount

NameTypeOffsetFormatByDMAReadCommandBypass Control0x0380Integer

Count

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	1	1	X	Number of command packets to transfer.

Notes:		

ByDMAReadMode

NameTypeOffsetFormatByDMAReadModeBypass Control0x0350Bitfield

Control register

Bits	Name	Read	Write	Reset		Descr	ription	
01	ByteSwap	1	1	0		Controls byte swapping on writing to or reading from local memory.		
					0 = ABCD	1 = BADC	2 = CDAB	3 = DCBA
					(no swap)	(byte	(half word	
2	PatchEnable	1	1	0	swapped) swapped) Organizes accesses to local memory to fit 2 dimensional patch. 1 = On		: 2	
34	Format	1	1	0	Pixel format. YUV formats are converted from planar 420 to 422 format on writing, and from 422 to planar 420 on reads. 0 = Raw 1 = YUYV			422 to
56	PixelSize	1	1	0	0 = 8 bits		1 = 16 bi	ts
78	EffectiveStride	1	1	0	2 = 4096			
915	PatchOffsetX	1	1	0	Adjusts X po	sition within	patch.	
1620	PatchOffsetY	1	1	0	Adjusts Y po	sition within	patch.	
21	Buffer	1	1	0	0 = Framebu	ıffer	1 = Local	buffer
22	Active	1	✓	0	Indicates the 0 = DMA Id	status of the	DMA. DMA Runni	ng
23	MemType	1	1	0	Type of bus	protocol to us	e for DMA.	
					0 = PCI		1 = AGP	
2426	Burst	1	1	0	Size of burst	defined as log	2 of burst size	
27	Align	1	1	0	Enables align	Enables alignment of transfers to 64 byte boundaries.		
					0 = Off		1 = On	
2831	Reserved	1	X	0				

Notes: Controls the operation of the DMA controller reading data from system memory and writing it to local memory.

ByDMAReadStride

Name	Type	Offset	Format
ByDMAReadStride	Bypass Control	0x0358	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Number of pixels per line.
1231	Reserved	1	X	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

ByDMAReadUStart

Name	Type	Offset	Format
ByDMAReadUStart	Bypass Control	0x0368	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	UStart	✓	✓	X	Number of 128 bit transfers before interpreting data as U.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

ByDMAReadVStart

Name	Type	Offset	Format
ByDMAReadVStart	Bypass Control	0x0370	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	VStart	1	1	X	Number of 128 bit transfers before interpreting data as V.
2431	Reserved	1	×	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

ByDMAReadYStart

Name	Type	Offset	Format
ByDMAReadYStart	Bypass Control	0x0360	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	YStart	1	1	X	Number of 128 bit transfers before interpreting data as Y.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

ByDMAWriteCommand Base

NameTypeOffsetFormatByDMAWriteCommandBypass Control0x03B0Integer

Base

Control register

Bits	Name	Read	Write	Reset	Description	
03	Reserved	1	X	X		
431	Address	1	1	X	Base address of command buffer for DMA transfers	
					from local memory to system memory. Always in	
					local memory. Address is 128 bit aligned.	

Notes:

ByDMAWriteCommandCount

NameTypeOffsetFormatByDMAWriteCommandBypass Control0x03B8Integer

Count

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	1	1	X	Number of command packets to transfer.

Makes			
Notes:			

ByDMAWriteMode

NameTypeOffsetFormatByDMAWriteModeBypass Control0x0388Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
01	ByteSwap	1	✓	0	Controls byte swapping on writing to or reading from local memory. 0 = ABCD (no swap) 1 = BADC (byte swapped) 2 = CDAB (half word swapped) 3 = DCBA
2	PatchEnable	✓	✓	0	Organizes accesses to local memory to fit 2 dimensional patch. 0 = Off
34	Format	✓	✓	0	Pixel format. YUV formats are converted from planar 420 to 422 format on writing, and from 422 to planar 420 on reads. 0 = Raw
56	PixelSize	1	✓	0	0 = 8 bits 1 = 16 bits 2 = 32 bits 3 = Reserved
78	EffectiveStride	1	1	0	Stride used to calculate patched address. Should always be bigger or equal to the real stride of the display. 0 = 1024
915	PatchOffsetX	1	1	0	Adjusts X position within patch.
1620	PatchOffsetY	1	1	0	Adjusts Y position within patch.
21	Buffer	1	1	0	0 = Framebuffer $1 = Localbuffer$
22	Active	1	✓	0	Indicates the status of the DMA. 0 = DMA Idle
23	MemType	√	✓	0	Type of bus protocol to use for DMA. $0 = PCI$ $1 = AGP$
2426	Burst	1	1	0	Size of burst defined as log2 of burst size.
27	Align	1	1	0	Enables alignment of transfers to 64 byte boundaries.
2831	Reserved	✓	X	0	

Notes: Controls the operation of the DMA controller reading data from local memory and writing it to system memory.

ByDMAWriteStride

NameTypeOffsetFormatByDMAWriteStrideBypass Control0x0390IntegerControl register

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Number of pixels per line.
1231	Reserved	1	×	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

ByDMAWriteUStart

NameTypeOffsetFormatByDMAWriteUStartBypass Control
Control register0x03A0Integer

Bits	Name	Read	Write	Reset	Description	
023	UStart	✓	✓	X	Number of 128 bit transfers before interpreting data as U.	
2431	Reserved	1	×	X		

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

ByDMAWriteVStart

NameTypeOffsetFormatByDMAWriteVStartBypass Control0x03A8Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	VStart	1	1	X	Number of 128 bit transfers before interpreting data as V.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

ByDMAWriteYStart

NameTypeOffsetFormatByDMAWriteYStartBypass Control0x0398Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	YStart	1	1	X	Number of 128 bit transfers before interpreting data as Y.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

4.4 Region 0 Memory Control (0x1000-0x1FFF)

LocalMemCaps

NameTypeOffsetFormatLocalMemCapsMemory Control0x1018BitfieldCommand register

Bits	Name	Read	Write	Reset	Description
03	Column Address	1	1	0	Address bits to use for column address.
47	RowAddress	1	1	0	Address bits to use for row address.
811	BankAddress	1	✓	0	Address bits to use for bank address.
1215	ChipSelect	1	1	0	Address bits to use for chip select.
1619	PageSize	✓	✓	0	Page size (units = full width of memory) $0 = 32 \text{ units} \qquad 1 = 64 \text{ units, etc}$
2023	RegionSize	✓	1	0xF	Region size (units = full width of memory) $0 = 32 \text{ units} \qquad 1 = 64 \text{ units, etc}$
24	NoPrecharge Opt	1	1	0	0 = off $1 = on$
25	SpecialMode Opt	1	1	0	0 = off $1 = on$
26	TwoColor BlockFill	1	1	0	0 = off $1 = on$
27	Combine Banks	1	1	0	0 = off $1 = on$
28	NoWriteMask	1	1	0x1	0 = off $1 = on$
29	NoBlockFill	1	1	0x1	0 = off $1 = on$
30	HalfWidth	1	1	0x1	0 = off $1 = on$
31	NoLookAhead	1	1	0x1	0 = off $1 = on$

- Notes: 1. The ColumnAddress, RowAddress, BankAddress, and ChipSelect fields select the bits of the absolute physical address that are to be used to define corresponding parameters. Each value follows on from the previous one, so the ChipSelect value starts at ColumnAddress + RowAddress + BankAddress and continues for ChipSelect bits.
 - 2. The PageSize field defines the size of the page, and the RegionSize field defines the size of the region of memory that each of the four page detectors should be assigned to (so that it is set to one quarter of the memory size).

LocalMemControl

Name Type Offset Format
LocalMemControl Memory Control 0x1028 Bitfield
Command register

Bits	Name	Read	Write	Reset	Description
02	CASLatency	1	1	0x3	0 = 0 clocks $1 = 1$ clock
					2 = 2 clocks $3 = 3$ clocks
					4 = 4 clocks $5 = 5$ clocks
					6 = 6 clocks $7 = 7$ clocks
3	Interleave	1	1	0	0 = off
					1 = on
421	Reserved	1	X	0	
2231	Mode	1	1	0x030	Mode register value used to configure memory.
					Bit 22 coresponds to bit 0 of register, bit 31
					corresponds to bit 9 of register.

Notes: 1. Values are for delays from the current operation to the next. If the delay is set to zero the next operation can follow the current one in the next CLK cycle.

This generally means that the value loaded into the register is the corresponding data sheet value minus one. For example, the data sheet may specify the block write cycle time to be 2 clocks, so the register value would be one because there has to be a one clock delay between block writes.

2. Bits 22 and 31 of LocalMemControl register correspond respectively to bits 0 and 9 of the mode register in the memory device.

LocalMemPowerDown

Name Type Offset Format
LocalMemPowerDown Memory Control 0x1038 Bitfield
Command register

Bits	Name	Read	Write	Reset	Descr	ription
0	Enable	1	1	0	0 = Off	1 = On
116	Reserved	1	X	0	•	
1731	Delay	1	1	0	Timeout in 32 clock units	

Notes: Timeout between reseting memory to low power mode in 32 clock units.

LocalMemRefresh

NameTypeOffsetFormatLocalMemRefreshMemory Control0x1030Bitfield

Command register

Bits	Name	Read	Write	Reset	Descr	ription
0	Enable	1	1	1	0 = Off	1 = On
17	RefreshDelay	1	1	0		
831	Reserved	1	X	0	Delay in 32 clock units	

Notes: Delay between refresh cycles in 32 clock units.

LocalMemTiming

NameTypeOffsetFormatLocalMemTimingMemory Control0x1020Bitfield

Command register

Bits	Name	Read	Write	Reset		Description
01	TurnOn	1	1	0x3	0 = 0 clocks	2 = 2 clocks
					3 = 3 clock	1 = 1 clock
23	TurnOff	1	✓	0x3	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clock
45	RegisterLoad	1	✓	0x3	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clock
67	BlockWrite	1	1	0x3	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clock
810	ActivateTo	1	1	0x7	0 = 0 clocks	1 = 1 clock
	Command				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks
1113	PrechargeToAc	1	1	0x7	0 = 0 clocks	1 = 1 clock
	ti vate				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks
1416	BlockWriteTo	1	1	0x7	0 = 0 clocks	1 = 1 clock
	Pr echarge				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks

1719	WriteTo	1	1	0 x 7	0 = 0 clocks	1 = 1 clock
	Precharg e				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks
2023	ActivateTo	1	1	0xF	0 = 0 clocks	1 = 1 clock
	Precharge				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks
					8 = 8 clocks	9 = 9 clocks
					10 = 10 clocks	11 = 11 clocks
					12 = 12 clocks	13 = 13 clocks
					14 = 14 clocks	15 = 15 clocks
2427	RefreshCycle	1	1	0xF	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks
					8 = 8 clocks	9 = 9 clocks
					10 = 10 clocks	11 = 11 clocks
					12 = 12 clocks	13 = 13 clocks
					14 = 14 clocks	15 = 15 clocks
2831	Reserved	1	X	0		

Notes: Values are for delays from the current operation to the next. If the delay is set to zero the next operation can follow the current one in the next clock cycle. This generally means that the value loaded into the register is the corresponding data sheet value minus one. For example, the data sheet may specify the block write cycle time to be 2 clocks, so the register value would be 1 because there has to be a one clock delay between block writes.

MemBypassWriteMask

NameTypeOffsetFormatMemBypassWriteMaskMemory Control0x1008IntegerCommand register

Bits	Name	Read	Write	Reset	Description
031	Mask	1	1	0xFFF	Per bit control:
				FFFF	0 = mask write, 1 = allow write
				F	

Notes: This register determines the bits that get written to memory by way of the bypass.

MemCounter

NameTypeOffsetFormatMemCounterMemory Control0x1000Integer

Command register

Bits	Name	Read	Write	Reset	Description
031	Count	1	X	0	

MemScratch

NameTypeOffsetFormatMemScratchMemory Control0x1010Integer

Command register

Bits	Name	Read	Write	Reset	Description
031		1	1	0	Scratch memory

Notes: Scratch memory

RemoteMemControl

NameTypeOffsetFormatRemoteMemControlMemory Control0x1100Integer

Command register

Bits	Name	Read	Write	Reset	Descr	ription
0	TxReadType	✓	1	0	0 = PCI	1 = AGP
131	Reserved	1	X	0		

Notes:

4.5 Region 0 GP FIFO (0x2000-0x2FFF)

No 0x2000 series registers are listed.

4.6 Region 0 Video Control (0x3000-0x3FFF)

DisplayData

NameTypeOffsetFormatDisplayDataVideo Control0x3068BitfieldControl register

Bits	Name	Read	Write	Reset	Description	
0	DataIn	1	X	X	0 = Data line is low	1 = Data line is high
1	ClkIn	1	X	X	0 = Clock line is low	1 = Clock line is high
2	DataOut	1	1	1	0 = Drive data line low	1 = Tri-state data line
3	ClkOut	1	1	1	0 = Drive clock line low	
					1 = Tri-state clock line	
4	LatchedData	1	X	0	0 = Data latched at 0	1 = Data latched at 1
5	DataValid	1	1	0	0 = DataIn not valid	1 = DataIn valid
6	Start	1	1	0	0 = Has not passed throug	h start state
					1 = Has passed through sta	rt state
7	Stop	1	1	0	0 = Has not passed through	n stop state
					1 = Has passed through sto	p state
8	Wait	1	1	0	0 = Do not insert wait state	es
					1 = Insert wait states	
9	UseMonitorID	1	1	0	0 = Use DDC	1 = Use MonitorID
1011	MonitorIDIn[1.	1	×	X	0 = Data line is low, clock l	ine is low
	.0]				1 = Data line is high, clock	is high
					2 = clock is high, data is lov	V
					3 = both high	
12	Reserved	1	X	0		
1314	MonitorIDOut	×	1	0x3	0 = Drive data line low	
	[10]				1 = Tri-state data line	
1531	Reserved	1	×	0		

Notes: Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop

FifoControl

NameTypeOffsetFormatFifoControlVideo Control0x3078Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
04	LowThreshold	✓	✓	0x10	Request data from memory with low priority when
					there are this many spaces in the fifo.
57	Reserved	✓	X	0	
812	High Threshold	✓	1	0x10	Request data from memory with high priority when there are this many spaces in the fifo.
1315	Reserved	1	×	0	
16	Underflow	1	V	0	This bit is set by the by the behavioural code. It is cleared by writing a 1 to this bit. 0 = underflow has not occurred 1 = underflow has occurred
1731	Reserved	1	X	0	

HbEnd

NameTypeOffsetFormatHbEndVideo Control0x3020Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HbEnd	1	1	x	First 128 bit unit out of horizontal blank
1131	Reserved	1	X	0	

HgEnd

Name	Type	Offset	Format
HgEnd	Video Control	0x3018	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
110	HgEnd	1	1	X	Last 128 bit unit in gate period
1131	Reserved	1	X	0	

Notes:

HsEnd

Name	Type	Offset	Format
HsEnd	Video Control	0x3030	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
010	HsEnd	1	1	X	First 128 bit unit out of horizontal sync.
1131	Reserved	1	X	0	

-			
Notes:			

HsStart

NameTypeOffsetFormatHsStartVideo Control0x3028Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HsStart	1	1	X	First 128 bit unit in horizontal sync.
1131	Reserved	1	X	0	

Notes:

HTotal

NameTypeOffsetFormatHTotalVideo Control0x3010Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HTotal	1	1	X	Last 128 bit unit (including horizontal blank period) on screen
1131	Reserved	1	X	0	

Notes:

InterruptLine

NameTypeOffsetFormatInterruptLineVideo Control0x3060Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	InterruptLine	1	1	X	Generate interrupt at start of this line
1131	Reserved	1	X	0	

Notes:

MiscControl

NameTypeOffsetFormatMiscControlVideo Control0x3088Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
01	StripeMode	1	1	0	0 = off $1 = primary$
					2 = secondary $3 = reserved$
23	Reserved	1	X	0	
46	StripeSize	1	✓	0	0 = 1 line 1 = 2 lines
					2 = 4 lines $3 = 8 lines$
					4 = 16 lines
7	ByteDouble	1	1	0	

ScreenBase

Name	Type	Offset	Format
ScreenBase	Video Control	0x3000	Integer

Control register

Bits	Name	Read	Write	Reset	Description
020	ScreenBase	1	1	X	Base address of screen in 128 bit units.
2131	Reserved	X	X	0	

Notes:

ScreenBaseRight

NameTypeOffsetFormatScreenBaseRightVideo Control0x3080Integer

Control register

Bits	Name	Read	Write	Reset	Description
020	ScreenBase Right	✓	✓	X	Base address of right screen in 128 bit units.
2131	Reserved	X	X	0	

Notes:

ScreenStride

NameTypeOffsetFormatScreenStrideVideo Control0x3008Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	ScreenStride	1	1	X	Stride between scanlines in 128 bit units.
1119	Rerserved	1	1	X	Mask to 0
2031	Reserved	X	X	0	

Notes:

VbEnd

NameTypeOffsetFormatVbEndVideo Control0x3040Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	VbEnd	1	1	X	First scanline out of vertical blank
1131	Reserved	1	X	0	

Notes:		
Notes:		

11..31

VerticalLineCount

Reserved

Name	Type	Offset	Format	
VerticalLineCount	Video Control	0x3070	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
010	VerticalLineCo unt	✓	×	X	Current vertical line.

Notes:

0

VideoControl

NameTypeOffsetFormatVideoControlVideo Control0x3058Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	1	1	0	0 = GP video disabled 1 = GP video enabled
1	BlankCtl	1	1	0	0 = Active High 1 = Active Low
2	LineDouble	✓	✓	0	0 = Off 1 = On
34	HSyncCtl	✓	✓	0	0 = Forced High 1 = Active High
31	Tieyneou		V	0	2 = Forced Low 3 = Active Low
56	VSyncCtl	1	1	0	0 = Forced High 1 = Active High
30	, syneou				2 = Forced Low 3 = Active Low
7	BypassPending	1	X	0	Read only bit set when ScreenBase register is loaded. It is cleared when new value in ScreenBase has been used (i.e. during VBlank) 0 = ScreenBase register data from bypass used
					1 = ScreenBase register data from bypass not used yet.
8	Reserved	1	X	0	
910	BufferSwap	1	1	0	0 = SyncOnFrameBlan k 1 = FreeRunning.
					2 = LimitToFrameRate 3 = Reserved
11	Stereo	1	1	0	0 = Disabled $1 = Enabled.$
12	RightEyeCtl	1	1	0	0 = Active high $1 = $ Active low
13	RightFrame	1	X	0	0 = Displaying left frame 1 = Displaying right frame
14	ExtControl	✓	✓	0	0 = low, 1 = high. This bit drives the PADVideo ExternalControl pin directly for use in controlling external devices.
15	LockToVSB	√	✓	0	0 = disable 1 = Synchronise buffer swaps with video stream B
1617	SyncMode	1	1	0	0 = Independent 1 = SyncToVSA
					2 = SyncToVSB 3 = Reserved
18	PatchEnable	1	1	0	0 = Off 1 = On
1920	PixelSize	1	1	0	0 = 8 bits 1 = 16 bits
					2 = 32 bits $3 = Reserved$
21	DisplayDisable	1	1	0	0 = Off 1 = On
2227	PatchOffsetX	1	1	0	
2831	PatchOffsetY	1	1	0	

VideoOverlayBase0 VideoOverlayBase1 VideoOverlayBase2

Name	Type	Offset	Format
VideoOverlayBase0	Video Overlay	0x3120	Bitfield
	Control		
VideoOverlayBase1	Video Overlay	0x3128	Bitfield
	Control		
VideoOverlayBase2	Video Overlay	0x3130	Bitfield
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description	
025	Address	1	1	X	Pixel address.	
2629	Reserved	1	×	0		
3031	MemoryType	1	1	X	0 = Framebuffer	1 = Localbuffer
					2 = Reserved	3 = Reserved

Notes:

VideoOverlayFieldOffset

Name	Type	Offset	Format
VideoOverlayFieldOffset	Video Overlay	0x3170	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
427	Offset	1	✓	X	Scale factor as 12.12 2's complement fixed point value.
2831	Reserved	1	X	0	

N	otes	٠
⊥ 1	OLCO	•

VideoOverlayFIFOControl

NameTypeOffsetFormatVideoOverlayFIFOControlVideo Overlay0x3110Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
015	Low	1	√	0	Low threshold
1631	High	1	✓	0xFF	High threshold

Notes:

VideoOverlayHeight

NameTypeOffsetFormatVideoOverlayHeightVideo Overlay0x3148Integer

Control register

Bits	Name	Read	Write	Reset	Description	
011	Height	1	✓	X	Height of overlay buffer in lines.	
1231	Reserved	1	X	0		

VideoOverlayIndex

NameTypeOffsetFormatVideoOverlayIndexVideo Overlay0x3118Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
01	Index	1	✓	X	Base address register to use when BufferSync is Manual
230	Reserved	1	×	0	
31	Field	1	1	X	0 = Odd $1 = Even$

VideoOverlayMode

NameTypeOffsetFormatVideoOverlayModeVideo Overlay0x3108Bitfield

Control Control register

Bits	Name	Read	Write	Reset	Description	
0	Enable	1	√	0	0 = Off	1 = On
13	BufferSync	1	1	0	0 = Manual	1 = VideoStreamA
					2 = VideoStreamB	37 = Reserved
4	FieldPolarity	1	1	0	0 = Normal	1 = Invert
56	PixelSize	1	1	0	0 = 8 bits	1 = 16 bits
					2 = 32 bits	3 = Reserved
79	ColorFormat	1	1	0	67 = Reserved	
1011	YUV	1	1	0	0 = RGB	1 = YUV422
					2 = YUV444	3 = Reserved
12	ColorOrder	1	1	0	0 = BGR	1 = RGB
13	LinearColorExt	1	1	0	0 = Off	1 = On
	e nsion					
1415	Filter	✓	✓	0	0 = Off	1 = Full
					2 = Partial	3 = Reserved
					(X with zoom)	
1617	DeInterlace	✓	1	0	0 = Off	1 = Bob
					23 = Reserved	
1819	PatchMode	✓	1	0	0 = Off	1 = On
					23 = Reserved	
	Flip	✓	1	0	0 = Video	1 = VideoStreamA
2022						
					2 = VideoStreamB	37 = Reserved
23	MirrorX	1	1	0	0 = Off	1 = On
24	MirrorY	✓	1	0	0 = Off	1 = On
2531	Reserved	✓	X	0		

The following table shows the bit positions of each component in each color format:

			Interna	Internal Color Channels			
Color Format	Color Order	Name	R	G	В		
0	0	8:8:8:8	<u>8@0</u>	<u>8@8</u>	<u>8@16</u>		
1	0	4:4:4:4	<u>4@0</u>	<u>4@4</u>	<u>4@8</u>		
2	0	5:5:5:1	<u>5@0</u>	<u>5@5</u>	<u>5@10</u>		
3	0	5:6:5	<u>5@0</u>	<u>6@5</u>	<u>5@11</u>		
4	0	3:3:2	<u>3@0</u>	<u>3@3</u>	<u>2@6</u>		
0	1	8:8:8:8	<u>8@16</u>	<u>8@8</u>	<u>8@0</u>		
1	1	4:4:4:4	<u>4@8</u>	<u>4@4</u>	<u>4@0</u>		
2	1	5:5:5:1	<u>5@10</u>	<u>5@5</u>	<u>5@0</u>		
3	1	5:6:5	<u>5@11</u>	<u>6@5</u>	<u>5@0</u>		
4	1	3:3:2	<u>3@5</u>	<u>3@2</u>	<u>2@0</u>		
5	1	C18	<u>8@0</u>	<u>8@0</u>	<u>8@0</u>		

In YUV422 or YUV444 mode the ColorFormat field is ignored. The following bit positions are used:

			Internal Color Channels			
YUV	Color Order	Name	Y	U	V	
0	0	RGB	-	-	-	
1	0	YUV444	<u>8@0</u>	<u>8@8</u>	8@16	
2	0	YUV422	<u>8@0</u>	<u>8@8</u>	<u>8@8</u>	
3	0	Reserved	-	_	-	
0	1	RGB	-	_	-	
1	1	YUV444	<u>8@16</u>	<u>8@8</u>	<u>8@0</u>	
2	1	YUV422	<u>8@8</u>	<u>8@0</u>	<u>8@0</u>	
3	1	Reserved	-	-	_	

In YUV422 mode the U and V components share the same bits in alternate pixels; U is always in the lower 16 bits and V in the upper 16 bits.

VideoOverlayOrigin

NameTypeOffsetFormatVideoOverlayOriginVideo Overlay0x3150Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
011	XOrigin	1	1	X	X origin of data to display within source buffer.
1215	Reserved	1	X	0	
1627	YOrigin	1	1	X	Y origin of data to display within source buffer.
2831	Reserved	1	X	0	

Notes:

VideoOverlayShrinkXDelta

NameTypeOffsetFormatVideoOverlayShrinkXDeltaVideo Overlay0x3158Bitfield

Control Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
427	Delta	1	1	X	Scale factor as 12.12 2's complement fixed point value.
2831	Reserved	1	X	0	

VideoOverlayStatus

NameTypeOffsetFormatVideoOverlayStatusVideo Overlay0x3178Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	FIFOUnderflo w	✓	1	0	Set by overlay unit, cleared by writing 1.
13	Reserved	X	X	0	
428	Reserved	1	X	X	
2931	Reserved	1	X	0	

Notes:

VideoOverlayStride

NameTypeOffsetFormatVideoOverlayStrideVideo Overlay0x3138Integer

Control register

	Bits	Name	Read	Write	Reset	Description
(011	Stride	1	1	X	Stride of overlay buffer in pixels.
	1231	Reserved	1	X	0	

Notes:

VideoOverlayUpdate

NameTypeOffsetFormatVideoOverlayUpdateVideoOverlay0x3100Integer

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	1	1	0	Set to 1 to enable update, cleared following update.
131	Reserved	1	X	0	

VideoOverlayWidth

NameTypeOffsetFormatVideoOverlayWidthVideo Overlay0x3140Integer

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	1	1	X	Width of overlay buffer in pixels.
1231	Reserved	1	X	0	

Notes:

VideoOverlayYDelta

NameTypeOffsetFormatVideoOverlayYDeltaVideo Overlay0x3168Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
427	Delta	1	1	X	Scale factor as 12.12 2's complement fixed point value.
2831	Reserved	1	X	0	

VideoOverlayZoomXDelta

NameTypeOffsetFormatVideoOverlayZoomXDeltaVideo Overlay0x3160Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
416	Delta	1	1	X	Scale factor as 1.12 unsigned
1731	Reserved	1	X	0	

Notes:

VsEnd

NameTypeOffsetFormatVsEndVideo Control0x3050Integer

Control register

Bits	Name	Read	Write	Reset	Description
100	VsEnd	1	1	X	First scanline out of vertical sync - 1
3111	Reserved	1	X	0	

Notes:

VsStart

NameTypeOffsetFormatVsStartVideo Control0x3048Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	VsStart	1	1	X	First scanline in vertical sync – 1.
1131	Reserved	1	X	0	

VTotal

NameTypeOffsetFormatVTotalVideo Control0x3038Integer

Control	'register
	0

Bits	Name	Read	Write	Reset	Description
010	VTotal	1	1	X	Last scanline on screen, including vertical blank period.
1131	Reserved	1	×	0	

4.7 Region 0 RAMDAC

Direct and Indirect RAMDAC registers are listed separately.

4.7.1 Direct RAMDAC Registers (0x4000-0x4FFF)

RDIndexControl

Name	Type	Offset	Format
RDIndexControl	RAMDAC	0x4038	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Descr	ription
0	AutoIncrement	1	1	0	0 = Disabled	1 = Enabled
17	Reserved	1	X	0		

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

RDIndexedData

Name	Type	Offset	Format
RDIndexedData	RAMDAC	0x4030	Integer
	Control		

Control register

	Bits	Name	Read	Write	Reset	Description
Ī	07	Data	1	1	X	

Notes: 1. A read or write to this register will access the register pointed to by the RDIndex register. Following a read or write to this register, the index will be incremented if AutoIncrement is enabled in RDIndexControl.

2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

RDIndexHigh

NameTypeOffsetFormatRDIndexHighRAMDAC0x4028Integer

Control register

Bits	Name	Read	Write	Reset	Description
02	Index	1	1	X	
37	Reserved	1	X	0	

Notes: 1. This register, with RDIndexLow, selects the register that will be accessed when the RDIndexedData register is written or read.

2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

RDIndexLow

NameTypeOffsetFormatRDIndexLowRAMDAC0x4020Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Index	1	1	X	

Notes: 1. This register, with RDIndexHigh, selects the register that will be accessed when the RDIndexedData register is written or read.

2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

4.7.2 Indirect RAMDAC Registers (0x200-0xFFF)

RDCheckControl

NameTypeOffsetFormatRDCheckControlRAMDAC0x018Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Pixel	1	1	0	Set to start checksum, cleared when complete.
		V	V		0 = Disabled $1 = Enabled$
1	LUT	1	✓	0	Set to start checksum, cleared when complete.
					0 = Disabled $1 = Enabled$
27	Reserved	1	X	0	

Notes:

- This register is accessed indirectly by first loading the index into the **RDIndexLow** and **RDIndexHigh** registers, and then reading or writing the RDIndexedData register.
- You can use this register to tell the RAMDAC to sum the R, G and B values for a scan line. Typically, wait for Vblank, enable checksum before or after LUT, wait for RAMDAC to sum first active scanline (after which enable bits are Reset) then read RDCheckLUT* or RDCheckPixel* registers for the corresponding RGB component values.

RDCheckLUTBlue

NameTypeOffsetFormatRDCheckLUTBlueRAMDAC0x01EIntegerControl

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	×	X	Checksum for blue component after look-up table.

RDCheckLUTGreen

NameTypeOffsetFormatRDCheckLUTGreenRAMDAC0x01DInteger

Control Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	X	X	Checksum for green component after look-up table.

RDCheckLUTRed

NameTypeOffsetFormatRDCheckLUTRedRAMDAC0x01CInteger

Control

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	×	X	Checksum for red component after look-up table.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDCheckPixelBlue

NameTypeOffsetFormatRDCheckPixelBlueRAMDAC0x01BInteger

Control Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	X	X	Checksum for blue component after pixel processing.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDCheckPixelGreen

NameTypeOffsetFormatRDCheckPixelGreenRAMDAC0x01AInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	✓	X	X	Checksum for green component after pixel
					processing.

RDCheckPixelRed

NameTypeOffsetFormatRDCheckPixelRedRAMDAC0x019Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	√	X	X	Checksum for red component after pixel processing.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDColorFormat

NameTypeOffsetFormatRDColorFormatRAMDAC0x004Bitfield

Control Control register

Bits	Name	Read	Write	Reset	Description
04	ColorFormat	1	1	X	See table below
5	RGB	1	1	X	Color ordering, see table below.
6	LinearColorExt ension	√	√	X	 0 = Disabled - pad low order bits of components less than 8 bits with zeros. 1 = Enabled - linearly extend low order bits of components less than 8 bits.
7	Reserved	1	X	0	

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

2. The table below shows the bit positions for each color format specified. The color format is defined in the form number of bits @ bit position, where the bit position defines the first bit of the component with sucessive bits at incresing bit positions.

			Interna	al Color	Chanr	nels
ColorFormat	RGB	Name	R	G	В	O
0	0	8:8:8:8	<u>8@0</u>	<u>8@8</u>	8@16	8@24
1	0	5:5:5:1Front	<u>5@0</u>	<u>5@5</u>	<u>5@10</u>	1@15
2	0	4:4:4:4	<u>4@0</u>	<u>4@4</u>	<u>4@8</u>	4@12
3	0	Reserved	8@0	8@8	8@16	8@24

			Interna	al Colo	r Chan	nels
ColorFormat	RGB	Name	R	G	В	О
4	0	Reserved	8@0	8@8	8@16	8@24
5	0	3:3:2Front	<u>3@0</u>	3@3	2@6	0
6	0	3:3:2Back	3 <u>@8</u>	3@11	2@14	0
7	0	Reserved	8 <u>@0</u>	8@8	8@16	8@24
8	0	Reserved	<u>8@0</u>	8@8	8@16	8@24
9	0	2:3:2:1Front	<u>2@0</u>	3@2	<u>2@5</u>	1@7
10	0	2:3:2:1Back	<u>2@8</u>	3@10	2@13	1@15
11	0	2:3:2FrontOff	<u>2@0</u>	<u>3@2</u>	<u>2@5</u>	0
12	0	2:3:2BackOff	<u>2@8</u>	3@10	2@13	0
13	0	5:5:5:1Back	<u>5@16</u>	5@21	5@26	1@31
14	0	CI8	-	-	-	-
15	0	Reserved	<u>8@0</u>	8@8	8@16	8@24
16	0	5:6:5Front	<u>5@0</u>	<u>6@5</u>	<u>5@11</u>	0
17	0	5:6:5Back	<u>5@16</u>	6@21	5@27	0
18	0	Reserved	<u>8@0</u>	8@8	8@16	8@24
1931	0	Reserved	<u>8@0</u>	8@8	8@16	8@24
0	1	8:8:8:8	8@16	8@8	8@0	8@24
1	1	5:5:5:1Front	5@10	<u>5@5</u>	<u>5@0</u>	1@15
2	1	4:4:4:4	<u>4@8</u>	4@4	4@0	4@12
3	1	Reserved	8@16	8@8	8@0	8@24
4	1	Reserved	8@16	8@8	8@0	8@24
5	1	3:3:2Front	<u>3@5</u>	3@2	2@0	0
6	1	3:3:2Back	3@13	3@10	2@8	0
7	1	Reserved	8@16	8@8	8@0	8@24
8	1	Reserved	8@16	8@8	8@0	8@24
9	1	2:3:2:1Front	<u>2@5</u>	3@2	2@0	1@7
10	1	2:3:2:1Back	2@13	3@10	2@8	1@15
11	1	2:3:2FrontOff	<u>2@5</u>	3@2	2@0	0
12	1	2:3:2BackOff	2@13	3@10	2@8	0
13	1	5:5:5:1Back	5@26	5@21	5@16	1@31
14	1	CI8			-	-
15	1	Reserved	8@16	8@8	8@0	8@24
16	1	5:6:5Front	5@11	6@5	5@0	0
17	1	5:6:5Back	5@27	6@21	5@16	0
1931	1	Reserved	8@16	8@8	8@0	8@24

RDCursorControl

NameTypeOffsetFormatRDCursorControlRAMDAC0x006Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	DoubleX	1	1	0	0 = Disabled. $1 = Enabled.$
1	DoubleY	1	1	0	0 = Disabled. $1 = Enabled.$
2	ReadbackPositi	1	1	0	0 = Disabled - readback last value written.
	on				1 = Enabled - readback position in use.
37	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDCursorHotSpotX

NameTypeOffsetFormatRDCursorHotSpotXRAMDAC0x00BInteger

Control Control register

Bits	Name	Read	Write	Reset	Description
05	X	1	1	X	X position of hot spot in cursor.
67	Reserved	1	X	0	

RDCursorHotSpotY

NameTypeOffsetFormatRDCursorHotSpotYRAMDAC0x00CInteger

Control register

Bits	Name	Read	Write	Reset	Description
05	Y	1	1	X	Y position of hot spot in cursor.
67	Reserved	1	X	0	

RDCursorMode

NameTypeOffsetFormatRDCursorModeRAMDAC0x005Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	CursorEnable	1	1	0	0 = Disabled. $1 = Enabled.$
13	Format	1	1	0	0 = 64x64 (2 bits per entry, partitions 0, 1, 2, and 3).
					1 = 32x32 (2 bits per entry, partition 0).
					2 = 32x32 (2 bits per entry, partition 1).
					3 = 32x32 (2 bits per entry, partition 2).
					4 = 32x32 (2 bits per entry, partition 3).
					5 = 32x32 (4 bits per entry, partitions 0 and 1).
					6 = 32x32 (4 bits per entry, partitions 2 and 3).
45	Туре	1	1	0	0 = Microsoft Windows. 1 = X Windows
					2 = 3 Color 3 = 15 color
6	ReversePixelOr	1	1	0	0 = Disabled (incrementing pixel index goes left to
	der				right on screen).
					1 = Enabled (incrementing pixel index goes right to
					left on screen).
7	Reserved	1	×	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDCursorPalette[0...44]

NameTypeOffsetFormatRDCursorPalette[0...44]RAMDAC0x303 to 0x32FInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	Color	1	✓	X	Stores the red, green, and blue color components for
					15 cursor colors. These index from 1 to 15.

RDCursorPattern[0...1023]

NameTypeOffsetFormatRDCursorPattern[0...1023]RAMDAC0x400 to 0x7FFInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	Pattern	1	1	X	Bitmap for the cursor

Notes: These registers are accessed indirectly by first loading the indexes into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDCursorXHigh

NameTypeOffsetFormatRDCursortXHighRAMDAC0x008Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
03	XHigh	1	1	X	The high order bits of the cursor X position.
4 7	Reserved	./	Y	0	

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

RDCursorXLow

NameTypeOffsetFormatRDCursortXLowRAMDAC0x007Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	XLow	1	1	X	The low order bits of the cursor X position.

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register

RDCursorYHigh

NameTypeOffsetFormatRDCursorYHighRAMDAC0x00AInteger

Control register

Bits	Name	Read	Write	Reset	Description
03	YHigh	1	1	X	The high order bits of the cursor Y position.
47	Reserved	1	X	0	

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

RDCursorYLow

NameTypeOffsetFormatRDCursorYLowRAMDAC0x009Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	YLow	1	1	X	The low order bits of the cursor Y position.

Notes:

- 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
- 2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

RDDACControl

NameTypeOffsetFormatRDDACControlRAMDAC0x002Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
02	DACPower Ctl	1	1	0	Reduces power during idl	e states:
					0 = Normal operation.	1 = LowPower
3	Reserved	1	1	0	[sync on green]-	
4	BlankRedDAC	1	1	0	0 = Disabled.	1 = Enabled.
5	BlankGreen	1	1	0	0 = Disabled.	1 = Enabled.
	DAC					
6	BlankBlueDAC	1	1	0	0 = Disabled.	1 = Enabled.
7	BlankPedestal	1	1	0	0 = Disabled. $1 = I$	Enabled.

RDDClk0FeedbackScale

NameTypeOffsetFormatRDDClk0FeedbackScaleRAMDAC0x202Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0 x 7	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDDClk0PostScale

NameTypeOffsetFormatRDDClk0PostScaleRAMDAC0x203Integer

Control register

Bits	Name	Read	Write	Reset	Description	
02	Scale	1	1	0	0 = Divide by 1.	1 = Divide by 2.
					2 = Divide by 4.	3 = Divide by 8.
					4 = Divide by 16	57 = Reserved
37	Reserved					

RDDClk1PostScale RDDClkPostScale

Name	Type	Offset	Format
RDDClk1PostScale	RAMDAC	0x206	Integer
	Control		
RDKClkPostScale	RAMDAC	0x210	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description	
02	Scale	1	1	X	0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2 3 = Divide by 8. 57 = Reserved
37	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

RDDClk2PostScale RDDClk3PostScale

Name	Type	Offset	Format
RDDClk2PostScale	RAMDAC	0x209	Integer
	Control		
RDDClk3PostScale	RAMDAC	0x20C	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
02	Scale	1	1	X	0 = Divide by 1. 1 = Divide by 2.
					2 = Divide by 4. 3 = Divide by 8.
					4 = Divide by 16. 57 = Reserved
37	Reserved	1	X	0	

RDDClk0PreScale

NameTypeOffsetFormatRDDClk0PreScaleRAMDAC0x201Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x4	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

RDDClk1FeedbackScale

NameTypeOffsetFormatRDDClk1FeedbackScaleRAMDAC0x24FInteger

Control

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x4F	

RDDClk1PreScale

Name	Type	Offset	Format
RDDClk1PreScale	RAMDAC	0x28	Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Valu e				

RDDClk2FeedbackScale RDDClk3FeedbackScale

NameTypeOffsetFormatRDDClk2FeedbackScaleRAMDAC0x208Integer

Control

RDDClk3FeedbackScale RAMDAC 0x20B Integer

Control

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	X	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDDClk2PreScale RDDClk3PreScale

Name	Type	Offset	Format
RDDClk2PreScale	RAMDAC	0x207	Integer
	Control		
RDDClk3PreScale	RAMDAC	0x20A	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	X	

RDDCIkControl

NameTypeOffsetFormatRDDClkControlRAMDAC0x200bitfield

Control register

Bits	Name	Read	Write	Reset	De	scription
0	Clock	1	1	1	0 = Disable	1 = Enable
1	Lock	1	X	X	0 = Not locked.	1 = Locked.
23	State	1	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Reserved
45	Source	1	1	0	0 = PLL	1 = VideoStreamA
					2 = VideoStreamB	3 = External
67	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDDClkSetup1 RDKClkSetup1

Name	Type	Offset	Format
RDDClkSetup1	RAMDAC	0x1F0	Integer
	Control		
RDKClkSetup1	RAMDAC	0x1F2	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Setup	1	1	0x1C	

RDDClkSetup2 RDKClkSetup2

Name	Type	Offset	Format
RDDClkSetup2	RAMDAC	0x1F1	Integer
	Control		
RDKClkSetup2	RAMDAC	0x1F3	Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
0	Setup	1	1	1	
17	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDKClkControl

Name	Type	Offset	Format
RDKclkControl	RAMDAC	0x20D	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset]	Description
0	Clock	1	1	1	0 = Disable	1 = Enable
1	Lock	1	X	0	0 = NotLocked	1 = Locked
23	State	1	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Low Power
46	Source	1	1	0	0 = PClk	1 = PClk/2
					2 = PLL	37 = Reserved
7	Reserved	1	X	0		

RDKClkFeedbackScale

NameTypeOffsetFormatRDKClkFeedbackScaleRAMDAC0x20FInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x20	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDKClkPreScale

NameTypeOffsetFormatRDKClkPreScaleRAMDAC0x20EInteger

Control Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x10	

RDMCIkControl

NameTypeOffsetFormatRDMClkControlRAMDAC0x211Bitfield

Control

Command register

Bits	Name	Read	Write	Reset		Description
0	Clock	1	1	1	0 = Disable	1 = Enable
1	Reserved	1	X	0		
23	State	✓	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Low Power
46	Source	✓	1	0x2	0 = PClk	1 = PClk/2
					2 = Reserved	3 = ExternalMClk/2
					4 = ExternalMclk	5 = KClk/2
					6 = KClk	7 = Reserved
7	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the **RDIndexLow** and **RDIndexHigh** registers, and then reading or writing the **RDIndexedData** register.

When sourcing from KClk (Source=5 or Source=6) note that the KClk value is always set to the PLL,

not to the value determined by the $\boldsymbol{KclkControl}$ register.

RDMiscControl

NameTypeOffsetFormatRDMiscControlRAMDAC0x000Bitfield

Control

Command register

Bits	Name	Read	Write	Reset	Description
0	HighColor	1	1	0	Controls the width of the palette data.
	Resolution				0 = Disabled - use 6 bits per entry.
					1 = Enabled - use 8 bits per entry.
1	PixelDouble	1	1	0	0 = Disabled. $1 = Enabled.$
2	LastRead	1	1	0	Controls data returned by read from
	Address				RDPaletteReadAddress register.
					0 = Disabled - return palette access state.
					1 = Enabled - return last palette read address.
3	DirectColor	1	1	0	0 = Disabled. $1 = Enabled.$
4	Overlay	1	1	0	0 = Disabled. $1 = Enabled.$
5	PixelDouble	1	1	0	0 = Disabled. $1 = Enabled.$
	Buffer				
6	VSBOutput	1	1	0	Video Stream Port B Output
					0 = Disabled $1 = Enabled$
7	StereoDouble	1	1	0	Controls per-pixel double buffering in 5551 color
	Buffer				format.
					0 = Disabled. $1 = Enabled.$

RDOverlayKey

NameTypeOffsetFormatRDOverlayKeyRAMDAC0x00DInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	Key	✓	✓	X	Indicates the overlay bit pattern that should be treated as transparent.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDPaletteData

NameTypeOffsetFormatRDPaletteDataRAMDAC0x4008Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	1	1	X	

Notes: 1. If the color resolution is 6 bits, bits 6 and 7 are returned as zero for reads and ignored for writes. In this mode, bits 0 to 5 are read from, or written to, bits 2 to 7 of the palette. A read auto-increments RDPaletteReadAddress and RDPaletteWriteAddress, whereas a write autoincrements

the RDPallettWriteAddress only.

2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

RDPaletteReadAddress

NameTypeOffsetFormatRDPaletteReadAddressRAMDAC0x4018Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Address	1	1	X	

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

RDPaletteWriteAddress

NameTypeOffsetFormatRDPaletteWriteAddressRAMDAC0x4000Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Address	1	1	0	

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

RDPan

NameTypeOffsetFormatRDPanRAMDAC0x00EBitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	1	1	X	Delay data by 32 bits.
1	Gate	1	1	X	Discard first 64 bits on line.
72	Reserved	1	X	X	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDPixelMask

NameTypeOffsetFormatRDPixelMaskRAMDAC0x4010Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Mask	1	1	X	

Notes: 1. The contents of this register is ANDed with the index into the color palette. The same mask is applied separately to red, green, and blue components.

2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

RDPixelSize

Name	Type	Offset	Format
RDPixelSize	RAMDAC	0x003	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description	
02	Pixel Size	✓	✓	X	0 = 8 bits. 1 = 16 bits. 2 = 32 bits. 3 = Reserved	
37	Reserved	1	X	0	4 = 24 bits. $57 = $ Reserved	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

RDSCIkControl

Name	Туре	Offset	Format
RDSClkControl	RAMDAC	0x215	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description	
0	Clock	1	√	1	0 = Disable	1 = Enable
1	Reserved	1	×	0		,
23	State	1	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Low Power
46	Source	1	✓	0x0	0 = PClk	1 = PClk/2
					2 = Reserved	3 = ExternalSClk/2
					4 = ExternalSClk	5 = KClk/2
					6 = KClk	7 = Reserved
7	Reserved	1	X	0		

RDScratch

NameTypeOffsetFormatRDScratchRAMDAC0x001FInteger

Control register

Bits	Name	Read	Write	Reset	Description	
07	Scratch	1	1	X	User definable register for storing state.	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDSense

NameTypeOffsetFormatRDSenseRAMDAC0x00FBitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Red	1	X	X	
1	Green	✓	X	X	
2	Blue	1	X	X	
37	Reserved	1	X	0	

RDSyncControl

NameTypeOffsetFormatRDSyncControlRAMDAC0x001Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
02	HSyncCtl	1	1	0	0 = Active low at pin. 2 = Tri-state at pin.	1 = Active high at pin. 3 = Force active
					57 = Reserved	
35	VSyncCtl	✓	✓	0	0 = Active low at pin.2 = Tri-state at pin.4 = Force inactive.	1 = Active high at pin.3 = Force active.57 = Reserved
6	HSyncOverride	1	1	0	0 = As set by HsyncCtl	1 = Force high
7	VSyncOverride	1	1	0	0 = As set by VsyncCtl1 = I	Force high

Decimal values for
MSBs used
0 = 0%
64 = 25%
128 = 50%
192 = 75%

RDVideoOverlayBlend

NameTypeOffsetFormatRDVideoOverlayBlendRAMDAC0x002CInteger

Control register

Bits	Name	Read	Write	Reset	Description
0.5	D				
05	Reserved	✓	X	0	
67	Factor	✓	✓	X	Proportion to blend main image and overlay, enabled
					by BlendSrc field of RDVideoOverlay Control Field
					register.
					0 = 0% $0x1 = 25%$
					0x2 = 59% $0x3 = 75%$

RDVideoOverlayControl

NameTypeOffsetFormatRDVideoOverlayControlRAMDAC0x020Bitfield

Control register

Bits	Name	Read	Write	Reset		Description
0	Enable	1	1	0	0 = Disabled.	1 = Enabled.
12	Mode	1	1	X	0 = MainKey	1 = OverlayKey
					2 = Always	3 = Blend
3	DirectColor	1	1	X	0 = Disabled.	1 = Enabled.
4	BlendSrc	1	1	X	0 = Main.	1 = Register.
5	Key	1	1	X	0 = Color.	1 = Alpha.
67	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDVideoOverlayKeyB

NameTypeOffsetFormatRDVideoOverlayKeyBRAMDAC0x02BInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	Blue	1	1	X	The blue component for color key checking

RDVideoOverlayKeyG

NameTypeOffsetFormatRDVideoOverlayKeyGRAMDAC0x02AInteger

Control register

Bits	Name	Read	Write	Reset	Description
07	Green	1	1	X	The green component for color key checking

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDVideoOverlayKeyR

NameTypeOffsetFormatRDVideoOverlayKeyRRAMDAC0x029Integer

Control

Control register

Bits	Name	Read	Write	Reset	Description
07	Red	1	1	X	The red component for color key checking is also
					used to hold the alpha value during alpha test.

RDVideoOverlayXEndHigh

NameTypeOffsetFormatRDVideoOverlayXEndHighRAMDAC0x026Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	XEndHigh	√	√	X	High order bits of right hand edge of video overlay.
47	Res erve d				

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDVideoOverlayXEndLow

NameTypeOffsetFormatRDVideoOverlayXEndLowRAMDAC0x025Integer

Control

Control register

Bits	Name	Read	Write	Reset	Description
07	XEndLow	1	1	X	Low order bits of right hand edge of video overlay.

RDVideoOverlayXStart High

NameTypeOffsetFormatRDVideoOverlayXStartRAMDAC0x022Integer

High Control

Control register

Bits	Name	Read	Write	Reset	Description
03	XStartHigh	1	1	X	High order bits of left hand edge of video overlay.
47	Reserved	1	×	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDVideoOverlayXStartLow

NameTypeOffsetFormatRDVideoOverlayXStartLowRAMDAC0x021Integer

Control

Control register

Bits	Name	Read	Write	Reset	Description
07	XStartLow	1	1	X	Low order bits of left hand edge of video overlay.

RDVideoOverlayYEndHigh

NameTypeOffsetFormatRDVideoOverlayYEndHighRAMDAC0x028Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	YEndHigh	1	1	X	High order bits of last line of video overlay.
47	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDVideoOverlayYEndLow

NameTypeOffsetFormatRDVideoOverlayYEndLowRAMDAC0x027Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
07	YEndLow	1	1	X	Low order bits of last line of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

RDVideoOverlayYStartHigh

NameTypeOffsetFormatRDVideoOverlayYStartHighRAMDAC0x024Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	YStartHigh	1	1	X	High order bits of first line of video overlay.
47	Reserved	1	X	0	

RDVideoOverlayYStartLow

NameTypeOffsetFormatRDVideoOverlayYStartLowRAMDAC0x023Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
07	YStartLow	1	1	X	Low order bits of first line of video overlay.

4.8 Region 0 Video Stream Processing (0x5000-0x5FFF)

VSAControl

NameTypeOffsetFormatVSAControlVideo stream0x5900Bitfield

Control register

Bits	Name	Read	Write	Reset	Descr	iption
0	Video	1	✓	0	0 = Disable	1 = Enable
1	VBI	1	1	0	0 = Disable	1 = Enable
2	BufferCtl	1	1	0	0 = Double buffered	1 = Triple buffered
34	ScaleX	1	1	0	0 = 1:1	1 = 2:1
					2 = 4:1	3 = 8:1
56	ScaleY	1	✓	0	0 = 1:1	1 = 2:1
					2 = 4:1	3 = 8:1
7	MirrorX	1	1	0	0 = Disable	1 = Enable
8	MirrorY	1	1	0	0 = Disable	1 = Enable
910	Discard	1	✓	0	0 = None	1 = FieldOne
					2 = FieldTwo	3 = Reserved
11	CombineFields	1	1	0	0 = Disable	1 = Enable
12	LockTo	1	1	0	0 = Disable	1 = Enable
	StreamB					
13	Patch	1	1	0	0 = Disable	1 = Enable
1419	PatchOffsetX	1	1	0		
2023	PatchOffsetY	1	1	0		
2425	PixelSize	1	✓	0	0 = 1 byte	1 = 2 bytes
					2 = 4 bytes	3 = Reserved
26	LockToVideoO	1	1	0	0 = Disable	1 = Enable
	verlay					
27	LockToVideo	1	1	0	0 = Disable	1 = Enable
2831	Reserved	1	X	0		

VSACurrentLine

NameTypeOffsetFormatVSACurrentLineVideo stream0x5910Integer

Control

VSBCurrentLine Video stream 0x5A10 Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	Line	1	X	X	Current line number, reference to start of VRef.
1131	Reserved	1	X	0	

Notes:

VSADroppedFrames

NameTypeOffsetFormatVSADroppedFramesVideo stream0x59D8Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
07	Count	1	✓ (to reset)	0	Count of dropped frames
831	Reserved	1	X	0	

NT .		
Notes:		

VSAFifoControl

Name	Type	Offset	Format
VSAFifoControl	Video stream	0x59B8	Bitfield
	Control		
VSBFifoControl	Video stream	0x5AB8	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	LP Threshold	1	1	0x8	Low Priority Threshold
815	HP Threshold	1	1	0x8	High Priority Threshold
1631	Reserved	1	X	0	

VSAInterruptLine

Name	Type	Offset	Format
VSAInterruptLine	Video stream	0x5908	Integer
	Control		
VSBInterruptLine	Video stream	0x5A08	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
010	Line	1	1	X	Line number to generate interrupt.
11 31	Reserved	./	Y	0	

Notes:		

VSATimeStamp0

NameTypeOffsetFormatVSATimeStamp0Video stream0x59C0Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Time	1	×	0	Capture time of buffer 0

VSATimeStamp1

NameTypeOffsetFormatVSATimeStamp1Video stream0x59C8Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Time	√	X	0	Capture time of buffer 1

Notes:

VSATimeStamp2

NameTypeOffsetFormatVSATimeStamp2Video stream0x59D0Integer

Control

Control register

Bits	Name	Read	Write	Reset	Description
031	Time	1	X	0	Capture time of buffer 2

VSAVBIAddress0

Name	Type	Offset	Format
VSAVBIAddress0	Video stream	0x5978	Integer
	Control		
VSAVideoAddress0	Video stream	0x5928	Integer
	Control		
VSBVBIAddress0	Video stream	0x5A78	Integer
	Control		
VSBVideoAddress0	Video stream	0x5A28	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
020	Base	1	1	X	Base address (128 bit aligned)
2131	Reserved	1	X	0	

Notes:

VSAVBIAddress1

Name	Type	Offset	Format
VSAVBIAddress1	Video stream	0x5980	Integer
	Control		
VSAVideoAddress1	Video stream	0x5930	Integer
	Control		
VSBVBIAddress1	Video stream	0x5A80	Integer
	Control		
VSBVideoAddress1	Video stream	0x5A30	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
020	Base	1	1	X	Base address (128 bit aligned)
2131	Reserved	1	×	0	

VSAVBIAddress2

Name	Type	Offset	Format
VSAVBIAddress2	Video stream	0x5988	Integer
	Control		
VSAVideoAddress2	Video stream	0x5938	Integer
	Control		
VSBVBIAddress2	Video stream	0x5A88	Integer
	Control		
VSBVideoAddress2	Video stream	0x5A38	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
020	Base	1	1	X	Base address (64 bit aligned)
2131	Reserved	1	X	0	

Notes:

VSAVBIAddressHost

Type	Offset	Format
Video stream	0x5968	Integer
Control		
Video stream	0x5A68	Integer
Control		
Control register		
	Video stream Control Video stream Control	Video stream 0x5968 Control Video stream 0x5A68 Control

Bits	Name	Read	Write	Reset	Description
01	Base	1	1	X	Base address register index
231	Reserved	1	X	0	

VSAVBIAddressIndex

Name	Type	Offset	Format
VSAVBIAddressIndex	Video stream	0x5970	Integer
	Control		
VSAVideoAddressIndex	Video stream	0x5920	Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
01	Base	1	X	0	Base address register index
231	Reserved	1	X	0	

Notes:

VSAVBIEndData

Name	Type	Offset	Format
VSAVBIEndData	Video stream	0x59B0	Integer
	Control		

VSBVBIEndData Video stream

Video stream 0x5AB0 Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	First Clock	√	1	X	First clock after VBI data
1131	Reserved	1	X	0	

NT ,		
Notes:		
Notes:		

VSAVBIEndLine

Name	Type	Offset	Format
VSAVBIEndLine	Video stream	0x59A0	Integer
	Control		

VSBVBIEndLine Video stream 0x5AA0 Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
010	First Line	1	1	X	First scanline after VBI data
1131	Reserved	1	X	0	

Notes:

VSAVBIStartData

Name	Type	Offset	Format
VSAVBIStartData	Video stream	0x59A8	Integer
	Control		

VSBVBIStartData Video stream 0x5AA8 Integer

Control

Control register

Bits	Name	Read	Write	Reset	Description
010	First Data	1	1	X	First valid data in VBI line.
1131	Reserved	1	×	0	

VSAVBIStartLine

NameTypeOffsetFormatVSAVBIStartLineVideo stream0x5998IntegerControl

VSBVBIStartLine Video stream 0x5A98

Control register

Bits	Name	Read	Write	Reset	Description
010	First Line	✓	✓	X	First scanline of VBI data
1131	Reserved	1	X	0	

Integer

Notes:

VSAVBIStride

Name	Type	Offset	Format
VSAVBIStride	Video stream	0x5990	Integer
	Control		
VSAVideoStride	Video stream	0x5940	Integer
	Control		
VSBVBIStride	Video stream	0x5A90	Integer
	Control		
VSBVideoStride	Video stream	0x5A40	Integer
	Control		
	Control register		

020	Stride	1	1	X	Stride between scanlines (in 128 bit units).
2131	Reserved	√	X	0	

Notes:

VSAVideoAddress2 see VSAVBIAddress2

VSAVideoAddress1 see VSAVBIAddress1

VSAVideoAddress0 see VSAVBIAddress0

VSAVBIAddress0

Name	Type	Offset	Format
VSAVBIAddress0	Video stream	0x5978	Integer
	Control		
VSAVideoAddress0	Video stream	0x5928	Integer
	Control		
VSBVBIAddress0	Video stream	0x5A78	Integer
	Control		
VSBVideoAddress0	Video stream	0x5A28	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
020	Base	1	1	X	Base address (128 bit aligned)
2131	Reserved	1	X	0	

Notes:

VSAVBIAddress1

Name	Type	Offset	Format
VSAVBIAddress1	Video stream	0x5980	Integer
	Control		
VSAVideoAddress1	Video stream	0x5930	Integer
	Control		
VSBVBIAddress1	Video stream	0x5A80	Integer
	Control		
VSBVideoAddress1	Video stream	0x5A30	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
020	Base	1	1	X	Base address (128 bit aligned)
2131	Reserved	1	X	0	

VSAVBIAddress2

Name	Type	Offset	Format
VSAVBIAddress2	Video stream	0x5988	Integer
	Control		
VSAVideoAddress2	Video stream	0x5938	Integer
	Control		
VSBVBIAddress2	Video stream	0x5A88	Integer
	Control		
VSBVideoAddress2	Video stream	0x5A38	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
020	Base	1	1	X	Base address (64 bit aligned)
2131	Reserved	1	X	0	

Notes:

VSAVideoAddressHost

Name	Type	Offset	Format
VSAVideoAddressHost	Video stream	0x5918	Integer
	Control		
VSBVideo Address Host	Video stream	0x5A18	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
01	Host base	1	1	X	Host base address register index
231	Reserved	1	×	0	

Notes:

VSAVideoAddressIndex see VSAVBIAddressIndex

VSAVideoEndData

Name	Type	Offset	Format
VSAVideoEndData	Video stream	0x5960	Integer
	Control		
VSBVideoEndData	Video stream	0x5A60	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
010	First Clock	1	1	X	First clock after active video
1131	Reserved	1	X	0	

Notes:

VSAVideoEndLine

Name	Type	Offset	Format
VSAVideoEndLine	Video stream	0x5950	Integer
	Control		
VSBVideoEndLine	Video stream	0x5A50	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
010	First Line	1	1	X	First scanline after Video data
1131	Reserved	1	X	0	

Notes:		
Notes:		
1 10 100.		

VSAVideoStartData

NameTypeOffsetFormatVSAVideoStartDataVideo stream0x5958IntegerControl

VSBVideoStartData Video stream

Video stream 0x5A58 Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	First Data	1	1	X	First valid data in video line.
1131	Reserved	1	×	0	

Notes:

VSAVideoStartLine

Name Type Offset Format
VSAVideoStartLine Video stream 0x5948 Integer
Control

VSBVideoStartLine Video stream

0x5A48 Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	First Line	1	1	X	First scanline of video data
1131	Reserved	1	X	0	

Notes:

VSAVideoStride

see VSAVBIAddress0

VSBControl

NameTypeOffsetFormatVSBControlVideo stream0x5A00Bitfield

Control register

Bits	Name	Read	Write	Reset	Desc	cription
0	Video	1	1	0	0 = Disable	1 = Enable
1	VBI	1	1	0	0 = Disable	1 = Enable
2	BufferCtl	1	1	0	0 = Double buffered	1 = Triple buffered
3	CombineFields	1	1	0	0 = Disable	1 = Enable
84	ColorFormat	1	1	0		
910	PixelSize	1	1	0	0 = 1 byte	1 = 2 bytes
					2 = 4 bytes	3 = Reserved
11	RGB Order	1	1	0	0 = BGR	1 = RGB
12	GammaCorrect	1	1	0	0 = Disable	1 = Enable
13	LockTo	1	1	0	0 = Disable	1 = Enable
	StreamA					
14	RAMDAC	1	1	0	0 = Disable	1 = Enable
15	Patch	1	1	0	0 = Disable	1 = Enable
1621	PatchOffsetX	1	1	0		
2225	PatchOffsetY	1	1	0		
26	LockToOverlay	1	1	0	0 = Disable	1 = Enable
27	LockToVideo	1	1	0	0 = Disable	1 = Enable
2831	Reserved	1	×	0		

Notes:

VSBCurrentLine see VSACurrentLine

VSBFifoControl see VSAFIFOControl

VSBInterruptLine see VSAInterruptLine

VSBVBIAddress0 see VSAVBIAddress0

VSBVBIAddress1 see VSAVBIAddress1

VSBVBIAddress2 see VSAVBIAddress2

VSBVBIAddressHost see VSAVBIAddressHost

VSBVBIAddressIndex

NameTypeOffsetFormatVSBVBIAddressIndexVideo stream0x5A70Integer

Control

VSBVideoAddressIndex Video stream 0x5A20 Integer

Control register

Bits	Name	Read	Write	Reset	Description
01	Base	1	X	0x2	Base address register index
231	Reserved	1	X	0x2	

VSBVBIEndData see VSAVBIEndData

VSBVBIEndLine see VSAVBIEndLine

VSBVBIStartData see VSAVBIStartData

VSBVBIStartLine see VSAVBIStartLine

VSBVBIStride see VSAVBIStride

VSBVideoAddress0 see VSAVBIAddress0

VSBVideoAddress1 see VSAVBIAddress1

VSBVideoAddress2 see VSAVBIAddress2

VSBVideoAddressHost see VSAVideoAddressHost

VSBVideoAddressIndex see VSBVBIAddressIndex

VSBVideoEndData see VSAVideoEndData

VSBVideoEndLine see VSAVideoEndLine

VSBVideoStartData see VSAVideoStartData

4-129

VSBVideoStartLine see VSAVideoStartline

VSBVideoStride see VSAVBIStride

VSConfiguration

NameTypeOffsetFormatVSConfigurationVideo stream0x5800Bitfield

Control Control register

Bits	Name	Read	Write	Reset	Description
02	Unit mode	1	✓	0	 0 = ROM Access 1 = MPEG data to decoder via GP bus, decoded video into input port. 2 = Wide output 16 bit. 3 = Simultaneous input and output, program decoder and encoder through I2C. 4 = Wide input 16 bit. 5 = VSA/VSB reset removed, use to probe for external chips. 6 = Drive flat panels 7 = Default to mode 0.
3	GPModeA	1	1	0	0 = Operate GP bus in Mode B 1 = Operate GP bus in Mode A
4	VActiveVideoA	1	1	1	0 = Ignore VActive for Video data 1 = Gate Video data with VActive
5	VActiveVideoB	1	1	1	0 = Ignore VActive for Video data 1 = Gate Video data with VActive
6	GPStopPolarity	1	1	0	0 = Active low at pin 1 = Active high at pin
78	Reserved	1	×	0 x 7	
9	HRefPolarityA	1	1	0	0 = Active low $1 = $ Active high
10	VRefPolarityA	1	1	0	0 = Active low $1 = $ Active high
11	VActivePolarity A	✓	✓	0	0 = Active low $1 = $ Active high
12	UseFieldA	1	1	0	0 = Disabled $1 = Enabled$
13	FieldPolarityA	1	1	0	0 = Active low $1 = $ Active high
14	FieldEdgeA	1	1	0	0 = Inactive edge $1 = $ Active edge
15	VActiveVBIA	1	1	0	0 = Ignore VActive for VBI data 1 = Gate VBI data with VActive
16	InterlaceA	✓	✓	0	0 = Video is not interlaced 1 = Video is interlaced

	1	1				
17	ReverseDataA	✓	1	0	0 = Disabled	1 = Enabled
18	HRefPolarityB	1	1	0	0 = Active low	1 = Active high
19	VRefPolarityB	1	1	0	0 = Active low	1 = Active high
20	VActivePolarity	1	1	0	0 = Active low	1 = Active high
	В					
21	UseFieldB	1	1	0	0 = Disabled	1 = Enabled
22	FieldPolarityB	1	1	0	0 = Active low	1 = Active high
23	FieldEdgeB	1	1	0	0 = Inactive edge	1 = Active edge
24	VActiveVBIB	1	1	0	0 = Ignore VActive for VBI data	
					1 = Gate VBI data with VAc	tive
25	InterlaceB	1	1	0	0 = Video is not interlaced	
					1 = Video is interlaced	
26	ColorSpaceB	1	1	0	0 = YUV	1 = RGB
27	ReverseDataB	1	1	0	0 = Disabled	1 = Enabled
28	DoubleEdgeB	1	1	0	0 = Disabled	1 = Enabled
29	CCIR656A	1	1	0	0 = Disabled	1 = Enabled
30	InvertDoubleE	1	1	0	0 = Disabled	1 = Enabled
	dgeB					
31	Reserved	1	X	0		

VSDMACommandBase

NameTypeOffsetFormatVSDMACommandBaseVideo stream0x5AC8Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	X	
431	Address	1	1	0	

Notes:

VSDMACommandCount

NameTypeOffsetFormatVSDMACommandCountVideo stream0x5AD0Integer

Control Control register

Bits	Name	Read	Write	Reset	Description
031	Count	1	1	0	

Notes:		

VSDMAMode

NameTypeOffsetFormatVSDMAModeVideo stream0x5AC0Bitfield

Control Control register

Bits	Name	Read	Write	Reset	Desc	ription
021	Reserved	1	X	0		
22	Active	1	1	0	0 = DMA complete	1 = DMA running
23	MemType	1	1	0	0 = PCI	1 = AGP
2425	Burst	1	1	0	Log2 of burst length	
26	Reserved	1	×	0		
27	Align	1	1	0	0 = Disable	1 = Enable
2831	Reserved	1	X	0		

VSSerialBusControl

NameTypeOffsetFormatVSSerialBusControlVideo stream0x5810Bitfield

Control

Control register

Bits	Name	Read	Write	Reset	Description
0	DataIn	1	X	X	0 = Data line is low $1 = Data$ line is high
1	ClkIn	1	X	X	0 = Clock line is low $1 = $ Clock line is high
2	DataOut	1	1	1	0 = Drive data line low $1 = $ Tri-state data line
3	ClkOut	1	1	1	0 = Drive Clock line low
					1 = Tri-state clock line
4	LatchedData	1	X	0	0 = Data latched at 0 $1 = Data$ latched at 1
5	DataValid	✓	1	0	0 = DataIn not valid 1 = DataIn valid
6	Start	1	1	0	0 = Has not passed through start state
					1 = Has passed through start state
7	Stop	1	1	0	0 = Has not passed through stop state
					1 = Has passed through stop state
8	Wait	1	1	0	0 = Do not insert wait states $1 = $ Insert wait states
931	Reserved	1	X	0	

Notes: Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop.

VSStatus

NameTypeOffsetFormatVSStatusVideo stream0x5808Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	GPBusTimeOu t	✓	√	0	cleared by writing 1
17	Reserved	1	×	0	
8	FifoOverflowA	1	1	0	cleared by writing 1
9	FieldOne0A	1	X	0	
10	FieldOne1A	1	X	0	
11	FieldOne2A	1	X	0	
12	InvalidInterlace	1	X	0	
	A				
13	BufferFieldA0	1	X	0	
14	BufferFieldA1	1	X	0	
15	BufferFieldA2	1	X	0	
16	FifoUnderflow B	✓	✓	0	cleared by writing 1
17	FieldOne0B	1	×	0	
18	FieldOne1B	1	×	0	
19	FieldOne2B	1	X	0	
20	InvalidInterlace	1	×	0	
	В				
21	BufferFieldB0	1	X	0	
22	BufferFieldB1	1	X	0	
23	BufferFieldB2	1	X	0	
2431	Reserved	1	X	0	

N	otes:			

VSAVideoStride

SeeVSAVBIStride

4.9 Region 0 VGA Control (0x6000-0x6FFF)

The VGA registers generally follow industry VGA conventions. The registers described below are chip-specific variants accessible both via VGA I/O and addressable memory (described here), togather with the index registers which support them (*GraphicsIndexReg* and *SequencerIndexReg*.). To read or write an indexed register first write the index value to the indexing register, then read/write the memory-mapped address (or VGA I/O Port).

4.9.1 Graphics Index Register

GraphicsIndexReg

Name Type Offset Format GraphicsIndexReg VGA 0x63CE Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
3:0	Index	✓	₩ III E	X	This index points to one of the Graphics registers which will get read or written on the next I/O access to the GraphicsPort (0x3cf). The registers and their corresponding indices are: 0x0
7:4	Reserved	/	X	0	0xf None Reserved

Notes: Writes to a register denoted 'None' have no effect as the write is simply discarded. Reading from a register denoted 'None' just returns zero.

Mode640Reg

Name Type Offset Format Mode640Reg VGA 0x63CF Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
2:0	BankA[2:0]	~	~	00	This field provides the additional address bits needed when the horizontal screen resolution is 640 pixels and a host address is beign made to the 64K region starting at address 0xa0000.
5:3	BankB[2:0]	•	•	00	This field provides the additional address bits needed when the horizontal screen resolution is 640 pixels and a host address is beign made to the 64K region starting at address 0xb0000.
6	StartAddress16	~	~	00	The most significant bit of the StartAddress when mode 640 is enabled.
7	Enable	•	•	00	0 No action. 1 The VGA core operates in 640 resolution mode.

Notes: This register supports the 640 horizontal resolution modes used in SVGA. The BankA and BankB parts of this register are now obsolete. Programmers should use the sequencer registers BankALowReg, BankAHighReg, BankBLowReg, BankBHighReg instead. This register may be removed from future hardware

4.9.2 Sequencer Registers

SequencerIndexReg

Name Type Offset Format SequencerIndexReg VGA 0x63C4 Bitfield

Control Register

Bits	Name	Read	Write	Reset	Description
5:0	Index	~	v	X	This index points to one of the sequencer registers
					which will get read or written on the next I/O access
					to the SequencerPort (0x3c5). The registers and their
					corresponding indices are:
					0x00 ResetReg
					0x01 ClockModeReg
					0x02 MapMaskReg
					0x03 CharacterMapSelectReg
		0x04 MemoryModeReg			
			0x05 VGAControlReg		
			0x06 LockExtended1Reg		
					0x07 LockExtended2Reg
					0x08 BankALowReg
					0x09 BankAHighReg
					0x0a BankBLowReg
					0x0b BankBHighReg
					0x0c PCIControlReg
					0x0d HLockShiftReg
					0x0e VLockShiftReg
					0x0f GenLockControlReg
					0x10 0x1f ScratchRegs
					0x20 0x23 IndirectBaseRegs
					0x27 0x3f None
7:6	Reserved	V	X	0	Reserved

Notes:

- This register indexes data for the memory mapped VGAControlReg register and others shown below. To write to VGAControlReg first write a 0x05 to this regiater, then write data to VGAControlReg
- Writes to a register denoted 'None' have no effect as the write is simply discarded. Reading from a register denoted 'None' just returns zero.

4.9.2.1 Sequenced Registers

BankAHighReg

Name Type Offset Format
BankAHighReg VGA 0x635C index Bitfield

0x09

Control register

Bits	Name	Read	Write	Reset	Description
0,1	BankA9_8	~	~		This field holds the 2 high order bits of the 10-bit
					BankA base address. The 8 low order bits can be
					found in the BankALowReg. The BankA base address
					is used for bank switching the 0xa0000 region through
					the bypass (if enabled). The BankA bits provide the
					HBankA signals to the PCI interface.
27	Reserved	'	X	0	

Notes: To read/write this register, first write 0x0F to SequencerIndexReg. Not to be confused with

Mode640Reg.BankA, which will become obsolete

BankALowReg

Name Type Offset Format
BankALowReg VGA 0x635C Bitfield

index 0x08

Control register

Bits	Name	Read	Write	Reset	Description
07	BankA7_0	~	~		This field holds the 8 low order bits of the 10-bit
					BankA base address. The 2 high order bits can be
					found in the BankAHighReg. The BankA base
					address is used for bank switching the 0xa0000 region
					through the bypass (if enabled). The BankA bits
					provide the HBankA signals to the PCI interface.

Notes: To read/write this register, first write 0x08 to SequencerIndexReg. Not to be confused with

Mode640Reg.BankA, which will become obsolete.

BankBHighReg

Name Type Offset Format
BankBHighReg VGA 0x635C Bitfield

index 0x0B

Control register

Bits	Name	Read	Write	Reset	Description
0,1	BankB9_8	~	~		This field holds the 2 high order bits of the 10-bit
					BankB base address. The 8 low order bits can be
					found in the BankBLowReg. The BankB base address
					is used for bank switching the 0xb0000 region
					through the bypass (if enabled). The BankB bits
					provide the HBankB signals to the PCI interface.
27	Reserved	~	X	0	

Notes: To read/write this register, first write 0x0B to SequencerIndexReg

BankBLowReg

Name Type Offset Format VGAControlReg VGA 0x635C Bitfield

index 0x0A

Control register

Bits	Name	Read	Write	Reset	Description
07	BankB7_0	~	~		This field holds the 8 low order bits of the 10-bit
					BankB base address. The 2 high order bits can be
					found in the BankBHighReg. The BankB base address
					is used for bank switching the 0xb0000 region
					through the bypass (if enabled). The BankB bits
					provide the HBankB signals to the PCI interface.

Notes: Not to be confused with Mode640Reg.BankB, which will become obsolete. To read/write this register, first write 0x0A to SequencerIndexReg

GenLockControlReg

Name Type Offset Format VGAControlReg VGA 0x635C Bitfield

index 0x0F

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	~	~		If set, allows the VTG to be synchronized to an external video source. This causes the horizontal & vertical sync starts & blank ends to be delayed. Sync starts are delayed until the arrival of the ExtHSync & ExtVSync signals. Blank ends are delayed by the numbers specified in the HLockShiftReg & VLockShiftReg registers.
17	Reserved	1	X	0	

Notes: This register is not supported in current releases. Use software Genlock where necessary.

HLockShiftReg

Name Type Offset Format HLockShiftReg VGA 0x635C Bitfield

index 0x0D

Control register

Bits	Name	Read	Write	Reset	Description
07		~	~		If genlocking is enabled, this field specifies the number of characters by which the horizontal blank end is delayed.

Notes: This register is not supported in current releases – use software genlock where required.

IndirectBaseReg[0x0...0x3]

Name Type Offset Format IndirectBaseReg[0x0...0x3 VGA 0x635C Bitfield

index 0x20 - 0x23

Control register

Bits	Name	Read	Write	Reset	Description
07		~	X	x	These 4 registers follow the state of the HIndirectBase
					signals from the PCI interface. IndirectBaseReg[0]
					returns bits 70, IndirectBaseReg[1] returns bits 158,
					IndirectBaseReg[2] returns bits 2316, and
					IndirectBaseReg[3] returns bits 3124.

Notes: To read from this register, first write the index value (0x20 to 0x23) to SequencerIndexReg, then read the required index entries.

LockExtended1Reg

Name Type Offset Format LockExtended1Reg VGA 0x63C5 Bitfield

index 0x06

Control register

Bits	Name	Read	Write	Reset	Description
07	Lock	×	~		These 2 registers act as a lock for the extended
					registers. On reset extended registers are locked – they
					cannot be written and read back as 0, and the
					sequencer index behaves as a 3-bit index. Writing the
					value 0x3d to LockExtended1 Reg followed by 0xdb to
					LockExtended2Reg unlocks the extended registers.
					Writing any other values locks them.
831	Reserved	1	X	0	

Notes: To read/write this register, first write 0x06 to SequencerIndexReg.

LockExtended2Reg

NameTypeOffsetFormatLockExtended2RegVGA0x63C5Bitfield

index 0x07

Control register

Bits	Name	Read	Write	Reset	Description
07	Lock	×	V		Acts as a lock for the extended registers. On reset extended registers are locked - they cannot be written and read back as 0, and the sequencer index behaves as a 3-bit index. Writing the value 0x3d to LockExtended1Reg followed by 0xdb to LockExtended2Reg unlocks the extended registers. Writing any other values locks them.

Notes: To read/write this register, first write 0x07 to SequencerIndexReg.

PCIControlReg

Name Type Offset Format PCIControlReg VGA 0x635C Bitfield

index 0x0C

Control register

Bits	Name	Read	Write	Reset	Description
0	BankEnable	~	✓		If set, enables bank switching of the
					0xa0000/0xb0000 regions through the bypass, using
					the 10-bit BankA/BankB base addresses. This bit
					provides the HBankEnable signal to the PCI interface.
1	IndirectEnable	/	~		If set, enables access to chip registers via I/O ports
					0x3b0/0x3b1/0x3d0/0x3d1. This bit provides the
					HIndirectEnable signal to the PCI interface.
27	Reserved	V	X	0	Reserved.

Notes: To read/write this register, first write 0x0C to SequencerIndexReg

ScratchReg[0x0...0xf]

Name Type Offset Format ScratchReg[0x0...0xF] VGA 0x635C Bitfield

index 0x10 to 0x1F

Control register

Bits	Name	Read	Write	Reset	Description
07		'	~		These registers are available for use as an information store and do not affect the VGA operation.

Notes: To read/write this register first write the index value (0x10 to 0xF) to SequencerIndexReg, then read the required index entries.

VGAControlReg

Name Type Offset Format VGAControlReg VGA 0x63C5 Bitfield

index 0x05

Control register

Bits	Name	Read	Write	Reset	Description	
0	EnableHost MemoryAccess	~	~		Controls access to the display memory by the host. No access to the display memory is made in response to host VGA memory accesses. Writes are ignored and reads always return zero. All the host bus cycles are completed as normal. Normal access to the display memory occurs. This bit is further qualified by the VGAEnable signal which acts as a global disable.	
1	EnableHost DacAccess	•	~		Controls access to the RAMDAC by the host. No access to the RAMDAC is made in response to host Dac accesses. Writes are ignored and reads always return zero. All the host bus cycles are completed as normal. Normal access to the RAMDAC occurs. This bit is further qualified by the VGAEnable signal which acts as a global disable.	

2	Enable Interrupts	~	•		 Prevents any interrupts from being generated by the VGA core. Enables interrupt generation from the VGA core providing the VerticalSyncEndReg.DisableVerticalInterrupt field is set to zero. This bit is further qualified by the VGAEnable signal which acts as a global disable. This additional enable bit is provided so the VGA core can be disabled from one place.
3	EnableVGA Display				Controls access to the display memory by the Memory Reader for the purpose of keeping the display refreshed. It also tells (on the VGAVidSelect signal) the video select logic external to the VGA core that the display should be driven from the VGA core. O No accesses to display memory are to be made and the video source should not be the VGA core. The Memory Reader, Attribute Controller and Video Timing Generator are held in their reset state. Accesses to the display memory are made and the video to be displayed comes from the VGA core. This bit is further qualified by the VGAEnable signal which acts as a global disable.
4	DacAddr2	~	~		This bit extends the RAMDAC address range.
5	DacAddr3	~	~		This bit extends the RAMDAC address range.
6	EnableVTG	~	•	x	O Stops the VTG running and producing sync pulses. 1 Enables the VTG to run and produce sync pulses. This bit only has an effect when the VGA display has been disabled by EnableVGADisplay. When the display has been disabled by VGAEnable this bit is ignored. When the VGA dispaly is active then this bit is ignored.
7	InvertVBlank	~	~	0	0 No Invert VBlank. 1 Invert VBlank

Notes: •

- On reset EnableHostMemoryAccess, EnableHostDacAccess and EnableVGADisplay are enabled, EnableInterrupts is disabled and DacAddr2 and DacAddr3 bits are set to 0, InvertVBlank is set to 0.
- This is a non standard VGA register.
- To read/write this register, first write 0x05 to SequencerIndexReg

VLockShiftReg

Name Type Offset Format VLockShiftReg VGA 0x635C Bitfield

index 0x0E

Control register

Bits	Name	Read	Write	Reset	Description	
07		~	~	0	If genlocking is enabled, this field specifies the	
					number of scanlines by which the vertical blank end is	
					delayed.	

Notes: This register is not supported in current releases.

4.10 Region 0 Texture Data FIFO (0x7000-0x7FFF)

No 0x7000 series registers are listed.

4.11 Region 3 Indirect Addressing

IndirectAccess

Bits	Name	Read	Write	Reset	Description	
031	Reserved	X	X	0	Accessing any part of these 32 bits triggers an	
					indirect access to the location addressed by	
					IndirectAddr. A write here will trigger the write of	
					IndirectData into the location. A read here will	
					trigger the read of the location into IndirectData.	
					The access is further masked by the byte enables	
					specified in Indirect ByteEn.	

Notes:

IndirectAddr

NameTypeOffsetFormatIndirectAddrRegion 30x08IntegerControl register

Bits	Name	Read	Write	Reset	Description
028	Offset	1	1	0	These bits specify the offset of the location to be accessed.
2931	Region	✓	✓	0	These bits specify the region of the location to be accessed. If region is 1, accesses are to region 1. If region is 2, accesses are to region 2. If region is 3, accesses are to region 3. If region is 4, accesses are to region 4. Otherwise accesses are to region 0.

Notes:

IndirectByteEnable

Name	Type	Offset	Format
IndirectByteEnable	Region 3	0x00	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Byte Enables	1	1	0	These four bits specify the mask to apply to accesses to the location by IndirectAddr. bit 0 set to 1 enables IndirectData byte 0 bit 1 set to 1 enables IndirectData byte 1 bit 2 set to 1 enables IndirectData byte 2 bit 3 set to 1 enables IndirectData byte 3
431	Reserved	1	×	0	

N T	
	otes:
ıν	OLCS.

IndirectData

Name	Type	Offset	Format
IndirectData	Region 3	0x04	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Data	1	1	0	These 32 bits hold the data to be written to, or read from, the location addressed by IndirectAddr. The
					access is further masked by the byte enables specified in IndirectByteEn.

|--|

5

Graphics Registers

This chapter lists Permedia4 graphics core ('software') registers in region 0, offset group 0x8000-0xFFFF. Within this group the registers are listed alphanumerically. All other registers are described in chapter 4. Global cross-reference listings in alphanumeric and offset order are available in chapter 6.

Register details have the following format information:

Name The register's name.

Type The region in which the register functions.

Offset The offset of this register from the base address of the region.

Format Can be bitfield or integer.

Bit Name

Read Indicates whether the register bit can be read from. A ✓ mark indicates the register

can be read from, a **X** indicates the register bit is not readable.

Write Indicates whether the register bit can be written to. A ✓ mark indicates the register

can be written to, a X indicates the register bit is not writable.

Reset The value of the register following hardware reset.

Description In the register descriptions:

Reserved Indicates bits that may be used in future members of the PERMEDIA family. To

ensure upwards compatibility, any software should not assume a value for these bits

when read, and should always write them as zeros.

Not Used/ Indicates bits that are adjacent to numeric fields. These may be used in future

Unused members of the PERMEDIA family, but only to extend the dynamic range of these

fields. The data returned from a read of these bits is undefined. When a Not Used field resides in the most significant position, a good convention to follow is to sign extend the numeric value, rather than masking the field to zero before writing the register. This will ensure compatibility if the dynamic range is increased in future

members of the Permedia family.

For enumeration fields that do not specify the full range of possible values, only the specified values should be used. An example of an enumeration field is the comparison field in the DepthMode register. Future members of the PERMEDIA family may define a meaning for the unused values.

AlphaBlendAlphaMode AlphaBlendAlphaModeAnd AlphaBlendAlphaModeOr

Name	Type	Offset	Format
AlphaBlendAlphaMode	Alpha Blend	0x AFA8	Bitfield
Alpha Blend Alpha Mode And	Alpha Blend	0x AD30	Bitfield Logic Mask
AlphaBlendAlphaModeOr	Alpha Blend	0x AD38	Bitfield Logic Mask
	Control registers		

Bits	Name	Read ¹	Write	Reset	Description
0	Enable	1	1	x	When set causes the fragment's alpha to be alpha blended under control of the remaining bits in this register. When clear the fragment alpha remains unchanged (but may later to affected by the chroma test).
14	SourceBlend	1	1	x	This field defines the source blend function to use.
57	DestBlend	✓	✓	X	This field defines the destination blend function to use.
8	Source TimesTwo	✓	√	X	This bit, when set causes the source blend result to be multiplied by two before it is combined with the dest blend result. When this bit is clear no multiply occurs.
9	DestTimes Two	1	√	X	This bit, when set causes the dest blend result to be multiplied by two before it is combined with the source blend result. When this bit is clear no multiply occurs.
10	Invert Source	1	1	X	This bit, when set, causes the incomming source data to be inverted before any blend operation takes place.
11	Invert Dest	✓	1	X	This bit, when set, causes the incomming dest data to be inverted before any blend operation takes place.
12	NoAlpha Buffer	1	1	X	When this bit is set the source alpha value is always set to 1.0. This is typically used when no retained alpha buffer is present but will also override any retained alpha value if one is present. Color formats with no alpha field defined automatically have their alpha value set to 1.0 regardless of the state of this bit.
13	Alpha Type	1	✓	X	This bit selects which set of equations are to be used for the alpha channel. $0 = \text{OpenGL}$ $1 = \text{Apple}$

 $^{^{1}\,\}mathrm{Logic}\,\mathrm{Op}$ register readback is via the main register.

3Dlabs Proprietary and Confidential 5-3

14	Alpha	1	1	x	This bit selects how alpha component less than 8 bits
	Conversion				wide are converted to 8 bit wide values prior to the
					alpha blend calculations. The options are
					0 = Scale
					1 = Shift
15	Constant	1	✓	x	This bit, when set, forces the Source color to come
	Source				from the AlphaSourceColor register (in 8888 format)
					instead of the framebuffer.
					0 = Use framebuffer alpha
					1 = Use AlphaSourceColor register alpha value.
16	Constant Dest	1	1	x	This bit, when set, forces the destination color to
					come from the AlphaDestColor register (in 8888
					format) instead of the fragment's color.
					0 = Use fragment's alpha.
					1 = Use AlphaDestColor register alpha value
1719	Operation	1	1	x	This field selects how the source and destination
					blend results are to be combined. The options are:
					0 = Add $1 = Subtract (i.e. S - D)$
					2 = Subtract reversed (i.e. D - S)
					3 = Minimum $4 = Maximum$

Notes The Alpha Conversion bit selects the conversion method for alpha values read from the framebuffer.

- The Scale method linearly scales the alpha values to fill the full range of an 8 bit value. This method is preferable when, for example, downloading an image with fewer bits per pixel into a deeper (i.e. more bits per pixel) framebuffer.
- The Shift method just left shifts by the appropriate amount to make the component 8 bits wide. This method is preferable when blending into a dithered framebuffer as it preserves the framebuffer alpha when fragment alpha does not contribute to it.

Alpha is controlled separately from color to allow, for example, the situation in antialiasing where it represents coverage - this must be linearly scaled to preserve the 100% covered state.

For information on the implementation of specific belnd interpolations etc. refer to the *Permedia4 Programer's Guide*, volume II, Source Blending Functions

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

The table below shows the different color modes supported. In the R, G, B and A columns the nomenclature $\underline{n@m}$ means this component is n bits wide and starts at bit position m in the framebuffer. The least significant bit position is 0 and a dash in a column indicates that this component does not exist for this mode.

In the case of the RGB formats where no Alpha is shown then the alpha field is set to 255. In this case the NoAlphaBuffer bit in the AlphaBlendAlphaMode register should be set which causes the alpha component to be set to 255.

Two color ordering formats are supported, namely ABGR and ARGB, with the right most letter representing the color in the least significant part of the word. This is controlled by the Color Order bit in the *AlphaBlendColorMode* register, and is easily implemented by just swapping the R and B components after conversion into the internal format. The only exception to this are the 3:3:2 formats where the actual bit fields extracted from the framebuffer data need to be modified as well because the R and B components are differing widths. CI processing is not effected by this swap and the result is always on internal R channel.

The format to use is held in the *AlphaBlendColorMode* register. Note that in OpenGL the alpha blending is not defined for CI mode..

When converting a Color Index value to the internal format any unused bits are set to zero

	_				Internal Color Channels				
	Format	Color	Name	R	G	В	Α		
		Order							
	0	BGR	8:8:8:8	8@0	8@8	8@16	8@24		
	1	BGR	4:4:4:4	4@0	4@4	4@8	4@12		
С	2	BGR	5:5:5:1	5@ 0	5@5	5@10	1@15		
О	3	BGR	5:6:5	5@ 0	6@5	5@11	-		
1	4	BGR	3:3:2	3@0	3@3	2@6	-		
О	0	RGB	8:8:8:8	8@16	8@8	8@0	8@24		
u	1	RGB	4:4:4:4	4@8	4@4	4@0	4@12		
r	2	RGB	5:5:5:1	5@10	5@5	5@ 0	1@15		
	3	RGB	5:6:5	5@11	6@5	5@0	-		
	4	RGB	3:3:2	3@5	3@2	2@0	-		
CI	15	X	CI8	8@0	0	0	0		

AlphaBlendColorModeAnd AlphaBlendColorModeOr

Name	Type	Offset	Format
AlphaBlendColorMode	Alpha Blend	0x AFA0	Bitfield
Alpha Blend Color Mode And	Alpha Blend	0x ACB0	Bitfield Logic Mask
AlphaBlendColorModeOr	Alpha Blend	0x ACB8	Bitfield Logic Mask
	Control registers		

Bits	Name	Read ²	Write	Reset	Description

² Logic Op register readback is via the main register

0	Enable	~	•	X	When set causes the fragment's color to be alpha blended under control of the remaining bits in this register. When clear the fragment color remains unchanged (but may later to effected by the chroma test).
14	SourceBlend	~	•	X	This field defines the source blend function to use. See the table in the <i>AlphaBlendColorMode</i> register for the possible options
57	DestBlend	•	'	X	This field defines the destination blend function to use. See the table in the <i>AlphaBlendColorMode</i> register for the possible options
8	Source TimesTwo	•	~	X	This bit, when set causes the source blend result to be multiplied by two before it is combined with the dest blend result. When this bit is clear no multiply occurs
9	DestTimes Two	~	V	X	This bit, when set causes the dest blend result to be multiplied by two before it is combined with the source blend result. When this bit is clear no multiply occurs
10	InvertSource	•	~	X	This bit, when set, causes the incomming source data to be inverted before any blend operation takes place
11	InvertDest	~	~	X	This bit, when set, causes the incomming dest data to be inverted before any blend operation takes place
1215	Color Format	~	~	X	This field defines framebuffer color formats. See the table in the <i>AlphaBlendColorMode</i> register for the possible options
16	ColorOrder	~	~	X	This bit selects the color order in the framebuffer: $0 = BGR$ $1 = RGB$
17	Color Conversion	~	~	X	This bit selects how color components less than 8 bits wide are converted to 8 bit wide values prior to the alpha blend calculations. The options are 0 = Scale 1 = Shift
18	Constant Source	~	~	X	This bit, when set, forces the Source color to come from the <i>AlphaSourceColor</i> register (in 8888 format) instead of the framebuffer. 0 = Use framebuffer 1 = Use AlphaSourceColor register
19	ConstantDest	~	~	x	This bit, when set, forces the destination color to come from the <i>AlphaDestColor</i> register (in 8888 format) instead of the fragment's color. 0 = Use fragment's color. 1 = Use <i>AlphaDestColor</i> register.

2023	Operation	~	~	x	This field selects how the source and destination
					blend results are to be combined. The options are:
					0 Add
					1 Subtract (i.e. S - D)
					2 Subtract reversed (i.e. D - S)
					3 Minimum
					4 Maximum
24	SwapSD	✓	~	x	This bit, when set causes the source and destination
					pixel values to be swapped. The main use for this is
					to allow a downloaded color value to be in a format
					other than 8888 and use this unit to do color
					conversion.

Notes AlphaBlendColor combines the fragment's Color with the Color stored in the framebuffer using the alpha blend equations, to create lighting or translucncy effects for example. Alpha blending only works for pixels stored in the RGBA format (since Alpha values are not specified in color-index mode). After blending is done the new blended Color replaces the former Color. If alpha blending is disabled then the Color field passes the alpha blend unchanged.

For information on the implementation of specific belnd interpolations etc. refer to the *Permedia4 Programer's Guide*, volume II, Source Blending Functions

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

AlphaDestColor

Name	Type	Offset	Format
AlphaDestColor	Alpha Blend	0xAF88	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the destination color to use instead of the fragment color when ConstantDest (in *AlphaBlendcolorMode* or *AlphaBlendAlphaMode*) is enabled. Each color component has a separate boundary held as an unsigned 8-bit number from Red (least significant bit) to Alpha.

AlphaSourceColor

Name	Type	Offset	Format
AlphaSourceColor	Alpha Blend	0xAF80	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	R	1	1	x	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the source color to use instead of the framebuffer color when ConstantSource (in AlphaBlendcolorMode or AlphaBlendAlphaMode) is enabled. Each color component has a separate boundary held as an unsigned 8-bit number from Red (least significant bit) to Alpha.

AlphaTestMode AlphaTestModeAnd AlphaTestModeOr

Name	Type	Offset	Format
AlphaTestMode	AlphaBlend	0x 8800	Bitfield
AlphaTestModeAnd	AlphaBlend	0x ABF0	Bitfield Logic Mask
AlphaTestModeOr	AlphaBlend	0x ABF8	Bitfield Logic Mask
	Control registers		

Bits	Name	Read ³	Write	Reset	Description	
0	Enable	~	~	X	When set causes the fragment's alpha value to be	
					tested under control of the remaining bits in this	
					register. If the alpha test fails then the fragment is	
					discarded. When this bit is clear the fragment alway	
					passes the alpha test.	
					0 = Disable $1 = Enable$	
13	Compare	~	~	X	This field defines the unsigned comparison function	
					to use. The options are:	
					0 = Never $1 = $ Less	
					2 = Equal $3 = $ Less Equal	
					4 = Greater $5 = Not Equal$	
					6 = Greater Equal 7 = Always	
					The comparison order is as follows:	
					result = fragment, Alpha Compare Function,	
					reference, Alpha.	
411	Reference	~	~	X	This field holds the 8 bit reference alpha value used in	
					the comparison.	
1231	Unused	0	0	X		

Notes The Alpha Test, if enabled, compares the alpha value of a fragment, after coverage weighting, against a reference value and if the compare passes the fragment is allowed to continue. If the comparison fails the fragment is culled and will not be drawn.

3Dlabs

³ Logic Op register readback is via the main register

AntialiasMode AntialiasModeAnd AntialiasModeOr

Name	Type	Offset	Format
AntialiasMode	Alpha Test	0x 8808	Bitfield
AntialiasModeAnd	Alpha Test	0x ABF0	Bitfield Logic Mask
AntialiasModeOr	Alpha Test	0x ABF8	Bitfield Logic Mask
	Control registers		

Bits	Name	Read ⁴	Write	Reset	Description
0	Enable	~	V	x	When set causes the fragment's alpha value to be scaled under control of the remaining bits in this register and the coverage value. When this bit is clear the fragment's alpha value is not changed. 0 = Disable 1 = Enable
1	Color Mode	~	~	x	This bit defines the color format the fragment's color is in: 0 = RGBA 1 = CI
2	Scale Color	~	•	x	This bit, when set allows the coverage value to scale the RGB components as well as the alpha component. When this bit is reset only the alpha component is scaled. This allows antialiasing of pre multiplied images used in compositing.
331	Unused	0	0	x	

Notes: The register controls the operation of antialiasing. When the unit is enabled:

- In Color Index (CI) mode the bottom 4 bits of the color index of a fragment is replaced by the coverage value scaled by 15/256, where the result is rounded to the nearest integer.
- In RGBA mode the alpha component of a fragment is multiplied by the coverage value, but the RGB components are not changed.

When antialiased primitives are being rendered the fragment's color is weighted by the percentage area of the pixel the fragment covers. An approximation to the area covered is calculated.

If antialiasing is disabled then the color is passed onto the alpha test stage unchanged. Note that the CoverageEnable bit in the *Render* command must also be set to enable antialiasing.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

4

⁴ Logic Op register readback is via the main register only

AreaStippleModeAnd AreaStippleModeOr

Name	Type	Offset	Format
AreaStippleMode	Stipple	0x81A0	Bitfield
AreaStippleModeAnd	Stipple	0xABD0	Bitfield Logic Masl

AreaStippleModeAnd Stipple 0xABD0 Bitfield Logic Mask AreaStippleModeOr Stipple 0xABD8 Bitfield Logic Mask

Control registers

Bits	Name	Read ⁵	Write	Reset	Description	
0	Enable	~	~	X	This field, when set, enables area stippling. The AreaStippleEnable bit in <i>Render</i> must also be set for this to have an effect.	
13	X address select:	~	•	X	0 = 1 bit $1 = 2$ bit $2 = 3$ bit $3 = 4$ bit $4 = 5$ bit	
46	Y address select:	V	•	X	0 = 1 bit $1 = 2$ bit $2 = 3$ bit $3 = 4$ bit $4 = 5$ bit	
711	X Offset	~	V	x	This field holds the offset to add to the X value before it is used to index into the stipple bit. This allows a window relative stipple pattern to be selected when the coordinates are given in screen relative	
1216	Y Offset	•	'	x	This steld holds the offset to add to the Y value before it is used to index into the area stipple pattern table. This allows a window relative stipple pattern to be selected when the coordinates are given in screen relative format.	
17	Invert Stipple Pattern	~	~	X	0 = No Invert 1 = Invert	
18	Mirror X	V	~	X	0 = No Mirror 1 = Mirror	
19	Mirror Y	~	~	X	0 = No Mirror 1 = Mirror	
20	OpaqueSpan	~	•	Х	This bit, when set, allows the area stipple pattern to modify the color mask, otherwise the pixel mask is modified.	

3Dlabs Proprietary and Confidential 5-11

⁵ Logic Op register readback is via the main register only

2125	XTableOffset	'	'	X	This field allows a sub area stipple pattern to be extracted from the area stipple table, i.e. the area stipple table is treated as a cache of smaller stipple patterns.
2630	YTableOffset	V	V	X	This field allows a sub area stipple pattern to be extracted from the area stipple table, i.e. the area stipple table is treated as a cache of smaller stipple patterns.
31	Unused	0	0	X	

Notes:

- 1. This register controls Area Stippling. This involves applying the correct stipple pattern (mask) which can also be mirrored or inverted. The least significant bits of the fragment's XY coordinates index into a 2D stipple pattern. If the selected bit is set the fragment passes the test, otherwise it fails. An offset is added to the XY coordinate and the result optionally mirrored and/or inverted before the stipple bit is accessed.
- **2.** Both the AreaStippleEnable bit in the *Render* command and the enable in the *AreaStippleMode* register must be set, to enable the area stipple test.
- 3. The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

AreaStipplePattern [0...15] AreaStipplePattern [16...31]

NameTypeOffsetFormatAreaStipplePatternStipple0x8200 - 82F8BitmaskControl register

Bits	Name	Read	Write	Reset	Description
031	Mask	1	1	x	32 bit mask for area pattern data

Notes: These 32 registers provide the bitmask which enables and disables corresponding fragments for drawing when rasterizing a primtive with area stippling. They hold the LSBs and MSBs of area pattern data. The Y' value in the StippleMode register selects the row in the stipple RAM (row zero is at AreaStipplePattern[0]) and this is the first value of the AreaStippleMask.

AStart

Name	Type	Offset	Format
AStart	Color	0x87C8	Fixed point number
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	Unused	0	0	X	

Notes: Used to set the initial Alpha value of a vertex when in Gouraud shading mode. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

BackgroundColor

Name	Type	Offset	Format
BackgroundColor	Logic Ops	0xB0C8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Background Color	✓	✓	X	32 bit integer

Notes: With ForegroundColor, holds the foreground and background color values. A background pixel is a pixel whose corresponding bit in the color mask is zero. The color format is in the raw framebuffer format and 8 or 16 bit pixels are automatically replicated to fill the 32 bits of register.

BasePageOfWorkingSet

Name	Type	Offset	Format
BasePageOfWorkingSet	Texture Read	0xB4C8	Integer
	a , .		

Control	register
	0

Bits	Name	Read	Write	Reset	Description
015	Page number	1	1	x	16 bit integer value from 0 to 65535
1531	Unused	0	0	x	

Notes: Holds the page number of the start of the region of memory to be used as the working set. This is measured in units of 4K bytes from 0 (the first byte address with respect to P4's view of the memory map). This allows the Physical Page Allocation Table to be smaller as it doesn't have to include low memory locations reserved for Z buffer, color buffers, etc. The legal range of values is 0...65535.

Before any logical or virtual texture management can be done there are a number of areas which need to be initialised (in addition to the usual mode, etc. register initialisation):

- Space for the Logical Texture Page Table must be reserved in the local buffer and the table initialised to zero. The LogicalTexturePageAddr and LogicalTexturePageTableLength must be set up.
- Space for the working set must be reserved in the local buffer and/or framebuffer. This need not be physically consecutive pages. The BasePageOfWorkingSet register is set up.

BasePageOfWorkingSetHost

Name	Type	Offset	Format
BasePageOfWorkingSet	Texture Read	0xB4E0	Integer
Host			

Control register

Bits	Name	Read	Write	Reset	Description
019	Page number	1	1	x	20 bit integer value.

Notes: This 20 bit register holds the page number of the start of the region of host memory to be used as the working set. This is a 256MByte region and can be positioned anywhere in the 4GByte host address range. This is measured in units of 4K bytes from 0 (the first byte address in the physical memory map).

BitMaskPattern

Name	Type	Offset	Format
BitMaskPattern	Rasterizer	0x8068	Integer

Command and Control register

Bits	Name	Read	Write	Reset	Description
031	Bitmask	1	1	x	32 bit value

Notes: Value used to control the bit mask stipple operation (if enabled). Fragments are accepted or rejected based on the current BitMask test modes defined by the RasterizerMode register. Note: the SyncOnBitmask bit in the Render command must also be enabled.

The bit mask is written in the BitMaskPattern register and can be modified in a number of ways before being used. These modifications are applied in the order below and are enabled using the corresponding bit in the RasterizerMode register.

As each pixel in the primitive is generated one bit of the bit mask is consumed. Internally the bits are always consumed from the least significant end towards the most significant end, however the MirrorBitMask effectively reverses this order.

В	itMaskPat	tern Application Bits in the RasterizerMode Register
Mode	Raster-	Description (See RasterizerMode register for details)
	izer	
	Mode	
	Bit no.	
ByteSwapBitMask	7,8	Byte swaps the bit mask pattern as directed by the BitMaskByteSwapMode. This
		allows the bitmasks used internally for Windows or WindowsNT to be used
		directly
MirrorBitMask	0	The bit mask pattern is mirrored so bit 0 become bit 31, bit 1 becomes bit 30,
		etc. Bit 0 is the least significant bit. This feature allows the left most pixel in a
		window to be assigned to the most or least significant bit in the bit mask
		pattern.
InvertBitMask	1	The bit mask pattern is inverted before it is used so that fragments associated
		with '0' bits are now written instead of fragments associated with '1' bits. The
		inversion is useful when two passes are needed to draw the primitive, for
		example to draw the foreground pixels using a different logical operation to
		the background pixels for a character.
BitMaskPacking	9	Selects whether the bit mask pattern is packed so that adjacent rows butt
		together to minimise the number of words to transfer for the whole pattern.
		If not then a new bit mask pattern is required for every scanline. For span fills
		a new bit mask pattern <i>must</i> be provided at the start of every scanline.
BitMaskOffset	1014	Determines the first bit to use in the bit mask pattern for the first bit mask
		pattern on a scanline. Subsequent bit masks will always start at bit 0 until the
		next scanline is encountered. The default is zero and the bit position refers to
		the position after any byte swapping or mirroring has been done. This allows
		the source and destination rectangle alignments to be different.

BorderColor0 BorderColor1

Name	Type	Offset	Format
BorderColor0	Texture	0x84A8	Bitfield
BorderColor1	Texture	0x84F8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: If a border has not been provided in the texture map, but a border texel is needed, they are taken from the BorderColor registers. BorderColor0 holds the border color to be used for Texels T0...T3. Its format is red in byte 0, green in byte 1, blue in byte 2 and alpha in byte 3. BorderColor1 holds the border color to be used for Texels T4...T7. Its format is identical.

BStart

Name	Type	Offset	Format
BStart	Color	0x87B0	Fixed point number
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	✓	1	X	
1523	Integer	✓	1	x	
2431	Unused	0	0	X	

Notes: Used to set the initial Blue value for a vertex when in Gouraud shading mode. The value is 24 bit 2's complement fixed point numbers in 9.15 format.

ChromaFailColor

Name	Type	Offset	Format
ChromaFailColor	Color	0xAF98	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the chroma color to use when the chroma test is enabled and the chroma operation is substitute fail color. Its format is 8 bit ABGR components packed into a 32 bit word with R in the LS byte.

ChromaLower

Name	Type	Offset	Format
ChromaLower	Color	0x8F10	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	x	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the lower bound color for the chroma test. Each color component has a seperate boundary held as an unsigned 8 bit number with Red in the lower byte, then green, then blue and finaly in the upper byte alpha. The test is inclusive so the fragment is in range if all its components are less than or equal to the upper bound and greater than or equal to the lower bound. The options are to reject the fragment so nothing gets drawn or the color is replaced by the value held in the ChromaPassColor or ChromaFailColor registers. *Note this is different to GLINT MX*

ChromaPassColor

Name	Type	Offset	Format
ChromaPassColor	Color	0xAF90	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	1	1	x	Red
815	G	1	1	X	Green
1623	В	1	✓	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the chroma color to use when the chroma test is enabled and the chroma operation is substitute pass color. Its format is 8 bit ABGR components packed into a 32 bit word with R in the LS byte.

ChromaTestModeAndChromaTestModeOr

Name	Type	Offset	Format
ChromaTestMode	Alpha Blend	0x8F18	Bitfield
ChromaTestModeAnd	Alpha Blend	0x A C C 0	Bitfield Logic Mask
ChromaTestModeOr	Alpha Blend	0xACC8	Bitfield Logic Mask
	Control registers		

Bits	Name	Read ⁶	Write	Reset	Description
0	Enable	1	√	X	When set enables chroma testing under control of the remaining bits in this register. When clear no chroma test is done.
12	Source	/	√	x	This field selects which color (after any suitable conversion) is to be used for the chroma test. The values are: 0 = FBSourceData 1 = FBData 2 = Input Color (from fragment) 3 = Output Color (after any alpha blending)

3Dlabs Proprietary and Confidential 5-19

⁶ Logic Op register readback is via the main register only

34	PassAction	✓	1	x	This field defines what action is to be taken if the
					chroma test passes (and is enabled). The options are:
					0 = Pass
					1 = Reject
					2 = Substitute ChromaPassColor
					3 = Substitute ChromaFailColor
56	FailAction	1	1	x	This field defines what action is to be taken if the
					chroma test fails (and is enabled). The options are:
					0 = Pass
					1 = Reject
					2 = Substitute ChromaPassColor
					3 = Substitute ChromaFailColor
731	Unused	0	0	X	

Notes: Used to test the fragment's color against a range of colors after alphablending. The chroma test is enabled by the enable bit (0) in the register. Note: incompatible with MX programming.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

ChromaUpper

Name	Type	Offset	Format	
ChromaUpper	Color	0x8F08	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the upper bound color for the chroma test. Each color compoent has a seperate boundary held as an unsigned 8 bit number with Red in the lower byte, then greeen, then blue and finaly in the upper byte alpha. The test is inclusive so the a fragment is in range if all its components are less than or equal to the upper bound and greater than or equal to the lower bound. The options are to reject the fragment so nothing gets drawn or the color is replaced by the value held in the ChromaPassColor or ChromaFailColor registers. *Note this is different to GLINT MX*

Color

Name	Type	Offset	Format
Color	Host In	0x87F0	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Red	1	1	X	
815	Green	1	1	X	
1623	Blue	1	✓	X	
2431	Alpha	1	1	X	

Notes: This register is used in conjunction with the *SyncOnHostData* bit in the **Render** command to trigger fragment generation under Host control.

ColorDDAMode ColorDDAModeAnd ColorDDAModeOr

Name	Type	Offset	Format
ColorDDAMode	Color	0x87E0	Bitfield

ColorDDAModeAnd Color 0xABE0 Bitfield Logic Mask ColorDDAModeOr Color 0xABE8 Bitfield Logic Mask

Control registers

Bits	Name	Read ⁷	Write	Reset	Description
1	Enable	~	~	X	This bit, when set, causes the current color to be generated.
2	Shading	V	~	X	Selects the shading mode. The two options are: 0 = Flat – the color is taken from the Constant Color register. 1 = Gouraud – the color is taken from the DDAs.
331	Unused	0	0	x	

Notes: The ColorDDAMode register controls the operation of the Color DDA unit using the Enable and Shading bits. The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

CommandInterrupt

NameTypeOffsetFormatCommandInterruptHost In0xA990Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Output DMA	1	1	X	1 = trigger on completion of output DMA
131	Reserved	1	1	x	

Notes:

7

⁷ Logic Op register readback is via the main register only

Config2D

NameTypeOffsetFormatConfig2DGlobal0xB618Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Opaque Span	1	1	X	In RasterizerMode, AreaStippleMode, LogicalOpMode, FBW riteMode, TextureReadMode.
1	MultiRXBlit	×	X	X	Reserved
2	UserScissorEna ble	1	1	X	ScissorMode
3	FBDestReadEn able	1	1	X	In FBDestReadMode bit 3 = (ReadEnable)
4	AlphaBlendEna ble	1	1	X	In AlphaBlendColorMode and AlphaBlendAlphaMode: bit 4 = AlphaBlendEnable (Enable)
5	DitherEnable	1	1	X	In DitherMode: bit 5 = DitherEnable (Enable)
6	ForgroundLogi calOpEnable	y	1	X	In LogicalOpMode: bit 6 = ForgroundLogicalOpEnable (Enable)
710	ForgroundLogi calOp	1	1	X	In LogicalOpMode: Bits 7-10 = ForgroundLogicalOp (LogicOp)
11	BackgroundLo gicalOpEnable	1	1	X	In LogicalOpMode: Bit 11 = BackgroundLogicalOpEnable (Background En.)
1215	BackgroundLo gicalOp	✓	1	x	In LogicalOpMode: Bits 12-15 = BackgroundLogicalOp
16	UseConstantSo urce	✓	1	X	In LogicalOpMode: bit 16 = UseConstantSource
17	FBWriteEnable	1	1	x	In FBWriteMode: bit 17 = FBWriteEnable (WriteEnable)
18	Blocking	1	1	x	In FBSourceReadMode bit 18 = Blocking
19	ExternalSource Data	1	1	X	In FBSourceReadMode bit 19 = ExternalSourceData
20	LUTMode Enable	1	1	x	In LUTMode: bit 20 = Enable

Notes: This register updates the mode registers in multiple units as shown. The name in brackets is the field name in the corresponding mode register, if different to the field name for the *Config2D* command. Also note that bit 0 affects several mode registers.

Constant Color

Name	Type	Offset	Format
ConstantColor	Delta	0x87E8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	Red	~	~	x	
815	Green	~	~	x	
1623	Blue	/	/	X	
2431	Alpha	~	~	X	

Notes: This register holds the constant color in packed format. This is a legacy register maintained for backwards compatibility which has been superceded by the *ConstantColorDDA* register.

The *ConstantColorDDA* register, as well as loading up the constant color register, also loads the DDA start register from the corresponding color byte and sets the dx and dyDom gradients to zero. This allows a constant color to be set up irrespective of the shading mode.

ConstantColorDDA

Name	Type	Offset	Format
ConstantColorDDA	Color	0xAFB0	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: This register holds the constant color in packed format. As well as loading up the constant color register it also loads up the DDA start register from the corresponding color byte and sets the dx and dyDom gradients to zero. This allows a constant color to be set up irrespective of the shading mode.

ContextData

Name	Type	Offset	Format
ContextData	Global	0x8DD0	Variable

Control register

Bits	Name	Read	Write	Reset	Description
115	Reserved				
1631	ContextData	✓	×	X	Undefined, returned by ContextDump command = (number of data words) -1

Notes: The context data is read from the Host Out FIFO and stored in memory in a context buffer (excluding any tags), while the context mask is typically discarded. This context buffer can be restored by prefixing it with the three words: *RestoreContext* tag, context mask (used to generate the buffer in the first place) and the *ContextData* tag, and loading it all. The *ContextData* tag has the upper 16 bits set to the number of words of context data in the buffer minus one⁸. The layout of the data in the context dump buffer is not important (and is in fact largely undocumented) because no massaging of the data is necessary before it can be restored.

ContextDump

Name	Type	Offset	Format
ContextDump	Global	0x8DC0	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description	Data Words
0	GeneralControl	X	'	X	Vertex list and Delta setup mode registers	4
1	Geometry	×	~	X	Delta unit state	67
2	Matrices	×	v	X	unused	
3	Material	×	~	X	unused	
4	Lights0_7	×	v	X	unused	
5	Lights8_15	×	~	X	unused	
6	RasterPos	×	v	X	unused	
7	CurrentState	×	~	X	unused	
8	TwoD	×	•	x	State used for 2D operations and 2D setup	7
9	DMA	×	•	x	State used for tag-driven DMAs (If using Command DMA)	52 (51)
10	Select	×	~	X	unused	
11	RasterizerState	×	~	X	General setup of the rasterization units	231

 $^{^8}$ A tag with a count in the upper 16 bits is a hold mode tag so all the subsequent data is automatically given the same tag.

3Dlabs Proprietary and Confidential 5-25

12	DDA	X	/	X	DDA Values	69
13	Ownership	X	✓	X	Stripe ownership state	2
14	FogTable	X	'	X	Contents of the Fog Table	64
15	LUT	X	/	X	Contents of the LUT	256
16	TextureManage	×	~	x	State used for logical texturing (virtual	9
	ment				texturing)	
1731	Reserved	0	0	X		

Notes: This command forces the P4 to dump the selected context. Context switching can be done on any command boundary but not during internal processing or texture/image downloads. The context is dumped from each unit by the *ContextDump* command and restored by the *ContextRestore* command. The data sent with this command (the context mask) dictates what subset of the full context is to be dumped:

- The context for each unit is defined by the ContextMask sent in the data word of the *ContextDump* and *ContextRestore* commands.
- It appears in the Host Output FIFO tagged as *ContextData* where the host of the output DMA controller can read it.
- The amount of data sent depends on the context mask sent with the command.
- The last tag and data sent to the FIFO is the *ContextDump* tag and mask, but this is not included in the word counts above
- For paired context dump and restore operations the same mask is required.
- The context data is read from the Host Out FIFO and stored in memory in a context buffer (excluding any tags).
- For further information see the ContextRestore, EndofFeedback, FilterMode and ContextData registers

ContextRestore

NameTypeOffsetFormatContextRestoreGlobal0x8DC8Bitfield

Command

Bits	Name	Read	Write	Reset	Description	Data Words
0	GeneralControl	×	~	X	Vertex list and Delta setup mode registers	4
1	Geometry	×	/	X	Delta unit state	67
2	Matrices	X	v	X	unused	
3	Material	×	/	X	unused	
4	Lights0_7	X	/	X	unused	
5	Lights8_15	X	/	X	unused	
6	RasterPos	X	/	X	unused	
7	CurrentState	×	/	X	unused	
8	TwoD	×	~	x	State used for 2D operations and 2D	7
					setup	
9	DMA	×	/	X	State used for tag-driven DMAs	52
					(If using Command DMA)	(51)
10	Select	×	/	X	unused	
11	RasterizerState	×	/	X	General setup of the rasterization units	231
12	DDA	×	/	X	DDA Values	69
13	Ownership	×	/	X	Stripe ownership state	2
14	FogTable	X	/	X	Contents of the Fog Table	64
15	LUT	×	/	X	Contents of the LUT	256
16	TextureManage	×	~	X	State used for logical texturing (virtual	9
	ment				texturing)	
1731	Reserved	0	0	X		

Notes:

- The context for each unit is defined by the ContextMask sent in the data word of the ContextDump and ContextRestore commands. The various fields in the mask and their effect on
- Froitsfürthesliofommation see the ContextDump, EndofFeedback, FilterMode and ContextData registers

Continue

Name	Type	Offset	Format
Continue	Rasterizer	0x8058	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
015	Scanlines	1	1	x	16 bit unsigned integer
1631	Reserved	0	0	x	Reserved for future use, mask to 0

Notes: Continues rasterisation to continue after new delta value(s) have been loaded, but doesn't cause either of the trapezoid's edge DDAs to be reloaded. The data field holds the number of scanlines (or sub scanlines) to fill as a 16 bit unsigned integer. Note: this count does not get loaded into the *Count* register.

ContinueNewDom

Name	Type	Offset	Format
ContinueNewDom	Rasterizer	0x8048	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
015	Scanlines	1	1	X	16 bit unsigned integer
1631	Reserved	0	0	X	Reserved for future use, mask to 0

Notes: This command causes rasterization to continue with a new dominant edge. The dominant edge DDA in the rasterizer is reloaded with the new parameters. The subordinate edge is carried on from the previous trapezoid. This allows any convex 2D polygon to be broken down into a collection of trapezoids and continuity maintained across boundaries.

Since this command only affects the rasterizer DDA (and not any of the other units), it is not suitable for 3D operations.

The data field holds the number of scanlines (or sub scanlines) to fill. Note this count does not get loaded into the *Count* register.

ContinueNewLine

Name	Type	Offset	Format
ContinueNewLine	Rasterizer	0x8040	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
015	Scanlines	1	1	x	16 bit unsigned integer
1631	Reserved	0	0	X	Reserved for future use, mask to 0

Notes: Allows the raterization to continue for the next segment in a polyline. The XY position is carried on from the previous line, however the fraction bits in the DDAs can be kept, set to zero or half under control of the *RasterizerMode*.

The data field holds the number of scanlines (or sub scanlines) to fill as a 16 bit unsigned integer. Note this count does not get loaded into the *Count* register.

The use of *ContinueNewLine* is not recommended for OpenGL because the DDA units will start with a slight error as compared with the value they would have been loaded with for the second and subsequent segments.

ContinueNewSub

Name	Type	Offset	Format
ContinueNewSub	Rasterizer	0x8050	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
015	Scanlines	1	1	x	16 bit unsigned integer
1631	Reserved	0	0	X	Reserved for future use, mask to 0

Notes: This command causes rasterization to continue with a new subordinate edge. The subordinate edge DDA in the rasterizer is reloaded with the new parameters. The dominant edge is carried on from the previous trapezoid. This is very useful when scan converting triangles with a "knee" (i.e. two subordinate edges. The data field holds the number of scanlines (or sub scanlines) to fill. Note this count does not get loaded into the *Count* register.

Count

Name	Type	Offset	Format
Count	Rasterizer	0x8030	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	variable	1	1	x	16 bit unsigned integer
1631	Reserved	0	0	X	Reserved for future use, mask to 0

Notes: Mode set in Render command:

- Number of pixels in a line.
- Number of scanlines in a trapezoid.
- Number of sub scanlines in an antialiased trapezoid.
- Diameter of a point in sub scanlines. Unsigned 16 bits.

dAdx

Name	Type	Offset	Format
dAdx	Color	0x87D0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	x	

Notes: Used to set the X derivative for the Alpha value for the interior of a trapezoid when in Gouraud shading mode. The format is 24 bit 2's complement 9.15 fixed point numbers. With dBdx, dGdx and dRdx, holds the X gradient values for the Red, Green, Blue and Alpha Color components. See also dFdx for Fog rendering coefficient.

dAdyDom

Name	Type	Offset	Format
dAdyDom	Color DDA	0x87D8	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: This register is used to set the Y derivative dominant for the Alpha value along a line, or for the dominant edge of a trapezoid, when in Gouraud shading mode. The value is in 24 bit 2's complement 9.15 fixed point format.

dBdx

Name	Type	Offset	Format
dBdx	Color	0x87B8	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: Used to set the X derivative for the Red value for the interior of a trapezoid when in Gouraud shading mode. The format is 24 bit 2's complement 9.15 fixed point numbers.

dBdyDom

Name	Type	Offset	Format
dBdyDom	Color	0x87C0	Fixed point
	Control regi	ster	

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: This register is used to set the Y derivative dominant for the Blue value along a line, or for the dominant edge of a trapezoid, when in Gouraud shading mode. The value is in 24 bit 2's complement 9.15 fixed point format.

DeltaFormatControl DeltaFormatControlOr DeltaFormatControlOr

Name	Type	Offset	Format
DeltaFormatControl	Delta	0x9350	Bitfield

DeltaFormatControlAnd Delta 0xAB20 Bitfield Logic Mask
DeltaFormatControlOr Delta 0xAB28 Bitfield Logic Mask

Control Register

Bits	Name	Read ⁹	Write	Reset	Description
0	WrapS	1	1	X	1 = enable wrapping in S
1	WrapT	1	1	X	1 = enable wrapping in T
2	FullScreenAA	1	1	X	1 = enabled
3	DrawLineEndP	1	1	X	1 = enabled
4	ForceQ	1	1	X	0 = leave Q as delivered, 1 = set Q to 1.0
5	Reserved	0	0	X	
6	UseProvokingV	1	1	x	1 = enabled
7	ScalebyQ	1	1	X	1=set/enabled
8	WrapS1	1	1	X	1 = enable wrapping in S for texture 1
9	WrapT1	1	1	X	1 = enable wrapping in T for texture 1
10	ShareQ	1	1	X	1 = Set Q1 = Q
11	Line2D	1	1	X	1 = draw 2D lines
12	ShareS	1	1	X	1 = set S1 = S
13	ShareT	1	1	X	1 = set T1 = T
14	ShareColor	1	1	x	1 = set diffuse to color
15	TextureShift	1	1	X	1=set/enabled
16	Reserved	0	0	x	Reserved
17-31	Reserved	0	0	x	

Notes: 1.

- 1. The texture coordinates can be modified by enabling wrapping in S or T. This mode adjusts the texture coordinates so that shortest path is taken; if the normalized S coordinates of two points are 0.1 and 0.9, the shortest path goes from 0.1 to 0, wraps around to 1.0 amd goes down to 0.9.
- 2. Full screen antialiasing is acheived by drawing at 2x reolution in X and Y, then filtering down to the correct size. This mode requires all X and Y values to be doubled.
- 3. The end point of a line is not normally drawn, but will be if enabled in this register.
- 4. If *UseProvokingVertex* is enabled, certain parameters (defined by the *ProvokingVertexMask*) are flat shaded using the vertex specified by the provoking vertex register.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

_

⁹ Logic Op register readback is via the main register only

DeltaMode DeltaModeAnd DeltaModeOr

Name	Type	Offset	Format
DeltaMode	Delta	0x9300	Bitfield
DeltaModeAnd	Delta	0xAAD0	Bitfield Logic Mask
DeltaModeOr	Delta	0xAAD8	Bitfield Logic Mask

Control registers

Bits	Name	Read ¹⁰	Write	Reset	Description
0, 1	TargetChip	1	1	X	Read only field, fixed at 1 = TX.
2, 3	DepthFormat	✓	✓	X	This field defines the depth format and hence the final format of the depth parameters to be written into the P4. The options are: $0 = 15 \text{ bits}$ $1 = 16 \text{ bits}$ $2 = 24 \text{ bits}$ $3 = 32 \text{ bits}$
4	FogEnable	✓	✓	X	When set enables the fog calculations. This is qualified by the FogEnable bit in the Draw command.
5	Texture Enable	✓	✓	X	When set enables the texture calculations. This is qualified by the <i>TextureEnable</i> bit in the Draw commands.
6	Smooth Shad- ing Enable	✓	✓	X	When set enables the color calculations.
7	Depth Enable	1	1	x	When set enables the depth calculations.
8	Specular Texture Enable	✓	✓	X	When set enables the specular texture calculations.
9	Diffuse Texture Enable	1	1	x	When set enables the diffuse texture calculations
10	SubPixelCorrec tionEnable	✓	✓	X	When set provides the subpixel correction in Y. This is qualified by the SubPixelCorrectionEnable in the Draw command.
11	DiamondExit	✓	✓	X	When set enables the application of the OpenGL 'Diamond-exit' rule to modify the start and end coordinates of lines.
12	NoDraw	√	✓	X	When set prevents any rendering from starting after the set up calculations are done and parameters sent to P4. This only effect the Draw* commands.
13	ClampEnable	✓	✓	X	When set causes the input values to be clamped into a parameter specific range. Note that the texture parameters are not included.

 $^{^{10}\,\}mathrm{Logic}\,\mathrm{Op}$ register readback is via the main register only

3Dlabs Proprietary and Confidential 5-33

14, 15	Texture	1	1	X	These field causes the texture parameters to be:
	Parameter				0: Used as given
	Mode				1: Clamped to lie in the range -1.0 to 1.0
					2: Normalise to lie in the range -1.0 to 1.0
16	Reserved	0	0	X	Reserved
17	BackfaceCull	1	1	X	When set enables backface culling. Rejection is based
					on the sign of the area of the triangle, whether +ve or
					-ve is controlled by the draw command.
18	ColorOrder	1	1	x	Specifies order of colors when packed as RGBA in a
					32 bit word, reading from MSB to LSB:
					0 = Alpha, Blue, Green, Red
					1 = Alpha, Red, Green, Blue
					Each color component is 8 bits.
19	Bias	1	1	x	0 = off, 1 = on
	Coordinates				
20	Reserved	1	1	x	Reserved
21-25	Reserved	1	1	X	Reserved
26	Texture	1	1	X	0 = off, 1 = on
	Enable1				
27	Reserved	1	1	X	Reserved
28	PerPolyMip	1	1	X	0 = off, 1 = on
	Мар				
29	Texture3D	1	1	X	0 = off, 1 = on
30,31	Reserved	0	0	X	Reserved

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

Depth

Name	Type	Offset	Format
Depth	Depth	0x89A8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
030	Depth value	1	1	X	Integer value right-justified to LSB end and padded with 0s to 31 bits.
31	Reserved	0	0	X	

Notes: Holds an externally sourced 31 bit depth value. If the depth buffer holds less than 31bits then the user supplied depth value is right justified to the least significant end. The unused most significant bits should be set to zero.

This is used in the draw pixels function where the host supplies the depth values through the Depth register. Alternatively this is used when a constant depth value is needed, for example, when clearing the depth buffer, or for 2D rendering where the depth is held constant.

DepthModeAnd DepthModeOr

Name	Type	Offset	Format
DepthMode	Depth	0x89A0	Bitfield
DepthModeAnd	Depth	0xAC70	Bitfield Logic Mask
DepthModeOr	Depth	0xAC78	Bitfield Logic Mask
	Control registers		

Bits	Name	Read	Write	Reset	Description
		11			
0	Enable	~	~	x	This bit, when set, enables the depth test and the
					replacement depth value to depend on the outcome
					of the test. Otherwise the test always passes and the
					depth data in the local buffer is not changed.
1	WriteMask	~	~	x	This bit, when set enables the depth value in the local
					buffer to be updated when doing a read-modify-write
					operation. The byte enables (LB Write) can also be
					used when the Z value is 16 or 24 bits in size.

3Dlabs Proprietary and Confidential 5-35

 $^{^{11}}$ Logic Op register readback is via the main register only

23	NewDepth Source	•		x	The depth value to write to the local buffer can come from several places. The options are: 0 = DDA. 1 = Source depth (i.e. read from Local Buffer) 2 = Depth register 3 = LBSourceData register. Only generated when source and destination reads are enabled.	
46	Compare Function		•	X	This field selects the compare function to use. The options are: 0 = Never	
78	Width	~	V	x	This field holds the width in bits of the depth field in local buffer. The options are: $0 = 16$ bits wide $1 = 24$ bits wide $2 = 31$ bits wide $3 = 15$ bits wide	
9	Normalise	•	•	X	This bit, when set, will use all 50 bits of the DDA for Z interpolation, even for 24 or less bits of depth. The Width field must be set up to restrict the number of bits used in the comparison operation. When this bit is clear the depth test is compatible with GLINT MX. This bit should be 0 if NonLinearZ is set.	
10	NonLinearZ	V	V	X	This bit, when set, enables the 32 bit DDA Z value to be encoded in 15, 16 or 24 bits using a non linear pseudo floating point representation. The non linear format is controlled by the following two fields.	
1112	Exponent Scale	V	V	x	This field defines how much the exponent should be scaled by. The options are: $0 = \text{scale by 1} \qquad 1 = \text{scale by 2}$ $2 = \text{scale by 4} \qquad 3 = \text{scale by 8}$	
1314	Exponent Width	•	•	x	This field defines the number of bits in the depth word to use as exponent bits. The options are: 0 = 1 bit wide exponent field 1 = 2 bits wide 2 = 3 bits wide 3 = 4 bits wide	
1531	Unused	0	0	X		

Notes: The register defines Depth operation. It controls the comparison of a fragment's depth value and updating of the depth buffer. (If the compare function is LESS and result = TRUE then the fragment value is less than the source value.)

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

dFdx

Name	Type	Offset	Format
dFdx	Fog	0x86A8	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
021	Fraction	1	1	X	
2231	Integer	1	1	X	

Notes: Used to set the X derivative for the Fog value for trapezoid rendering. The format is 32 bit 2's complement 10.22 fixed point numbers.

dFdyDom

Name	Type	Offset	Format
dFdyDom	Fog	0x86B0	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
021	Fraction	1	1	x	
2231	Integer	1	1	x	

Notes: This register holds the Y gradient values along the dominant edge for the Fog. The format is 32 bit 2's complement fixed point numbers in 10.22 format

dGdx

Name	Type	Offset	Format
dGdx	Color	0x87A0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: Used to set the X derivative for the Green value for the interior of a trapezoid when in Gouraud shading mode. The format is 24 bit 2's complement 9.15 fixed point numbers.

dGdyDom

Name	Type	Offset	Format
dGdyDom	Color	0x87A8	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	✓	1	X	
2331	Reserved	0	0	X	Unused

Notes: This register is used to set the Y derivative dominant for the Green value along a line, or for the dominant edge of a trapezoid, when in Gouraud shading mode. The value is in 2's complement 24 bit 9.15 fixed point format.

DitherMode DitherModeAnd DitherModeOr

Name	Type	Offset	Format
DitherMode	Global	0x8818	Bitfield
DitherModeAnd	Global	0x A C D 0	Bitfield Logic Mask
DitherModeOr	Global	0xACD8	Bitfield Logic Mask
	Control Register		

Bits	Name	Read 12	Write	Reset	Description
0	Enable	~	~	x	When set causes the fragment's color values to be
					dithered or rounded under control of the remaining
					bits in this register. If this bit is clear then the
					fragment's color is passed unchanged.
1	Dither Enable	~	~	x	When this bit is set any RGB format color is dithered,
					otherwise it is rounded to the destination size under
					control of the RoundingMode field. See the table
					below for the dither matrix and how it is combined
					with the color components. Color Index formats are
					always rounded.
25	Color Format	~	~	x	The color format which in turn is coded from the size
					and position of the red, green, blue and (if present)
					the alpha components.

12

¹² Logic Op register readback is via the main register only

	TT 66				F71
67	Xoffset	'	~	X	This offset is added to the fragment's x coordinate to
					derive the x address in the dither table. This allows
					window-relative dithering using screen coordinates.
89	Yoffset	~	~	X	This offset is added to the fragment's y coordinate to
					derive the y address in the dither table. This allows
					window-relative dithering using screen coordinates.
10	Color Order	~	~	x	Holds the color order. The options are:
					0 = BGR
					1 = RGB
1113	Reserved	0	0	x	
14	Alpha Dither	~	~	x	This bit allows the alpha channel to be rounded even
					when the color channels are dithered. This helps
					when antialiasing.
					0 = Alpha value is dithered (if
					DitherEnable is set)
					1 = Alpha value is always rounded.
1516	Rounding	~	~	x	0 = Truncate
	Mode				1 = Round Up
					2 = Round Down
1731	Unused	0	0	X	

Notes: Dithering controls color formatting. The dither function converts the internal color format into the framebuffer color information format.

The following table shows the different color formats supported by the dither unit:

- In the R, G, B and A columns the nomenclature n@m means this component is n bits wide and starts at bit position m in the framebuffer. The least significant bit position is 0 and a dash in a column indicates that this component does not exist for this mode. When two entries are shown the colour value is replicated into both fields.
- Two color ordering formats are supported, namely ABGR and ARGB, with the right most letter representing the color in the least significant part of the word. This is controlled by the Color Order bit in the DitherMode register, and is easily implemented by just swapping the R and B components before conversion into the framebuffer format.
- The only exception to this are the 3:3:2 formats where the actual bit fields sent to the framebuffer data need to be modified as well because the R and B components are differing widths.
- CI processing is not affected by this swap.

				Internal C	olour Chan	nels	
	Format	Colour	Name	R	G	В	A
		Order					
	0	BGR	8:8:8:8	<u>8@0</u>	8@8	<u>8@16</u>	8@24
	1	BGR	4:4:4:4	<u>4@0</u>	<u>4@4</u>	<u>4@8</u>	<u>4@12</u>
С	2	BGR	5:5:5:1	<u>5@0</u>	<u>5@5</u>	<u>5@10</u>	<u>1@15</u>
О	3	BGR	5:6:5	<u>5@0</u>	<u>6@5</u>	<u>5@11</u>	-
1	4	BGR	3:3:2	<u>3@0</u>	<u>3@3</u>	<u>2@.6</u>	-
О	0	RGB	8:8:8:8	8@16	8@8	<u>8@0</u>	8@24
u	1	RGB	4:4:4:4	<u>4@8</u>	<u>4@4</u>	<u>4@0</u>	<u>4@12</u>
r	2	RGB	5:5:5:1	<u>5@10</u>	<u>5@5</u>	<u>5@0</u>	<u>1@15</u>
	3	RGB	5:6:5	<u>5@11</u>	<u>6@5</u>	<u>5@0</u>	-
	4	RGB	3:3:2	<u>3@5</u>	<u>3@2</u>	<u>2@0</u>	-
CI	15	X	CI8	<u>8@0</u>	<u>8@8</u>	<u>8@16</u>	<u>8@24</u>

The format to use is held in the DitherMode register.

In CI mode the lower byte (CI8) replicated up to the full 32 bit width as an aid to double buffering when the alternative buffers are stored in different bit planes in the same 32 bit word. The replication is done after dithering.

dKdBdx

NameTypeOffsetFormatdKdBdxTexture Color0x8D38Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	reserved	0	0	X	

Notes: *dKdBdx* holds the X gradient value for the Blue Kd color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKdBdyDom

NameTypeOffsetFormatdKdBdyDomTexture0x8D40Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Reserved	0	0	X	

Notes: dKdBdyDom holds the Y gradient value along the dominant edge for the Blue Kd (diffuse) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKdGdx

Name	Type	Offset	Format
dKdGdx	Texture Color	0x8D20	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: *dKdGdx* holds the X gradient value for the Green Kd (diffuse) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKdGdyDom

Name	Type	Offset	Format
dKdGdyDom	Texture	0x8D28	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	Unused	0	0	X	

Notes: The Ks and Kd DDA units are responsible for generating the specular and diffuse RGB values. dKdGdyDom holds the Y gradient value along the dominant edge for the Green Kd (diffuse) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKdRdx

Name	Type	Offset	Format
dKdRdx	Texture	0x8D08	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	Unused	0	0	x	

Notes: *dKdRdx* holds the X gradient value for the Red Kd (diffuse) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKdRdyDom

Name	Type	Offset	Format
dKdRdyDom	Texture	0x8D10	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	✓	✓	x	
2431	Unused	0	0	x	

Notes: *dKdRdyDom* holds the Y gradient value along the dominant edge for the Red Kd (diffuse) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKsBdx

NameTypeOffsetFormatdKsBdxTexture0x8CB8Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: dKsBdx holds the X gradient value for the Blue Ks (specular) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format. (Note: numeric format differs from the MX.)

dKsBdyDom

NameTypeOffsetFormatdKsBdyDomTexture0x8CC0Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	unused	0	0	X	

Notes: *dKsBdyDom* holds the Y gradient value along the dominant edge for the Blue Ks (Specular) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKsdx

NameTypeOffsetFormatdKsdxTexture0x86D0Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
021	Fraction	1	1	x	2's complement 2.22 fixed point fraction
2223	Integer	1	1	x	
2431	Unused	0	0	x	

Notes: Ks (specular) derivative for unit X. The value is 2.22 2's complement format..

dKsdyDom

Name	Type	Offset	Format
dKsdyDom	Texture	0x86D8	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
021	Fraction	1	1	x	
2223	Integer	1	1	x	
2431	Unused	0	0	X	

Notes: Ks (specular) derivative per unit Y along the dominant edge. The value is 2.22 2's complement format

dKsGdx

Name	Type	Offset	Format
dKsGdx	Texture	0x8CA0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	Unused	0	0	x	

Notes: *dKsGdx* holds the X gradient value for the Green Ks (specular) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format. (Note: numeric format differs from MX.)

dKsGdyDom

Name	Type	Offset	Format
dKsGdyDom	Texture	0x8CA8	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	x	
2431	Unused	0	0	X	

Notes: *dKsGdyDom* holds the Y gradient value along the dominant edge for the Green Ks (Specular) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

dKsRdx

Name	Type	Offset	Format
dKsRdx	Texture	0x8C88	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: dKsRdx holds the X gradient value for the Re Ks (specular) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format. (Note: numeric format has changed from the MX.)

dKsRdyDom

Name	Type	Offset	Format
dKsRdyDom	Texture	0x8CC0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: dKsRdyDom holds the Y gradient value along the dominant edge for the Red Ks (Specular) color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

DMAAddr

NameTypeOffsetFormatDMAAddrInput0xA980Integer

Control Register

Bits	Name	Read	Write	Reset	Description
01	Reserved	0	0	X	
231	Address	✓	~	X	Address

Notes: This register holds the byte address of the next DMA buffer to read from (reading doesn't start until the *DMACount* command). The bottom two bits of the address are ignored, hence the byte address is forced to be 32 bit aligned.

This register should not be confused with the PCI register of the same name. *DMAAddr* must be loaded by itself and not as part of any increment, hold or indexed group. See also: *DMACount*.

DMAContinue

NameTypeOffsetFormatDMAContinueInput0xA9F8IntegerCommand

Bits	Name	Read	Write	Reset	Description
029	Count	~	/	X	Number of DMA words to transfer
3031	Reserved	0	0	X	

Notes:

DMACount

NameTypeOffsetFormatDMACountInput0xA988Integer

Control register

Bits	Name	Read	Write	Reset	Description
029	Count	~	~	x	Number of DMA words to transfer
3031	Reserved	0	0	X	

Notes: At chip reset the MasterEnable bit in the *CFGCommand* register must be set to allow DMA to operate. Then, for the simplest form of DMA, the host software prepares a host buffer containing register address tag descriptions and data values. The host writes the base address of this buffer to the *DMAAddr* register and the count of the number of words to transfer to the *DMACount* register. Writing to the *DMACount* register starts the DMA transfer and the host is then free to perform other work.

DMAFeedback

Name	Type	Offset	Format
DMAFeedback	Input	0xAA10	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
029	Count	~	~	x	Number of DMA words to transfer
3031	Reserved	0	0	X	Reserved

Notes: The Feedback DMA mechanism allows the collection and transfer of an unspecified amount of data from the Host Out FIFO. This can be used for OpenGL feedback and select modes.

- The feedback DMA transfer is set up by using the *DMAOutputAddress* register and the *DMAFeedback* command.
- The *DMAOutputAddress* holds the address where the data is to be written. The start address is given as a byte address but the lower two bits are ignored.
- The *DMAFeedback* command with the length of the memory buffer (in words) is sent to start the Output DMA controller. Data is never written beyond the end of the given buffer length.
- Once all the data to write to memory has been generated the *EndOfFeedback* command is sent to terminate the DMA operation. A count of the number of words transferred is recorded in the PCIFeedbackCount register.

Note: Feedback DMA must run as external DMA only.

DMAMemoryControl

NameTypeOffsetFormatDMAMemoryControlInput0xB780Bitfield

Command

Bits	Name	Read	Write	Reset	Description
0	InputDMA Memory	~	~	x	0 = PCI, 1 = AGP
1	Reserved	0	0		
2	Input DMA Alignment	~	~	X	0 = off, 1 = on
3	Index Memory	~	~	X	0 = PCI, 1 = AGP
4	Reserved	0	0	x	
5	Index Alignment	~	•	X	0 = off, 1 = on
6	Vertex Memory	~	~	X	0 = PCI, 1 = AGP
7	Reserved	0	0	X	
8	Vertex Alignment	~	'	X	0 = off, 1 = on
9	ReadDMA Memory	~	~	X	0 = PCI, $1 = AGP$
10	Reserved	0	0	X	
11	ReadDMA Alignment	~	~	X	0 = off, 1 = on
12-23	Reserved	0	0	X	
24-28	Burst Size	V	~	x	
29-30	Reserved	0	0	x	
31	WriteDMA Alignment	~	~	X	0 = off, 1 = on

Notes:			

DMAOutputAddress

Name	Type	Offset	Format
DMAOutputAddress	Input	0xA9E0	Integer

Command

Bits	Name	Read	Write	Reset	Description
01	Reserved	0	0	x	Reserved
231	Address	✓	✓	X	32 bit aligned address

Notes: This register holds the byte address where the output DMA controller will write to. The lower two bits of the address are ignored. This register must be loaded by itself and not as part of any increment, hold or indexed group.

DMAOutputCount

Name	Type	Offset	Format	
DMAOutputCount	Input	0xA9E8	Integer	
	Command			

Bits	Name	Read	Write	Reset	Description
029	Count	~	~	x	Number of DMA words to transfer
3031	Reserved	0	0	X	

Notes: This command starts a new output DMA if the output DMA controller is idle, otherwise it will block until the output DMA controller becomes available and all subsequent commands and register loads are suspended.

- The number of words to read from the P4 Host Out FIFO is given in the bottom 24 bits of the command, and the memory buffer address will have previously been set up in the *DMAOutputAddress* register.
- The P4 FilterMode register must have been set up to allow the required tags and/or data to be written in to the FIFO..
- This register must be loaded by itself and not as part of any increment, hold or indexed group.
- See also: DMAOutputAddress

DMARectangleRead

NameTypeOffsetFormatDMARectangleReadInput0xA9A8Bitfield

Control Register

Bits	Name	Read	Write	Reset	Description
0-11	Width	·	✓	X	Width of the rectangle in pixels. Range 04095
12-23	Height	~			Height of the rectangle in pixels. Range 04095
24-25	PixelSize	~	The pixel size is used during align: The values are:		The size of the pixels in the source image to read. The pixel size is used during alignment and packing. The values are: $0 = 8 \text{ bits}, 1 = 16 \text{ bits}, 2 = 24 \text{ bits}, 3 = 32 \text{ bits}$
26	Pack	~	•	X	This field, when set, causes the data to be packed into 32 bit words when used, otherwise the data is right justified and any unused bits (in the most significant end of the word) are set to zero.
27-28	ByteSwap	~	V	X	These bits control the byte swapping of the data read from the PCI bus before it is aligned and packed/unpacked. If the input bytes are labeled ABCD on input then they are swapped as follows: 0 = ABCD (i.e. no swap) 1 = BADC 2 = CDAB 3 = DCBA
29	Reserved	0	0	X	
30-31	Alignment	~	~	X	When set, causes P4 to start and stop PCI or AGP transfers on 64 byte boundaries where possible.

Notes: 1.

- 1. The Rectangle DMA mechanism allows image data to be transferred from host memory to the P4. The image data may be a sub image of a larger image and have any natural alignment or pixel size. Information regarding the rectangle transfer is held in registers loaded from the input FIFO or a DMA buffer.
- 2. The pixel data read from host memory is always packed, however when passed to P4 it can be in packed or unpacked format. It can also, optionally, be aligned on 64 byte boundaries.
- 3. The minimum number of PCI reads are used to align and pack the image data.
- 4. P4 is set up to rasterize the destination area for the pixel data (depth, stencil, color, etc.) with *SyncOnHostData* or *SyncOnBitMask* enabled in the Render command. This is done before the Rectangular DMA is started.
- 5. This register must be loaded by itself and not as part of any increment, hold or indexed group.
- 6. See also DMARectangleReadAddress; DMARectangleReadLinePitch; DMARectangleReadTarget.

DMARectangleReadAddress

NameTypeOffsetFormatDMARectangleReadAddressInput0xA9B0Integer

Control Register

Bits	Name	Read	Write	Reset	Description
031	Address	/	/	X	32 bit pixel aligned address

Notes: This register provides the byte address of the first pixel in the image or sub image to read during a rectangular DMA transfer from host memory to P4. The address should be aligned to the natural size of the pixel, except for 24 bit pixels which may be aligned to any byte boundary. This register must be loaded by itself and not as part of any increment, hold or indexed group.

See also: DMARectangleRead; DMARectangleReadLinePitch; DMARectangleReadTarget

DMARectangleReadLinePitch

NameTypeOffsetFormatDMARectangleReadLineInput0xA9B8Integer

Pitch

Control Register

Bits	Name	Read	Write	Reset	Description
031	Line Pitch	~	~	x	LinePitch

Notes: This register defines the amount, in bytes, to move from one scanline in the image to the next scanline during a rectangular DMA transfer from host memory to P4. For a sub image this is based on the width of the whole image. The pitch is held as a 32 bit 2's complement number. This is normally an integer multiple of the number of bytes in a pixel. The register must be loaded by itself and not as part of any increment, hold or indexed group.

See also: DMARectangleReadAddress; DMARectangleRead; DMARectangleReadTarget.

DMARectangleReadTarget

NameTypeOffsetFormatDMARectangleReadTargetInput0xA9C0Bitfield

Command

I	Bits	Name	Read	Write	Reset	Description
()-10 Tag	Tag	>	✓	x	Tag to use with DMA data.
1	11-31	Reserved	0	0	X	Reserved

Notes: 1. This register holds the 16 bit tag sent to the Rasterizer just before the image data is sent during a rectangular DMA transfer from host memory to the P4. Normally it would be one of the tags allowed by the rasterizer during a SyncOnHostData or SyncOnBitMask operation with the tag mode set to Hold. The secondary PCI bus traffic is minimized by sending multiple image words

with a single tag (with a count).

2. This register must be loaded by itself and not as part of any increment, hold or indexed group.

3. See also: DMARectangleReadAddress; DMARectangleReadLinePitch; DMARectangleRead

DMARectangleWrite

NameTypeOffsetFormatDMARectangleWriteInput0xA9C8Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0-11	Width	V	'	X	Width of the rectangle in pixels. Range 04095
12-23	Height	v	~	X	Height of the rectangle in pixels. Range 04095
24-25	PixelSize	'	V	x	The size of the pixels in the source image to read. The pixel size is used during alignment and packing. The values are: $0 = 8 \text{ bits}, 1 = 16 \text{ bits}, 2 = 24 \text{ bits}, 3 = 32 \text{ bits}$
26	Pack	~	V	x	1 = data is right justified and any unused bits (in the most significant end of the word) are set to zero. 0 = data read from the Host Out FIFO is packed. N.B. this is the inverse of the bit setting in DMARectangleRead

27-28	ByteSwap	~	~	X	These bits control the byte swapping of the data	
					written to the PCI bus. If the input bytes are labeled	
					ABCD on input then they are swapped as follows:	
					0 = ABCD (i.e. no swap) $1 = BADC$	
					2 = CDAB $3 = DCBA$	
29	Reserved	0	0	X		
30-31	Alignment	~	v	X	When set, causes P4 to start and stop PCI or AGP	
					transfers on 64 byte boundaries where possible.	

Notes:

1. The Rectangle DMA mechanism allows image data to be transferred from P4 to host memory. The image data may be a sub image of a larger image and have any natural alignment or pixel size. Information regarding the rectangle transfer is held in registers loaded from the input FIFO or a DMA buffer.

Note: Failure to supply an EOF may have unpredictable results.

- 2. The pixel data written to host memory is always packed, however when read from the Host Out FIFO it can be in packed or unpacked format. Note that it is packed when *Reset*. It can also, optionally, be aligned on 64 byte boundaries.
- 3. The minimum number of PCI writes are used to align and pack the image data.
- 4. P4 is set up to rasterize the source area for the pixel data (depth, stencil, color, etc.) enabled in the Render command. This is done before the Rectangular DMA is started.
- 5. This register must be loaded by itself and not as part of any increment, hold or indexed group.
- 6. See also: Erratum PEREN009; DMARectangleReadAddress; DMARectangleReadLinePitch; DMARectangleReadTarget

DMARectangleWriteAddress

Name	Type	Offset	Format	
DMARectangleWrite	Input	0xA9D0	Integer	
Address				

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	/	/	X	32 bit pixel aligned address

Notes: •

- This register provides the byte address of the first pixel in the image or sub image to write during a rectangular DMA transfer from P4 to host memory. The address should be aligned to the natural size of the pixel, except for 24 bit pixels which may be aligned to any byte boundary.
- This register must be loaded by itself and not as part of any increment, hold or indexed group.
- See also: DMARectangleWrite; DMARectangleWriteLinePitch; DMAReadGLINTSource

DMARectangleWriteLinePitch

NameTypeOffsetFormatDMARectangleWriteLineInput0xA9D8Integer

Pitch

Control Register

Bits	Name	Read	Write	Reset	Description
031	Line Pitch	✓	✓	x	LinePitch

Notes: This register defines the amount, in bytes, to move from one scanline in the image to the next scanline during a rectangular DMA transfer from P4 to host memory. For a sub image this is based on width of the whole image.

- The pitch is held as a 32 bit 2's complement number. This is normally an integer multiple of the number of bytes in a group.
- See also: DMARectangleWriteAddress; DMARectangleWrite; DMAReadGLINTSource

DownloadAddress

NameTypeOffsetFormatDownloadAddressFramebuffer0xB0D0Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Page Address	1	1	x	32 bit integer value from 0 to 65535

Notes: This register holds the address to which to download 32 bits of data. The address is incremented after every write. The simplest way to download data to the framebuffer (or indeed any memory) is to use the **DownloadAddress** message to set up the word address. Each subsequent **DownloadData** command sends 32 bits of message data to the download address, after which the download address is auto incremented to address the next word. The bottom two bits of the **DownloadAddress** are forced to zero for the memory update, and readback will return the incremented address value

DownloadData

NameTypeOffsetFormatDownloadDataFramebuffer0xB0D8Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	X	1	x	32 bit data

Notes: This register holds the data to write to memory. The address will have previously been set up using the DownloadAddress message. Each **DownloadData** command sends 32 bits of message data to the download address, after which the download address is auto incremented to address the next word. The bottom two bits of the **DownloadAddress** are forced to zero for the memory update, and readback returns the incremented address value

DownloadGlyphWidth

NameTypeOffsetFormatDownloadGlyphWidthSetup0xB658Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	Glyph width	1	1	X	16 bit integer value from 0 to 65535

Notes: This register holds the width of the glyph in bytes (range 0...31) which is just about to be downloaded via the *GlyphData* register. This must be sent for every download as it sets up some state used to manage the download.

DownloadTarget

NameTypeOffsetFormatDownloadTarget2DSetup0xB650Tag name

Control register

Bits	Name	Read	Write	Reset	Description
012	Tag name	1	1	X	

Notes: This tag holds the register the various download operations will write the expanded or generated data to. It can hold any legal tag, but typically will be set to FBData or FBSourceData.

dQ1dx

Name	Type	Offset	Format
dQ1dx	Texture	0x8438	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: dQ1dx holds the X gradient values for the Q1 texture coordinate. The format is 32 bit 2's complement fixed point numbers. The binary point is arbitrary but must be consistent for all S1, T1 and Q1 values.

dQ1dyDom

Name	Type	Offset	Format
dQ1dyDom	Texture	0x8440	Fixed point
	a , .		

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	X	

Notes: dQ1dyDom holds the Y gradient values along the dominant edge for the Q1 texture coordinate. The format is 32 bit 2's complement fixed point. The binary point is at an arbitrary location, but must be consistent for all S1, T1 and Q1 values.

dQdx

Name	Type	Offset	Format
dQdx	Texture	0x83C0	Fixed point
	0 1 1		

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	x	

Notes: Sets the X derivative for the Q parameter for texture map interpolation. The value is in 32 bit 2's complement fixed point format. The binary point is at an arbitrary location, but must be consistent for all S, T and Q values.

dQdy

Name	Type	Offset	Format
dQdy	Texture	0x83E8	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	x	

Notes: The register holds the Y gradient value for the Q texture coordinate. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location, but must be consistent for all S, T and Q values.

dQdyDom

Name	Type	Offset	Format
dQdyDom	Texture	0x83C8	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	x	

Notes: Sets the Y derivative dominant for the Q parameter for texture map interpolation. Expressed in 32 bit 2's complement fixed point, binary point arbitrary but must be consistent for all S, T and Q values.

DrawLine0

Name	Type	Offset	Format	
DrawLine0	Delta	0x9318	Bitfield	
	Command			

Bits	Name	Read	Write	Reset	Description
015	X	X	~	x	2's complement
1631	Y	X	~	x	2's complement

Notes: •

- Initiates a line (between V0 and V1) set up and render. *DrawLine2D01* and *DrawLine2D10* commands have identical behaviour to *Drawline0* and *DrawLine1* and are only duplicated for efficient grouping in DMA.
- LineCoord0 loads vertex store 0, LineCoord1 loads vertex store 1. DrawLine0 draws a line from vertex 0 to vertex1, DrawLine1 draws a line from vertex 1 to vertex 0.

DrawLine1

NameTypeOffsetFormatDrawLine01Delta0x9320Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	X	X	✓	x	2's complement
1631	Y	X	✓	x	2's complement

Notes:

- Initiates a line (between V1 and V0) set up and render. DrawLine2D01 and DrawLine2D10 commands have identical behaviour to Drawline01 and DrawLine10 and are only duplicated for efficient grouping in DMA.
- LineCoord0 loads vertex store 0, LineCoord1 loads vertex store 1. DrawLine01 draws a line from vertex 0 to vertex1, DrawLine10 draws a line from vertex 1 to vertex 0.

DrawLine2D01

Name	Type	Offset	Format	
DrawLine2D01	Delta	0x9778	Bitfield	
	Command			

Bits	Name	Read	Write	Reset	Description
015	X	X	✓	X	2's complement
1631	Y	X	/	X	2's complement

Notes:

- Initiates a line (between V0 and V1) set up and render. *DrawLine2D01* and *DrawLine2D10* commands have identical behaviour to *Drawline1* and *DrawLine1* and are only duplicated for efficient grouping in DMA.
- LineCoord0 loads vertex store 0, LineCoord1 loads vertex store 1. DrawLine0 draws a line from vertex 0 to vertex1, DrawLine1 draws a line from vertex 1 to vertex 0.

DrawLine2D10

NameTypeOffsetFormatDrawLine2D01Delta0x9768Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	X	X	✓	X	2's complement
1631	Y	X	/	X	2's complement

Notes: •

- Initiates a line (between V1 and V0) set up and render. *DrawLine2D01* and *DrawLine2D10* commands have identical behaviour to *Drawline0* and *DrawLine1* and are only duplicated for efficient grouping in DMA.
- LineCoord0 loads vertex store 0, *LineCoord1* loads vertex store 1. *DrawLine0* draws a line from vertex 0 to vertex1, *DrawLine1* draws a line from vertex 1 to vertex 0.

DrawPoint

NameTypeOffsetFormatDrawPointDelta0x9330BitfieldCommand

Bits	Name	Read	Write	Reset	Description
0	AreaStipple Enable	×	~	X	Area stippling enable
1	LineStipple Enable	×	•	X	Line stippling enable.
2	ResetLine Stipple	×	•	X	Reset line stipple counters
3	FastFillEnable	×	/	X	Enable span fills
4, 5	Unused	0	0	x	
6, 7	Primitive Type	×	~		Select primitive type: 0 = Line 1 = Trapezoid 2 = Point
8	Antialiase Enable	×	~		Enables antialiasing
9	Antialiasing Quality	×	•		Set (=1) sub pixel resolution to 8x8 Reset (=0) sub pixel resolution to 4x4.
10	UsePoint Table	×	~		When this bit and the AntialiasingEnable are set, the dx values used to move from one scanline to the next are derived from the Point Table.
11	SyncOnBit Mask	X	~		See Render command for details
12	SyncOnHost Data	×	~		When this bit is set a fragment is produced only when one of the following registers have been received from the host: <i>Depth</i> , <i>Stencil</i> , <i>Color</i> or <i>FBData</i> , <i>FBSourceData</i>

13	TextureEnable	×	~	X	1 = Enable
					0 = Disable
					Enables texturing of the fragments produced during
					rasterisation. Used primarily to disable texture for
					specific primitives - c.f. DeltaMode register
14	FogEnable	×	~	x	Enables fogging of the fragments produced during
					rasterisation. Note that the Fog Unit must be suitably
					enabled as well for any fogging to occur.
15	Coverage	×	~	x	Enables the coverage value produced as part of the
	Enable				antialiasing to weight the alpha value in the alpha test
					unit.
16	SubPixel	×	~	X	Enables the sub pixel correction of the color, depth,
	Correction				fog and texture values at the start of a scanline.
	Enable				
17	Reserved	0	0	X	Reserved
18	SpanOperation	×	/	X	Indicates the writes are to use the constant color
					found in the previous FBBlockColor register.
1926	Reserved	×	X	X	Reserved
27	FBSourceRead	×	~	X	Enables source buffer reads to be done in the
	Enable				Framebuffer Read Unit.

Notes: Initiates point set up and render. *Command* - data field duplicates the Render command – for details see the *Render* command description.

DrawTriangle

Name	Type	Offset	Format	
DrawTriangle	Delta	0x9308	Bitfield	
	Command			

Bits	Name	Read	Write	Reset	Description
0	AreaStipple Enable	×	~	X	Area stippling enable
1	LineStipple Enable	×	~	X	Line stippling enable.
2	ResetLine Stipple	X	'	X	Reset line stipple counters
3	FastFillEnable	X	~	X	Enable span fills
4, 5	Unused	0	0	X	
6, 7	Primitive Type	X	'		Select primitive type: 0 = Line 1 = Trapezoid 2 = Point

8	Antialiase Enable	×	~		Enables antialiasing
9	Antialiasing Quality	×	~		Set (=1) sub pixel resolution to 8x8 Reset (=0) sub pixel resolution to 4x4.
10	UsePoint Table	×	'		When this bit and the AntialiasingEnable are set, the dx values used to move from one scanline to the next are derived from the Point Table.
11	SyncOnBit Mask	×	~		See Render command for details
12	SyncOnHost Data	×	•		When this bit is set a fragment is produced only when one of the following registers have been received from the host: <i>Depth</i> , <i>Stencil</i> , <i>Color</i> or <i>FBData</i> , <i>FBSourceData</i>
13	TextureEnable	×	•	X	1 = Enable 0 = Disable Enables texturing of the fragments produced during rasterisation. Used primarily to disable texture for specific primitives. C.f. DeltaMode register.
14	FogEnable	×	~	X	Enables fogging of the fragments produced during rasterisation. Note that the Fog Unit must be suitably enabled as well for any fogging to occur.
15	Coverage Enable	×	~	X	Enables the coverage value produced as part of the antialiasing to weight the alpha value in the alpha test unit.
16	SubPixel Correction Enable	×	~	X	Enables the sub pixel correction of the color, depth, fog and texture values at the start of a scanline.
17	RejectNegative Face	×	~	X	Reject faces with negative area if backface cull is enabled
18	SpanOperation	×	~	X	Indicates the writes are to use the constant color found in the previous FBBlockColor register.
1926	Reserved	X	X	X	Reserved
27	FBSourceRead Enable	×	~	X	Enables source buffer reads to be done in the Framebuffer Read Unit.

Notes: Initiates a triangle set up and render. *Command* - data field duplicates the Render command – for details see the *Render* command description.

dRdx

NameTypeOffsetFormatdRdxColor DDA0x8788Fixed point

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	Unused	0	0	X	

Notes: Used to set the X derivative for the Red value for the interior of a trapezoid when in Gouraud shading mode. The format is 24 bit 2's complement 9.15 fixed point numbers.

dRdyDom

Name	Type	Offset	Format
dRdyDom	Color	0x8790	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: This register is used to set the Y derivative dominant for the Red value along a line, or for the dominant edge of a trapezoid, when in Gouraud shading mode. The value is in 2's complement 9.15 fixed point format.

dS1dx

Name	Type	Offset	Format
dS1dx	Texture	0x8408	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	X	

Notes: dS1dx holds the X gradient value for the S1 texture coordinate. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location, but must be consistent for all S1, T1 and Q1 values.

dS1dyDom

NameTypeOffsetFormatdS1dyDomTexture0x8410Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	x	

Notes: The dominant edge gradient of the texture S1 parameter. The format is 32 bit 2's complement fixed point numbers. The value is in 2's complement fixed point format. The binary point is at an arbitrary location, but must be consistent for all S1, T1 and Q1 values.

dSdx

NameTypeOffsetFormatDSdxTexture0x8390Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	x	

Notes: Sets the X derivative for the S parameter for texture map interpolation. The value is in 2's complement fixed point format. The binary point is at an arbitrary location, but must be consistent for all S, T and Q values.

dSdy

Name	Type	Offset	Format
DSdy	Texture	0x83D8	Fixed point
	C . 1 · .		

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: The register holds the Y gradient value for the S texture coordinate. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location, but must be consistent for all S, T and Q values.

dSdyDom

Name	Type	Offset	Format
DSdyDom	Texture	0x8398	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	X	

Notes: Sets the Y derivative dominant for the S parameter for texture map interpolation. Expressed in 2's complement fixed point, binary point arbitrary but must be consistent for all S, T and Q values.

dT1dx

Name	Type	Offset	Format
DT1dx	Texture	0x8420	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: dT1dx holds the X gradient value for the T1 texture coordinate. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S1, T1 and Q1 values.

dT1dyDom

Name	Type	Offset	Format
DT1dyDom	Texture	0x8428	Fixed point
	Control register		

В	its	Name	Read	Write	Reset	Description
0.	n	Fraction	1	1	X	
n.	31	Integer	1	1	X	

Notes: The dominant edge gradient of the texture T1 parameter. The format is 32 bit 2's complement fixed point numbers. The value is in 2's complement fixed point format. The binary point is at an arbitrary location, but must be consistent for all S1, T1 and Q1 values.

dTdx

Name	Type	Offset	Format
dTdx	Texture	0x83A8	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: Sets the X derivative for the T parameter for texture map interpolation. The value is in 32 bit 2's complement fixed point format. The binary point is at an arbitrary location, but must be consistent for all S, T and Q values.

dTdy

Name	Type	Offset	Format
dTdy	Texture	0x83E0	Fixed point
	$C \cdot 1 \cdot .$		

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: The register holds the Y gradient value for the T texture coordinate. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location, but must be consistent for all S, T and Q values.

dTdyDom

Name	Type	Offset	Format
dTdyDom	Texture	0x83B0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	√	X	
n31	Integer	1	1	x	

Notes: Sets the Y derivative dominant for the T parameter for texture map interpolation. Expressed in 2's complement fixed point, binary point arbitrary but must be consistent for all S, T and Q values.

dXDom

Name	Type	Offset	Format
Delta X Dominant	Rasterizer	0x8008	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
015	Fraction	1	X	x	
1631	Integer	1	×	X	

Notes: The gradient for the dominant edge held as a 16.16 fixed point 2s complement value. Value added when moving from one scanline (or sub scanline) to the next for the dominant edge in trapezoid filling. The register also holds the change in X when plotting lines. For Y major lines this will be some fraction (dx/dy), otherwise it is normally \pm 1.0, depending on the required scanning direction.

dXSub

NameTypeOffsetFormatDelta X SubordinateRasterizer0x8018Fixed pointControl register

Bits	Name	Read	Write	Reset	Description
015	Fraction	1	X	X	
1631	Integer	1	X	X	

Notes: The gradient for the subordinate edge: the value added when moving from one scanline or sub scanline to the next for the subordinate edge in trapezoid filling. Two's complement fixed point 16.16 format.

dY

NameTypeOffsetFormatDelta YRasterizer0x8028Fixed pointControl register

Bits	Name	Read	Write	Reset	Description
015	Fraction	1	X	X	
1631	Integer	1	X	X	

Notes: The change in Y between scanlines or sub-scanlines: the value added to Y to move from one scanline to the next. For X major lines this will be some fraction (dy/dx), otherwise it is normally \pm 1.0, depending on the required scanning direction. Two's complement fixed point 16.16 format.

dZdxL

NameTypeOffsetFormatdZdxLFog0x89C8Fixed point pairControl register

Bits	Name	Read	Write	Reset	Description
015	Reserved	0	0	x	LSBs all 0
1631	Integer	1	1	X	16bit LSB part of 32.16 fixed point value

Notes: dZdxL and dZdxU set the depth derivative per unit in X used in rendering trapezoids and/or for Fog when Fog mode is UseZ. dZdxU holds the 32 most significant bits, and dZdxL the least significant 16 bits. The value is in 2's complement 32.16 fixed point format.

dZdxU

Name	Type	Offset	Format
dZdxU	Fog	0x89C0	Fixed point pair
	Control maister	•	

Control register

Bits	Name	Read	Write	Reset	Description
3263	dZdxU	1	1	x	32 bit integer

Notes: dZdxL and dZdxU set the depth derivative per unit in X used in rendering trapezoids and/or for Fog when Fog mode is UseZ. dZdxU holds the 32 most significant bits, and dZdxL the least significant 16 bits. The value is in 2's complement 32.16 fixed point format.

dZdyDomL

Name	Type	Offset	Format
dZdyDomL	Fog	0x89D8	Fixed point pair
	Control register		

Bits	Name	Read	Write	Reset	Description
015	Reserved	X	X	X	LSBs all 0
1631	Integer	1	1	X	16bit LSB part or 32.16 value

Notes: dZdyDomL and dZdyDomU set the depth derivative per unit in Y along the dominant edge or along a line during trapezoid rendering when Fog mode is "UseZ". dZdyDomU holds the most significant bits, and the least significant bits.. The value is in 2's complement 32.16 fixed point format.

dZdyDomU

Name	Type	Offset	Format
dZdyDomU	Fog	0x89D0	Fixed point pair
	Control register	•	

Bits	Name	Read	Write	Reset	Description
3263	integer	1	1	X	32 bit integer part

Notes: dZdyDomU and dZdyDomL set the depth derivative per unit in Y for the dominant edge, or along a line. dZdyDomU holds the most significant bits, and dZdyDomL the least significant bits. The value is in 2's complement 32.16 fixed point format.

EndOfFeedback

Name	Type	Offset	Format
EndOfFeedback	Output	0x8FF8	unused
	Command		

Bits	Name	Read	Write	Reset	Description
0	EndofFeedback	X	/	x	Command tag

Notes: DMA transfers to or from the P4 Host Out FIFO can use either a fixed count (where the precise amount of data is known) or a variable count (where the amount of data is unknown or undefined). EndofFeedback is used to terminate DMA variable-length mode transfers.

Variable Count:

Typically, variable count mode is used for Context Dump or Run Length Encoded data. In this mode the Output DMA controller is placed in Feedback mode and continues to transfer data from the Host Out FIFO until it finds an EndOfFeedback tag.

The FilterMode register should be set up by setting bits 18 and 19 to allow both context data and tags through so tags and data inappropriate to this mode can be discarded and the EndOfFeedback tag can be identified. Bit 20 of the FilterMode register enables RLE data into the output FIFO. The Host Out FIFO does not need to be empty but this would be preferable.

The PCI FeedbackSelectCount register will hold the number of words written to memory when the Output DMA has finished. This method relieves the programmer from knowing beforehand how much context data will be saved.

FBBlockColor

Name	Type	Offset	Format
FBBlockColor	Framebuffer	0x8AC8	integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Color	1	1	x	32 bit raw framebuffer format

Notes: Holds the color and optionally alpha value to write during span writes. The data is in raw framebuffer format and is automatically replicated up to 128 bits and loaded into FBBlockColor[0...3]. The local registers as well as the registers in the memory devices are updated. This color information is used for constant color transparent span fills or constant color opaque span fill for foreground pixels. Readback returns the data in FBBlockcolor0.

FBBlockColor [0] FBBlockColor [1] FBBlockColor [2] FBBlockColor [3]

Name Type Offset Format

 $FBBlockColor \ [0...3] \hspace{1.5cm} Framebuffer \hspace{1.5cm} 0xB060, 0xB068, \\$

0xB070, 0xB078

Control registers

Bits	Name	Read	Write	Reset	Description
031	Color word 1	1	1	x	32 bit raw framebuffer value

Notes: These registers update the corresponding 32 bits of block color (in raw framebuffer format) in the local register and memory devices. This color information is used for constant color transparent span fills or constant color opaque span fill for foreground pixels. Use of the individual registers allows different colors for pattern fills, for example.

FBBlockColorBack

NameTypeOffsetFormatFBBlockColorBackFramebuffer0xB0A0IntegerControl register

Bits	Name	Read	Write	Reset	Description
031	Color word	1	1	x	32 bit raw framebuffer format

Notes: Holds the color and optionally alpha value to write during span writes. The data is in raw framebuffer format and is automatically replicated up to 128 bits. The local registers, FBBlockColorBack[0...3] are updated. This color information is used for constant color transparent span fills or constant color opaque span fill for foreground pixels. Readback returns the data in FBBlockcolor0.

FBBlockColorBack [0] FBBlockColorBack [1] FBBlockColorBack [2] FBBlockColorBack [3]

NameTypeOffsetFormatFBBlockColorBack [0...3]Framebuffer0xB080, 0xB088,integer

0xB090, 0xB098

Control registers

Bits	Name	Read	Write	Reset	Description
031	Color word 1	✓	✓	X	32 bit raw framebuffer value

Notes: These registers update the corresponding 32 bits of block color (in raw framebuffer format) in the local register. This color information is used for constant color transparent span fills or constant color opaque span fill for background pixels.

FBColor

NameTypeOffsetFormatFBColorFramebuffer0x8A98

Control register

Bits	Name	Read	Write	Reset	Description
031	Reserved	0	X	X	Reserved

Notes: Internal register used in image upload and processed as configured in FilterMode settings. This register should not be written to. It is documented solely to provide the tag name of the data returned through the Host Out FIFO. Format depends on the raw framebuffer organization and any reformatting which takes place in the Color unit. Processing

FBDestReadBufferAddr[0...3]

Name	Type	Offset	Format
FBDestReadBufferAddr	Framebuffer	0xAE80, 0xAE88,	Integer
[03]		0xAE90, 0xAE98	

Control registers

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	x	32 bit value

Notes: Holds the 32 bit base address of the four destination buffers in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size.

FBDestReadBufferOffset[0...3]

Name	Type	Offset	Format
FBDestReadBufferOffset	Framebuffer	0xAEA0, 0xAEA8,	Integer
[03]		0xAEB0, 0xAEB8	

Control register

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X offset
1631	Y offset	1	1	x	2's complement Y offset

Notes: These registers hold the offset added to the fragment's coordinate for each destination buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

FBData

Name	Type	Offset	Format
FBSourceData	Framebuffer	0x8AA0	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
063	Mask	1	X	x	This message holds 64 bits of destination span data.

Notes:

FBDestReadBufferOffset[0...3]

NameTypeOffsetFormatFBDestReadBufferOffsetFramebuffer0xAE10, 0xAE18,Integer[0...3]0xAE20, 0xAE28

Control register

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X offset
1631	Y offset	1	1	X	2's complement Y offset

Notes: These registers hold the offsets added to the fragment's coordinate for each destination buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

FBDestReadBufferWidth[0...3]

NameTypeOffsetFormatFBDestReadBufferWidthFramebuffer0xAEC0, 0xAEC8,Integer[0...3]0xAED0, 0xAED8

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	1	1	x	12 bit width of buffer

Notes: Holds the width of each destination buffer. The width is held as a 12 bit unsigned integer so has the range 0...4095.

FBDestReadEnables FBDestReadEnablesAnd FBDestReadEnablesOr

FBDestReadEnablesOr

Name	Type	Offset	Format	
FBDestReadEnables	Framebuffer	0xAEE8	Bitfield	
FBDestReadEnablesAnd	Framebuffer	0xAD20	Bitfield Logic Mask	

Framebuffer Control registers

Bits	Name	Read	Write	Reset	Description
		13			r. r.
03	E0 to E3	~	V	x	These bits are the Enable bits. Software assigns these to major modes which can be enabled or disabled (such as Alpha Blending) it wants the FB Read Unit to track so destination reads are automatically done when necessary. When a bit is 1 it is enabled. E0E3 are used for fragments.
47	E4 to E7	V	~	x	Used for spans
811	R0 to R3	<i>y</i>	•		These are Read bits. Software assigns these to operations within a major mode which require reads. For example the major mode would be Alpha Blending, but not all alpha blending option require the destination buffer to be read. When a bit is 1 a read is required. R0R3 are used for fragments.
1215	R4 to R7	~	~	x	Used for spans
2431	Reference Alpha	•	'	X	This is the alpha value used to disable reads when AlphaFiltering is enabled.

0xAD28

Bitfield Logic Mask

Notes: Monitors potential FB Read activity on up to 4 parameters assignable in software. E.g.:

E0 = Alpha Blend Enable

R0 = Set whenever an alpha blend mode requires a read

E1 = logically Enable

R1 = Set whenever a logical operation requires a read

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

3Dlabs

 $^{^{13}}$ Logic Op register readback is via the main register only

FBDestReadMode FBDestReadModeAnd FBDestReadModeOr

Name	Type	Offset	Format
FBDestReadMode	Alpha Blend	0xAEE0	Bitfield
FBDestReadModeAnd	Alpha Blend	0xAC90	Bitfield Logic Mask
FBDestReadModeOr	Alpha Blend	0xAC98	Bitfield Logic Mask
	Control registers		

Bits	Name	Read 14	Write	Reset	Description
0	ReadEnable	~	~	x	This bit, when set, causes fragments or spans to read from the those buffers which are enabled (Enable[03] fields). If this bit is clear then no reads from any of the destination buffers are made.
1	Reserved	×	X	X	from any of the destination buriers are made.
24	Stripe Pitch	~	~	x	This field specifies the number of scanlines between the first scanline in a stripe and the first scanline in the next stripe. It would normally be set to number of RXs * StripeHeight. The options are: $0 = 1$ $4 = 16$ $1 = 2$ $5 = 32$ $2 = 4$ $6 = 64$ $3 = 8$ $7 = 128$ This field will normally be set to zero for P4.
57	StripeHeight			X	This field specifies the number of scanlines in a stripe. The options are: $0 = 1$ $3 = 8$ $1 = 2$ $4 = 16$ $2 = 4$ This field will normally be set to zero for P4.
8	Enable0	~	~	X	Enable reading from buffers 0. The ReadEnable bit must also be set.
9	Enable1	~	~	x	Enable reading from buffers 1.
10	Enable2	✓	~	x	Enable reading from buffers 2.
11	Enable3	~	~	X	Enable reading from buffers 3.

5-76

 $^{^{14}}$ Logic Op register readback is via the main register only

1213	Layout0	~	✓	X	Selects the layout of the pixel data in memory for
					buffer 0. The options are:
					0 = Linear
					1 = Patch64 Color buffer
					2 = Patch32_2 Large texture maps
					3 = Patch2 Small texture maps
					Note: 32_2 and Patch2 are not supported for span
					reads.
1415	Layout1	~	~	X	Selects the layout of the pixel data in memory for
					buffer 1.
1617	Layout2	~	~	X	Selects the layout of the pixel data in memory for
					buffer 2.
1819	Layout3	~	~	X	Selects the layout of the pixel data in memory for
					buffer 3.
20	Origin0	~	~	x	These fields selects where the window origin is for
21	Origin1				buffer 03 respectively. The options are:
22	Origin2				0 = Top Left.
23	Origin3				1 = Bottom Left
24	Blocking	~	•	x	This bit, when set, causes destination span reads to
					block to prevent reads and writes from overlapping
					(in time). Each span is read in full and then written.
					This is less efficient than streaming (bit is clear), but
					allows overlapping blits (spans overlap) without
					corruption. Note this does not need to be set if the
					destination read and write buffers are the same.
25	Reserved	0	0	X	
26	UseRead	~	✓	x	When this bits is set the enables in the
	Enables				FBDestReadEnables register are used to determine if
					a destination read is required. The ReadEnable bit
					must also be set and the corresponding buffer bits as
					well for a read to occur.

27	Alpha Filtering	~	~	X	This bit, when set, compares the fragment's alpha
					value and if it is equal to the AlphaReference value
					(held in the FBReadEnables register) then no read is
					done. This is done to save memory bandwidth when
					the alpha blend mode is such that with the given alpha
					value the destination color doesn't contribute to the
					fragment's color.

Notes: The destination address calculation(s) are controlled by the FBDestReadMode register and the address is a function of X, Y, FBDestReadBufferAddr, FBDestReadBufferOffset, FBDestReadBufferWidth and PixelSize parameters. The Addr, Offset and Width are specified independently for each of the four possible write buffers.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

FBHardwareWriteMask

Name Type Offset Format

FBHardwareWriteMask Framebuffer 0x8AC0

Control registers

Bits	Name	Read	Write	Reset	Description
031	Write mask	1	1	x	32 bit mask

Notes: This register holds the write mask used for all writes. When a bit is set the corresponding bit in each framebuffer word is set (enabled for writing). The masking is actually done in the memory devices so has zero impact on performance and doesn't require any reads.

- The hardware write mask applies only where the memory devices (i.e. SGRAM) are used. Where it is not supported, this register should not be written to.
- Where hardware writemask is supported and used, the software writemask must be disabled by setting all bits to 1.
- If the framebuffer is used in 8bit packed mode the hardware writemask must be 8 bits wide and replicated to all four bytes of this register.

FBSoftwareWriteMask

NameTypeOffsetFormatFBSoftwareWriteMaskFramebuffer0x8820intControl registers

Bits	Name	Read	Write	Reset	Description
031	Write mask	1	1	x	32 bit mask

Notes: Contains the software writemask for the framebuffer:

- If a bit is set (=1) then the corresponding bit in the framebuffer is enabled for writing.
- If hardware writemasking is implemented then the software writemask must be disabled by setting all bits to 1.
- Framebuffer destination reads should be enabled if the write mask is *not* set to all ones.

FBSourceData

Name	Type	Offset	Format
FBSourceData	Framebuffer	0x8AA8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
063	Mask	1	X	x	This message hold the 32 bits of source pixel data
					when generated by a primitive. When generated by a
					span mask it holds 64 bits of source span data.

Notes:

FBSourceReadBufferAddr

Name	Type	Offset	Format
FBSourceReadBufferAddr	Framebuffer	0xAF08	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: This register holds the 32 bit base address of the source buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size.

FBSourceReadBufferOffset

Name	Type	Offset	Format
FB Source Read Buffer Off set	Framebuffer	0xAF10	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	x	2's complement X offset
1631	Y offset	1	1	X	2's complement Y offset

Notes: This register holds the offset added to the fragment's coordinates for the Source buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

FBSourceReadBufferWidth

NameTypeOffsetFormatFBSourceReadBufferWidthFramebuffer0xAF18Integer

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	1	1	x	12 bit buffer width

Notes: This register holds the width of the source buffer. The width is held as a 12 bit unsigned integer so has the range 0...4095.

FBSourceReadModeAnd FBSourceReadModeOr

Name	Type	Offset	Format
FBSourceReadMode	Framebuffer	0xAF00	Bitfield
FBSourceReadModeAnd	Framebuffer	0xACA0	Bitfield
FBSourceReadModeOr	Framebuffer	0xACA8	Bitfield
	Control register		

Bits	Name	Read 15	Write	Reset	Description
0	ReadEnable	•	~	X	This bit, when set, causes fragments or spans to read from the source buffer providing they are enabled in the <i>Render command</i> (using the FBSourceReadEnable bit, bit 27). If this bit is clear then no source reads are made.
1	Reserved	X	X	X	
24	StripePitch	~	>	X	This field specifies the number of scanlines between the first scanline in a stripe and the first scanline in the next stripe. It would normally be set to number of RXs * StripeHeight. The options are: $0 = 1$ $4 = 16$ $1 = 2$ $5 = 32$ $2 = 4$ $6 = 64$ $3 = 8$ $7 = 128$ This field will normally be set to zero for P4.
57	Stripe Height	•	~	X	This field specifies the number of scanlines in a stripe. The options are: $0 = 1$ $3 = 8$ $1 = 2$ $4 = 16$ $2 = 4$ This field will normally be set to zero for P4.
89	Layout	~	~	X	This field selects the layout of the pixel data in memory for buffer 03 respectively. The options are: 0 = Linear 1 = Patch64

 $^{^{15}\,\}mathrm{Logic}$ Op register readback is via the main register only

10	Origin	~	~	X	This field selects where the window origin is. The
					options are:
					0 = Top Left.
	D1 1:				1 = Bottom Left
11	Blocking	~	~	X	This bit, when set, causes source span reads to block
					to prevent reads and writes from overlapping (in
					time). Each span is read in full and then written. This
					is less efficient than streaming (bit is clear), but allows
12	D 1				overlapping blits (spans overlap) without corruption.
12	Reserved	X	X	X	771: 1: 1 11 11 11 11 11
13	UseTexel	~	~	X	This bit, when set, allows the texel coordinate
	Coord				generated in the Texture Read Unit to be used instead
					of the fragments X, Y coordinate as part of the source
					address calculation. The Texture Read Unit must also
					be set up as appropriate, although failure to do so will
					not cause a chip hang. This bit should not be set
					when span reads are done. This is useful for stretch blits when the source is the framebuffer.
14	W V E 1.1.				
14	WrapX Enable	•	~	X	This bit, when set, causes the X coordinate to be
					wrapped. The wrapping is done on power of two
					pixel boundaries as defined in the WrapX field. When
					span reads are used the wrapping point must be a
					multiple of 16 bytes so smaller patterns must be
					replicated in X to be this width. Normal pixel reads
15	W/mar V E malala				do not suffer from this restriction.
15	WrapY Enable	~	•	X	This bit, when set, causes the Y coordinate to be
					wrapped. The wrapping is done on power of two
1619	Want		~		pixel boundaries as defined in the WrapY field.
1019	WrapX	'		X	This field defines the mask to use for X wrapping. The options are:
					$(W_{rate}V \perp 1)$
2023	Want				1015 mask = 0xffff
2023	WrapY				This field defines the mask to use for Y wrapping.
					The options are: $09 mask = 2^{(WrapY + 1)} - 1$
24	E-t 10				1015 mask = 0xffff
24	External Source				This bit, when set, indicates that even though source
	Data				reads are disabled source data is being provided from
					an external source. This will be data downloaded by
					the host (using the Color command) or from the LUT. This data is interleaved with the destination
					data as if the source data had really been read from
					memory. This is important for span logical op
					processing when the source data is <i>not</i> from memory.

|--|

Distinct source reads are still needed when a source image is to be blended or logically combined into Notes: the destination buffer or buffers.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

FBWriteBufferAddr[0...3]

Name Offset **Format** FBWriteBufferAddr[0...3] Framebuffer 0xB000, 0xB008, Integer 0xB010, 0xB018

Control registers

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: These registers holds the 32 bit base addresses of the four buffers in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size

FBWriteBufferOffset[0...3]

Name Offset **Format** Type FBWriteBufferOffset[0...3] Framebuffer 0xB020, 0xB028, Integer 0xB030, 0xB038

Control registers

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X offset
1631	Y offset	1	1	X	2's complement Y offset

These registers hold the offset added to the fragment's coordinate for each buffer. The new Notes: coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

FBWriteBufferWidth[0...3]

NameTypeOffsetFormatFBWriteBufferWidth[0...3]Framebuffer0xB040, 0xB048,Integer0xB050, 0xB058

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	1	1	x	12 bit width of buffer

Notes: These registers hold the width of each buffer. The width is held as a 12 bit unsigned integer so has the range 0...4095

FBWriteMode FBWriteModeAnd FBWriteModeOr

Name Type Offset **Format** Bitfield **FBWriteMode** Alpha Blend 0x8AB8 Bitfield Logic Mask FBWriteMode And Alpha Blend 0xACF0 FBWriteMode Or Bitfield Logic Mask Alpha Blend 0xACF8 Control registers

Bits	Name	Read	Write	Reset	Description
		16			
0	WriteEnable	V	•	X	This bit, when set, causes fragment or spans to write to the buffer 0, or if mulit-reads in FBDestRead are enabled then writes are done to the corresponding buffers which were read. If this bit is clear then no writes to any buffer are made. Note that the Enable[03] bits are ignored unless Replicate is also set.
13	Reserved	✓	✓	X	
4	Replicate	•	V	x	This bit, when set, causes each fragment or span to be written into all the enabled buffers. It should not be set if multi-buffer reads are enabled in FBDestRead Mode.

3Dlabs

 $^{^{16}\,\}mathrm{Logic}$ Op register readback is via the main register only

5	OpaqueSpan	~	~	X	This bit, when set allows the color of each pixel in the span to be either foreground or background as set by the supplied bit masks. If this bit is 0 then any supplied bit masks are anded with the pixel mask to delete pixels from the span.
68	StripePitch		~	X	This field specifies the number of scanlines between the first scanline in a stripe and the first scanline in the next stripe. It would normally be set to number of RXs * StripeHeight. The options are: $0 = 1$ $4 = 16$ $1 = 2$ $5 = 32$ $2 = 4$ $6 = 64$ $3 = 8$ $7 = 128$ This field will normally be set to 0 for P4.
911	StripeHeight	•	~	x	This field specifies the number of scanlines in a stripe. The options are: $0 = 1$ $3 = 8$ $1 = 2$ $4 = 16$ $2 = 4$ This field will normally be set to 0 for P4.
12 13 14 15	Enable0 Enable1 Enable2 Enable3	V	V	X	These bits, when set, enable writes to buffer 03 respectively during replication. The WriteEnable bit must also be set.
1617 1819 2021 2223	Layout0 Layout1 Layout2 Layout3	•	V	x	These fields select the layout of the pixel data in memory for buffer 03 respectively. The options are: 0 = Linear 1 = Patch64
24 25 26 27	Origin0 Origin1 Origin2 Origin3	•	•	X	These fields select where the window origin is for buffer 03 respectively. The options are: 0 = Top Left. 1 = Bottom Left
2831	Unused	0	0	X	

Notes: The Framebuffer is responsible for:

- Managing the updates to up to 4 memory buffers,
- Calculating the write address(es) of the fragment in the memory,
- Combining multiple fragments in the same memory word,
- Calculating the write addresses of the spans in the memory,
- Aligning span data and issuing multiple normal writes,
- Implementing transparent or opaque fills,
- \bullet Dispatch the addresses and data/mask to the Memory Controller .

The FBWriteMode command controls write operations.

The OpaqueSpan field determines how constant color spans are written (recall the Render command selects between constant color or variable color spans). Transparent spans just use one color for the foreground pixels and the background pixels are not written. Opaque spans write to foreground and background pixels using FBBlockColor for the foreground pixels and FBBlockColorBack for the background pixels. This bit should be set to 0 for performance reasons when foreground/background processing is not required.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

FeedbackX

Name	Type	Offset	Format	
FeedbackX	Output	0x8F88	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
031	Runlength	X	1	X	32 bit integer value

Notes: This tag is used to hold the run length when run length encoding of image data is enabled.

FeedbackY

Name	Type	Offset	Format	
FeedbackY	Output	0x8F90	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
031	Runlength	1	1	x	32 bit integer value

Notes: This tag is used to hold the run length when run length encoding of image data is enabled.

FillBackgroundColor

NameTypeOffsetFormatFillBackgroundColor2DSetup0x8330Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Background Color	X	✓	X	32 bit integer

Notes: FillBackgroundColor is an alias for the BackGroundColor register. With ForegroundColor, holds the foreground and background color values. A background pixel is a pixel whose corresponding bit in the color mask is zero. The color format is in the raw framebuffer format and 8 or 16 bit pixels are automatically replicated to fill the 32 bits of register.

FillConfig2D0 FillConfig2D1

NameTypeOffsetFormatFillConfig2D02DSetup0x8338BitfieldFillConfig2D12DSetup0x8360Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Opaque Span	X	1	X	In RasterizerMode, AreaStippleMode, LogicalOpMode, FBW riteMode, TextureReadMode.
1	MultiRXBlit	×	1	X	RasterizerMode, ScissorMode
2	UserScissorEna ble	×	1	X	ScissorMode
3	FBDestReadEn able	×	1	x	In FBDestReadMode bit 3 = (ReadEnable)
4	AlphaBlendEna ble	×	1	x	In AlphaBlendColorMode and AlphaBlendAlphaMode: bit 4 = AlphaBlendEnable (Enable)
5	DitherEnable	×	1	X	In DitherMode: bit 5 = DitherEnable (Enable)
6	ForgroundLogi calOpEnable	×	1	x	In LogicalOpMode: bit 6 = ForgroundLogicalOpEnable (Enable)
710	ForgroundLogi calOp	×	1	x	In LogicalOpMode: Bits 7-10 = ForgroundLogicalOp (LogicOp)

11	BackgroundLo	X	1	X	In LogicalOpMode:
	gicalOpEnable				Bit 11 = BackgroundLogicalOpEnable
					(Background En.)
1215	BackgroundLo	×	1	x	In LogicalOpMode:
	gicalOp				Bits 12-15 = BackgroundLogicalOp
16	UseConstantSo	×	1	x	In LogicalOpMode:
	urce				bit 16 = UseConstantSource
17	FBWriteEnable	×	1	x	In FBW riteMode.
					bit 17 = FBWriteEnable (WriteEnable)
18	Blocking	×	1	x	In FBSourceReadMode
					bit 18 = Blocking
19	ExternalSource	×	1	x	In FBSourceReadMode
	Data				bit 19 = ExternalSourceData
20	LUTMode	×	1	x	In LUTMode:
	Enable				bit 20 = Enable
2131	Unused	0	0	X	

Notes: FillConfig2D0 and FillConfig2D1 are aliases for the Config2D register. This register updates the mode registers in multiple units as shown. The name in brackets is the field name in the corresponding mode register, if different to the field name for the Config2D command. Also note that bit 0 affects several mode registers.

FillFBDestReadBufferAddr0

Name	Type	Offset	Format
Fill FBD est Read Buffer Addr 0	Framebuffer	0x8310	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Address	X	1	X	32 bit value

Notes: An alias for FBDestReadBufferAddr0, this register holds the 32 bit base address of the destination buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size.

FillFBSourceReadBufferAddr

NameTypeOffsetFormatFillFBSourceReadBuffer2DSetup0x8308Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	X	1	x	32 bit value

Notes: This register is an alias for FBSourceReadBufferAddr and holds the 32 bit base address of the source buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size.

FillFBSourceReadBufferOffset0

NameTypeOffsetFormatFillFBDestReadBuffer2DSetup0x8340Integer

Offset0

Addr

Control register

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	x	2's complement X offset
1631	Y offset	1	1	x	2's complement Y offset

Notes: Aliasing the FillFBDestReadBufferOffset0 register, this register holds the offset added to the fragment's coordinate for each destination buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

FillFBWriteBufferAddr0

NameTypeOffsetFormatFillFBWriteBuffer Addr02DSetup0x8300Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	X	1	x	32 bit value

Notes: Aliasing for the FBWriteBufferAddr0 registers, this register holds the 32 bit base addresses of the buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size

FillForegroundColor0

NameTypeOffsetFormatFillForegroundColor02DSetup0x8328Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Foreground Color	×	✓	X	32 bit integer

Notes: This registers is an alias for the *ForegroundColor* register. With *BackgroundColor*, holds the foreground and background color values. The color format is in the raw framebuffer format and 8 or 16 bit pixels are automatically replicated to fill the 32 bits of register.

FillForegroundColor1

NameTypeOffsetFormatFillForegroundColor12DSetup0x8358Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Foreground Color	×	1	X	32 bit integer

Notes: This register is an alias for the *ForegroundColor* register. With *BackgroundColor*, holds the foreground and background color values. The color format is in the raw framebuffer format and 8 or 16 bit pixels are automatically replicated to fill the 32 bits of register.

FillGlyphPosition

NameTypeOffsetFormatFillGlyphPosition2DSetup0x8368Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	X offset	X	1	X	2's complement X coordinate
1631	Y offset	X	1	X	2's complement Y coordinate

Notes: This register is an alias for the *GlyphPosition* register. It defines the glyph origin for use by the *Render2Dglyph* command.

FillRectanglePosition

NameTypeOffsetFormatFillRectanglePosition2DSetup0x8348IntegerControl register

Bits	Name	Read	Write	Reset	Description
015	X offset	X	1	X	2's complement X coordinate
1631	Y offset	×	1	X	2's complement Y coordinate

Notes: This is an alias for the RectanglePosition register. It defines the rectangle origin for use by the Render2D command.

FillRender2D

NameTypeOffsetFormatFillRender2D2DSetup0x8350Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	×	~	x	Specifies the width of the rectangle in pixels. Its range is 04095.
1213	Operation	X	•	X	This two bits field is encoded as follows: 0 = Normal 1 = SyncOnHostData 2 = SyncOnBitMask 3 = PatchOrderRendering The SyncOnHostData and SyncOnBitMask settings just set the corresponding bit in the Render command. PatchOrderRendering decomposes the input rectangle in to a number of smaller rectangels to make better use of the page structure of patched memory (see later).
14	FBReadSource	×	~	X	This bit sets the FBReadSourceEnable bit in the Render command.
15	SpanOperation	×	•	x	This bit sets the SpanOperation bit in the Render command.
1627	Height	×	•	x	Specifies the height of the rectangle in pixels. Its range is 04095.
28	IncreasingX	×	~	X	This bit, when set, specifies the rasterisation is to be done in increasing X direction.
29	IncreasingY	×	•	x	This bit, when set, specifies the rasterisation is to be done in increasing Y direction.
30	AreaStipple	×	~	X	This bit sets the AreaStippleEnable bit in the Render command.
31	Texture	×	~	x	This bit sets the TextureEnable bit in the Render command.

Notes: This command starts a rectangle being rendered from the origin given by the RectanglePosition register.

FillScissorMaxXY

Name	Type	Offset	Format
FillScissorMaxXY	2DSetup	0x8320	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
015	X coordinate	X	1	x	2's complement fixed point X coordinate
1631	Y coordinate	X	1	x	2's complement fixed point Y coordinate

Notes: This register is an alias for ScissorMaxXY. It holds the maximum XY scissor coordinate - i.e. the rectangle corner farthest from the screen origin.

FillScissorMinXY

NameTypeOffsetFormatFillScissorMinXY2DSetup0x8318Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
015	X coordinate	X	1	X	2's complement fixed point X coordinate
1631	Y coordinate	X	1	X	2's complement fixed point Y coordinate

Notes: This register is an alias for the *ScissorMinXY* register. It holds the minimum XY scissor coordinate - i.e. the rectangle corner closest to the screen origin.

FilterMode FilterModeAnd FilterModeOr

Name Type Offset **Format** FilterMode Output 0x8C00 Bitfield FilterModeAnd Output 0xAD00Bitfield Logic Mask FilterModeOr Output Bitfield Logic Mask 0xAD08Control registers

Bits	Name	Read	Write	Reset	Description
		17			
03	Reserved	/	/	x	Reserved for diagnostic use – set to 0

 $^{^{17}}$ Logic Op register readback is via the main register only

4	LBDepthTag	~	~	X	When set allows the <i>LBDepth</i> tag to be written into the output FIFO.
5	LBDepthData	~	~	X	When set allows the data upload from the Depth buffer to be written into the output FIFO.
6	StencilTag	~	~	X	When set allows the LBStencil tag to be written into the output FIFO.
7	StencilData	~	•	X	When set allows the data upload from the Stencil buffer to be written into the output FIFO.
8	FBColorTag	~	~	X	When set allows the <i>FBColor</i> tag to be written into the output FIFO.
9	FBColorData	~	'	X	When set allows the data upload from the framebuffer to be written into the output FIFO.
10	SyncTag	~	~	X	When set allows Sync tag to be written into the output FIFO.
11	SyncData	~	~	X	When set allows the Sync data to be written into the output FIFO.
12	StatisticsTag	~	~	X	When set allows the <i>PickResult, MaxHitRegion</i> and <i>MinHitRegion</i> tags to be written into the output FIFO.
13	StatisticsData	~	~	X	When set allows the <i>PickResult, MaxHitRegion</i> and <i>MinHitRegion</i> data to be written into the output FIFO.
14	RemainderTag	~	•	х	When set allows any tags not covered by the categories in this table to be written into the output FIFO.
15	RemainderData	~	•	х	When set allows any data not covered by the categories in this table to be written into the output FIFO.
1617	ByteSwap	~	~	X	This field controls the byte swapping of the data field when it is written into the output FIFO. The options are: $0 = ABCD \qquad \text{(i.e. no swap)}$ $1 = BADC$ $2 = CDAB$ $3 = DCBA$
18	ContextTag	~	~	X	When set allows the <i>ContextData</i> and <i>EndOfFeedback</i> tags to be written into the output FIFO.
19	ContextData	~	•	X	When set allows the ContextData and EndOfFeedback data to be written into the output FIFO.
20	RunLength Encode Data	~	~	X	This bit, when set, will write run length encoded data into the host out FIFO.
2131	Unused	0	0	x	

Notes: This register can only be updated if the Security register is set to 0.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the

former mode before replacing it.

FlushSpan

NameTypeOffsetFormatFlushSpanRasterizer0x8060Tag

Command

Bits	Name	Read	Write	Reset	Description
031	Reserved	X	0	x	Reserved for future use

Notes: Causes any partial sub scanlines to be written out - command used when antialiasing to force rasterization of any remaining subscanlines in a primitive.

FlushWriteCombining

NameTypeOffsetFormatFlushWriteCombiningInput0x8910Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Reserved	X	1	x	32 bit value

Notes:

FogColor

NameTypeOffsetFormatFogColorFog0x8698Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	Red	✓	✓	X	Red
815	Green	✓	✓	X	Green
1623	Blue	~	~	X	Blue
2431	Reserved	0	0	X	Reserved

Notes: This register holds the fog color to interpolate with.

FogModeAnd FogModeOr

Name	Type	Offset	Format
FogMode	Fog	0x8690	Bitfield
FogModeAnd	Fog	0xAC10	Bitfield Logic Mask
FogModeOr	Fog	0xAC18	Bitfield Logic Mask
	Control register.	s	

Bits	Name	Read 18	Write	Reset	Description
0	Enable	~	~	X	This bit, when set, and qualified by the FogEnable bit in the <i>Render</i> command causes the current fragment color to be modified by the fog coefficient and background color.
1	ColorMode	~	~	X	This bit selects the color mode. The two options are: 0 = RGB. The RGB fog equation is used. 1 = CI. The Color Index fog equation is used.
2	Table	V	~	X	This bit, when set, causes the Fog Index to be mapped via the FogTable before it controls the blending between the fragment's color and the fog color, otherwise the DDA value is used directly.
3	UseZ	~	~	X	This bit, when set, causes the DDA to be loaded with the Z DDA values instead of the Fog DDA values. It also adjusts the clamping of the DDA output.
48	ZShift	'	~	x	This field specifies the amount the (z from DDA + zBias) is right shifted by before it is clamped against 255 and the bottom 8 bits used as the fog index. This should also take into account the number of depth bits there are.
9	InvertFI	~	•	x	This bit, when set, inverts the fog index before it is used to interpolates between the fragment's color and the fog color. This is usually 0 when fog values are used and 1 for Z values. Fog values are set up so they decrease with increasing depth and obviously Z values increase with increasing depth.
1031	Unused	0	0	X	

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the

3Dlabs Proprietary and Confidential 5-97

 $^{^{18}\,\}mathrm{Logic}$ Op register readback is via the main register only

former mode before replacing it.

FogTable[0...15]
FogTable[16...31]
FogTable[32...47]
FogTable[48...63]

Name	Type	Offset	Format
FogTable[015]	Fog	0xB100B178	Bitfield
FogTable[1631]	Fog	0xB180B1F8	Bitfield
FogTable[3247]	Fog	0xB200B278	Bitfield
FogTable[4863]	Fog	0xB280B2F8	Bitfield
	Control registers		

Bits	Name	Read	Write	Reset	Description
07		V	V	X	Fog index at tag +0
815		V	V	X	Fog index at tag +1
1623		~	~	X	Fog index at tag +2
2431		/	/	X	Fog index at tag +3

Notes: The fog index extracted from the DDA (either as a fog or z value as outlined above) can be used directly to control the blend, or it can be mapped via a table so some non-linear transfer function can be used.

The fog table is organised as 256 x 8 so the 8 bit input fog index is mapped to an 8 bit output fog index. The fog table is loaded by the FogTable0...FogTable63 registers and each holds 4 fog values at a time. FogTable0, byte 0 loads the mapping for fog index 0, byte 1 for fog index 1, etc.. The fog table is enabled by the Table bit in FogMode and is independent of how the initial fog index is generated

ForegroundColor

Name	Type	Offset	Format
ForegroundColor	LogicOps	0xB0C0	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Foreground Color	✓	✓	X	32 bit integer

Notes: With BackgroundColor, holds the foreground and background color values. The color format is in the raw framebuffer format and 8 or 16 bit pixels are automatically replicated to fill the 32 bits of register.

FStart

Name	Type	Offset	Format
FStart	Fog	0x86A0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
021	Fraction	1	1	X	
2231	Integer	1	1	X	

Notes: Fog Coefficient start value. The value is in 2's complement 10.22 fixed point format.

GIDMode GIDModeAnd GIDModeOr

Name	Type	Offset	Format
GIDMode	Localbuffer	0xB538	Bitfield
GIDMode And	Localbuffer	0x B5B0	Bitfield Logic Mask
GIDMode Or	Localbuffer	0x B5B8	Bitfield Logic Mask
	Control registers		

Bits	Name	Read	Write	Reset	Description
		19			
0	Fragment	~	~	X	This bit, when set, causes GID testing to occur on
	Enable				fragments. If the test fails then the fragment is
					discarded

 $^{^{19}}$ Logic Op register readback is via the main register only

3Dlabs

1	Span Enable	/	~	x	This bit, when set, allows the span pixel mask to be
	T				modified by GID testing each pixel. The mask is
					modified to disable those pixels which fail the test.
25	Compare Value	~	V	x	This field holds the 4 bit GID value to compare
	1				against. Unused bits (where the GID width in the
					local buffer format is less than 4 bits) should be set to
					zero.
67	Compare Mode	~	~	X	This field holds the comparison modes available for
	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3				use during GID testing. The options are:
					0 = Always pass
					1 = Never pass (i.e. always fail)
					2 = Pass when local buffer gid ==
					CompareValue
					3 = Pass when local buffer gid !=
					CompareValue
89	Replace Mode	~	~	X	This field specifies the replacement mode. This is
	1				independent of the FragmentEnable bit (except when
					the replacement depends on the outcome of the GID
					test). The options are:
					0 = Always replace
					1 = Never replace
					2 = Replace on GID test pass.
					3 = Replace on GID test fails
1013	Replace Value	~	~	x	This field holds the 4 bit GID value to replace the
	1				value read from the local buffer, if the replace mode is
					satisfied.
1331	Reserved	0	0	X	Reserved

Notes: This register defines the Localbuffer GID operation.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

GlyphData

Name	Type	Offset	Format
GlyphData	2DSetup	0xB660	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Packed data	1	/	X	Glyph data byte stream

Notes: A byte stream of glyph data (packed four to a word) can be downloaded and automatically chopped up and padded to the necessary width for the texture units to use as a bitmap. For example a gyph with a width between 17 and 24 pixels will be sent down as a stream of bytes and each triplet of bytes will be padded with zero and sent to be written into memory. If the input words have their bytes labelled:

First word: DCBA (A is the least significant byte)

Second word: HGFE

Then the output words send on to the rasterizer are:

First word: 0CBA Second word: 0FED

GlyphPosition

Name	Type	Offset	Format
GlyphPosition	2DSetup	0xB608	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X coordinate
1631	Y offset	1	1	x	2's complement Y coordinate

Notes: This register defines the glyph origin for use by the Render2DGlyph command. This register is updated by the Render2DGlyph command and the updated values will be read back or context dumped.

GStart

Name Type Offset Format

GStart Color 0x8798 Fixed point number

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	x	
2431	Unused	0	0	x	

Notes: Used to set the initial Green value for a vertex when in Gouraud shading mode. The value is 24 bit 2's complement fixed point numbers in 9.15 format.

HeadPhysicalPageAllocation[0...3]

NameTypeOffsetFormatHeadPhysicalPageAllocationFramebuffer0xB480Integer

[0...3]

Control register

Bits	Name	Read	Write	Reset	Description
015	Address	1	1	x	16 bit integer value from 0 to 65535

Notes: These registers hold the head page for memory pools 0...3. This is usually the most recently referenced physical page in the pool of the working set. The range of physical pages is 0...65535

HostinDMAAddr

NameTypeOffsetFormatDMAAddrInput0x8938Bitfield

Control Register

Bits	Name	Read	Write	Reset	Description
01	Reserved	0	0	x	
231	Address	/	/	X	Address

Notes: This register holds the byte address of the next DMA buffer to read from (reading doesn't start until the *DMACount* command). The bottom two bits of the address are ignored. This register should not be confused with the PCI register of the same name. *DMAAddr* must be loaded by itself and not as part of any increment, hold or indexed group. See also: *DMACount*.

HostinID

Name	Type	Offset	Format
HostinID	Delta	0x8900	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	1	1	x	User-defined field

Notes: The HostInID register can be used to mark any point in the command stream so that the use of index and vertex buffers can be monitored. This register is loaded with an ID field; like the DMA address register, which can be read at any time.

HostInState

Name	Type	Offset	Format	
HostInState	Delta	0x8918	Integer	

Control register

Bits	Name	Read	Write	Reset	Description
031	State data	1	1	x	32 bit value

Notes: This register is used to store a retained state that must be restored if a context switch occurs part way through a primitive.

HostInState2

Name	Type	Offset	Format
HostInState2	Delta	0x8940	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	State data	1	1	X	32 bit value

Notes: This register is used to store a retained state that must be restored if a context switch occurs part way through a primitive.

IndexBaseAddress

Name	Type	Offset	Format
IndexBaseAddress	Input	0xB700	Integer

Control register

Bits	Name	Read	Write	Reset	Description
0	Reserved	1	1	x	Reserved
116	Address	1	1	X	16 bit address of base of buffer

Notes:

IndexedDoubleVertex

Name	Type	Offset	Format
IndexedDoubleVertex	Input	0xB7B0	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	Index0	X	1	x	Offset into vertex buffer
1631	Index1	X	1	x	Offset into vertex buffer

Notes:

IndexedLineList

Name	Type	Offset	Format
IndexedLineList	Input	0xB728	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	x	Number of indices in primitive

Notes:

IndexedLineStrip

Name	Type	Offset	Format
IndexedLineStrip	Input	0xB730	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	x	Number of indices in primitive

Notes:

IndexedPointList

NameTypeOffsetFormatIndexedPointListInput0xB738Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	×	1	x	Number of indices in primitive

Notes:

IndexedPolygon

NameTypeOffsetFormatIndexedPolygonInput0xB740Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	X	Number of indices in primitive

Notes:		
Notes:		
1 10103.		

IndexedTriangleFan

Name	Type	Offset	Format
IndexedTriangleFan	Input	0xB718	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	×	1	X	Number of indices in primitive

Notes:

Indexed Triangle List

Name	Type	Offset	Format
IndexedTriangleList	Input	0xB710	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	x	Number of indices in primitive

Notes:

IndexedTriangleStrip

Name	Type	Offset	Format
IndexedTriangleStrip	Input	0xB720	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	×	1	x	Number of indices in primitive

Matan		
Notes:		
110100.		

IndexedVertex

Name	Type	Offset	Format
IndexedVertex	Input	0xB7A8	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Index	X	1	x	Offset into index buffer

Notes:

InvalidateCache

NameTypeOffsetFormatInvalidateCacheTexture0xB358Bitfield

Command

Bits	Name	Read	Write	Reset	Description
0	Bank 0	X	'	X	Invalidate bank 0 of Primary Cache
1	Bank 1	X	~	X	Invalidate bank 1 of Primary Cache
2	TLB	X	~	X	Invalidate TLB
331	Unused	0	0	x	Reserved

Notes: This command invalidates the cache. The bottom three bits control what it to be invalidated.

KdBStart

NameTypeOffsetFormatKdBStartTexture0x8D30Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	x	
2431	reserved	0	0	X	

Notes: KdBStart holds the start value for the Blue Kd color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

KdGStart

NameTypeOffsetFormatKdGStartTexture0x8D18Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: KdGStart holds the start value for the Green Kd color component. The format is 24 bit 2's

complement fixed point numbers in 9.15 format.

KdRStart

NameTypeOffsetFormatKdRStartTexture0x8D00Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	X	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: KdRStart holds the start value for the Red Kd color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

KdStart

NameTypeOffsetFormatKdStartTexture0x86E0Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
021	Fraction	1	1	X	
2223	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: Initial values for Kd (diffuse). The value is 2.22 2's complement fixed point format.

KsBStart

Name	Type	Offset	Format
KsBStart	Texture	0x8CB0	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: KsBStart holds the start value for the Blue Ks color components. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

KsGStart

Name	Type	Offset	Format
KsGStart	Texture	0x8C98	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	x	
2431	reserved	0	0	x	

Notes: KsGStart holds the start value for the Green Ks color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

KsRStart

Name	Type	Offset	Format
KsRStart	Texture	0x8C80	Fixed point
	Courtuelmaintan		

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: KsRStart holds the start values for the Red Ks color component. The format is 24 bit 2's complement fixed point numbers in 9.15 format.

LBClearDataL

NameTypeOffsetFormatLBClearDataLLocalbuffer0xB550Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	x	32 bit integer value

Notes: This register holds the 32 bits of data to write into the local buffer (if so enabled) during a span operation. The data should be in the correct format to match up with the size and position of the depth, stencil and grapics ID fields.

LBDepth

NameTypeOffsetFormatLBDepth0x88B0Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	LBDepth	X	1	x	32 bit integer value

Notes: Internal register used in image upload of the depth buffer. This register should not be written to. It is documented here to give the tag value and format of the data which is read from the Host Out FIFO. Where the depth(Z) buffer width is less than 32bits, the depth value is right justified and zero extended.

LBDestReadBufferAddr

NameTypeOffsetFormatLBDestReadBufferAddrLocal buffer0xB510IntegerControl register

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: This register holds the 32 bit base address of the source buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected local buffer pixel size.

LBDestReadBufferOffset

Name	Type	Offset	Format
LBDestReadBufferOffset	Localbuffer	0xB518	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X offset
1631	Y offset	1	1	X	2's complement Y offset

Notes: These registers hold the offset added to the fragment's coordinate for each destination buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

LBDestReadEnables LBDestReadEnablesAnd LBDestReadEnablesOr

Name	Type	Offset	Format
LBDestReadEnables	Localbuffer	0xB508	Bitfield
LBDestReadEnablesAnd	Localbuffer	0xB590	Bitfield Logic Mask
LBDestReadEnablesOr	Localbuffer	0xB598	Bitfield Logic Mask

Control registers

Bits	Name	Read 20	Write	Reset	Description
03	E0 to E3	✓	V	X	These bits are the Enable bits. Software assigns these to major modes which can be enabled or disabled (such as Depth Testing) it wants the LB Read Unit to track so destination reads are automatically done when necessary. When a bit is 1 it is enabled. E0E3 are used for fragments.
47	E4 to E7	~	~	x	Used for spans
811	R0 to R3	V	V	x	These are Read bits. Software assigns these to operations within a major mode which require reads. For example the major mode would be Depth Testing, but not all depth test option require the destination buffer to be read. When a bit is 1 a read is required. R0R3 are used for fragments.
1215	R4 to R7	~	~	X	Used for spans
2431	Reserved	0	0	X	Reserved

Notes: This new register contains 8 pairs of bits which the software can assign to activities which could require local buffer reads. The pairs of bits comprise an E bit and a R bit. The E bit reflects a major mode enable (e.g. stencil) and is set whenever that mode is enabled. The R bit is set when the operation within the major mode requires a read.

For example:

E0 = Depth Enable R0 = Set whenever a depth mode requires a read
E1 = Stencil Enable R1 = Set whenever a stencil operation requires a read
E2 = GID enable R2 = Set whenever the GID testing is required.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

...

²⁰ Logic Op register readback is via the main register only

LBDestReadModeAnd LBDestReadModeAnd LBDestReadModeOr

Name	Type	Offset	Format
LBDestReadMode	Localbuffer	0xB500	Bitfield

LBDestReadModeAnd Localbuffer 0xB580 Bitfield Logic Mask LBDestReadModeOr Localbuffer 0xB588 Bitfield Logic Mask

Control registers

Bits	Name	Read 21	Write	Reset	Description
0	Enable	~	~	x	This bit, when set, causes fragments or spans to read
					from the destination buffer
1	Reserved	×	×	X	
24	StripePitch	~	~	X	This field specifies the number of scanlines between
					the first scanline in a stripe and the first scanline in the
					next stripe. (It would normally be set to a number of
					RXs * StripeHeight). The options are:
					0 = 1 $1 = 2$ $2 = 4$ $3 = 8$ $4 = 16$
					5 = 32 6 = 64 7 = 128
					This field will normally be set to zero for P4.
57	StripeHeight	✓	~	X	This field specifies the number of scanlines in a stripe.
					The options are:
					0 = 1 $1 = 2$ $2 = 4$ $3 = 8$ $4 = 16$
					This field will normally be set to zero for P4.
8	Layout	✓	~	X	This field selects the layout of the pixel data in
					memory for the destination buffer. The options are:
					0 = Linear $1 = Patch64$
9	Origin	✓	'	X	This field selects where the window origin is for the
					destination buffer. The options are:
					0 = Top Left. $1 = Bottom Left$
10	UseRead	✓	✓	X	When this bits is set the enables in the
	Enables				LBDestReadEnables register are used to determine if
					a destination read is required. The Enable bit must
					also be set as well for a read to occur.
11	Packed16	~	'	X	When this bit is set the pixel size is 16 bits so a single
					memory word can hold 8 depht values.
1223	Width	~	~	X	This field holds the width of the destination buffer.
					Its range is 04095.

 $^{^{21}\,\}mathrm{Logic}$ Op register readback is via the main register only

Notes: Defines the localbuffer destination read operation. The destination address calculations are controlled by the LBDestReadMode register and the address is a function of X, Y, LBDestReadBufferAddr, LBDestReadBufferOffset, width and Packed16 parameters.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

LBReadFormat

Name	Type	Offset	Format
LBReadFormat	Localbuffer	0x8888	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
01	DepthWidth	~	~	x	This field specifies the width of the depth field. The
					depth field always starts at bit position 0. The width
					options are:
					0 = 16 bits $1 = 24 bits$
					2 = 31 bits $3 = 15 bits$
					When the depth width is 15 the GID and Stencil
					fields are ignored and a one bit GID and Stencil are
					taken from bit 15. Only one of the GID or Stencil
					operation are enabled to select the desired field type.
25	StencilWidth	~	~	X	This field specifies the width of the stencil field. The
					legal range of values are 08. The stencil field always
					starts at the bit position given in the StencilPosition field
610	StencilPosition	~	✓	X	This field holds position of the least significant bit of
					the stencil field. The legal range of values are 023,
					representing bit positions 1639 respectively.
1119	Reserved	0	0	X	
2022	GIDWidth	~	~	x	This field specifies the width of the Graphics ID field.
					The legal range of values are 04. The GID field
					always starts at bit position given in the next field.
2327	GIDPosition	~	~	x	This field holds position of the least significant bit of
					the Graphics ID field. The legal range of values are
					023, representing bit positions 1639 respectively.
2831	Unused	0	0	X	

Notes: This register defines the position and width of the depth, stencil and GID (Graphics ID) in the data read back from the local buffer.

Note: The LB ReadFormat register definition has changed to allow more flexible sizing and positioning of the GID and stencil fields.

Address

0...31

LBSourceReadBufferAddr

NameTypeOffsetFormatLBSourceReadBufferAddrLocalbuffer0xB528IntegerControl register

Bits	Name	Read	Write	Reset	Description

32 bit value

Notes: This register holds the 32 bit base address of the source buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size.

LBSourceReadBufferOffset

NameTypeOffsetFormatLBSourceReadBufferOffsetLocalbuffer0xB530IntegerControl register

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X offset
1631	Y offset	1	1	X	2's complement Y offset

Notes: This register holds the offset added to the fragment's coordinate for the source buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

LBSourceReadModeAnd LBSourceReadModeOr

Name	Type	Offset	Format
LBSourceReadMode	Alpha Blend	0xB520	Bitfield
LBSourceReadModeAnd	Alpha Blend	0xB5A0	Bitfield Logic Mask
LBSourceReadModeOr	Alpha Blend	0xB5A8	Bitfield Logic Mask
	Control registers		

Bits	Name	Read 22	Write	Reset	Description
0	Enable	~	~	X	This bit, when set, causes fragments to be read from
					the source buffer. If this bit is clear then no source
					reads are made.
1	Reserved	0	0	X	
24	StripePitch	✓	~	x	This field specifies the number of scanlines between
					the first scanline in a stripe and the first scanline in the
					next stripe. It would normally be set to number of
					RXs * StripeHeight. The options are:
					0 = 1 $4 = 16$
					1 = 2 $5 = 32$
					2 = 4 $6 = 64$
					3 = 8 $7 = 128$
					This field will normally be set to zero for P4.
57	StripeHeight	~	~	x	This field specifies the number of scanlines in a stripe.
					The options are:
					0 = 1 $3 = 8$
					1 = 2 $4 = 16$
					2 = 4
					This field will normally be set to zero for P4.
8	Layout	~	✓	x	This field selects the layout of the pixel data in
					memory for the source buffer. The options are:
					0 = Linear
					1 = Patch64
9	Origin	✓	✓	x	This field selects where the window origin is. The
					options are:
					0 = Top Left.
					1 = Bottom Left

 $^{^{22}}$ Logic Op register readback is via the main register only

10	Packed16	~	~	x	When this bit is set the pixel size is 16 bits so a single
					memory word can hold 8 depth values.
1122	Width	~	~	X	This field holds the width of the destination buffer.
					Its range is 04095.
2331	Reserved	0	0	X	

Notes: This register defines the Localbuffer source read operation. The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

LBStencil

Name	Type	Offset	Format
LBStencil	Localbuffer	0x88A8	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description
07	Stencil	×	×	x	
815	Reserved	X	X	X	
1619	GID	X	X	X	
2031	Reserved	0	0	X	

Notes: Internal register used in upload of the stencil buffer. It should not be written to and is documented here only to give the tag value and format of the data when read from the host out FIFO.

LBWriteBufferAddr

Name	Type	Offset	Format
LBWriteBufferAddr	Localbuffer	0xB540	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: This register holds the 32 bit base address of the source buffer in memory. The address is a byte address and should be aligned to the natural boundary for the selected pixel size.

LBWriteBufferOffset

NameTypeOffsetFormatLBWriteBufferOffsetLocalbuffer0xB548IntegerControl register

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X offset
1631	Y offset	1	1	X	2's complement Y offset

Notes: This register holds the offset added to the fragment's coordinate for the destination buffer. The new coordinate is used for address calculations. This offset allows, for example, window relative coordinates to be converted into screen relative ones prior to patching (patching only works screen relative).

LBWriteFormat

NameTypeOffsetFormatLBWriteFormatLocalbuffer0x88C8BitfieldControl register

Bits	Name	Read	Write	Reset	Description
01	DepthWidth	~	·	X	This field specifies the width of the depth field. The
					depth field always starts at bit position 0. The width
					options are:
					0 = 16 bits
					1 = 24 bits
					2 = 31 bits
					3 = 15 bits
					When the depth width is 15 the GID and Stencil
					fields are ignored and a one bit GID and Stencil are
					taken from bit 15. Only one of the GID or Stencil
					operation are enabled to select the desired field type.
25	StencilWidth	~	✓	x	This field specifies the width of the stencil field. The
					legal range of values are 08. The stencil field always
					starts at bit position given in the next field.
610	StencilPosition	~	~	x	This field holds position of the least significant bit of
					the stencil field. The legal range of values are 023,
					representing bit positions 1639 respectively.
1119	Reserved	0	0	X	
2022	GIDWidth	~	~	X	This field specifies the width of the Graphics ID field.
					The legal range of values are 04. The GID field
					always starts at bit position given in the next field.

2327	GIDPosition	~	~	x	This field holds position of the least significant bit of
					the Graphics ID field. The legal range of values are
					023, representing bit positions 1639 respectively.
2831	Reserved	0	0	X	

Notes: This register defines the position and width of the depth, stencil, GID (Graphics ID) in the data read back from the local buffer.

LBWriteMode LBWriteModeAnd LBWriteModeOr

Name	Type	Offset	Format
LBWriteMode	Localbuffer	0x88C0	Bitfield
LBWriteModeAnd	Localbuffer	0xAC80	Bitfield
LBWriteModeOr	Localbuffer	0xAC88	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
		23			
0	WriteEnable	~	✓	x	This bit, when set, causes fragments or spans to
					written to the destination buffer. Note each byte
					must also be enabled in the ByteEnables field.
12	Reserved	0	0	x	
35	StripePitch	/	✓	x	This field specifies the number of scanlines between
					the first scanline in a stripe and the first scanline in the
					next stripe. It would normally be set to number of
					RXs * StripeHeight. The options are:
					0 = 1 4 = 16
					1 = 2 $5 = 32$
					2 = 4 6 = 64
					3 = 8 7 = 128
					This field will normally be set to zero for P4.
68	StripeHeight	~	✓	x	This field specifies the number of scanlines in a stripe.
					The options are:
					0 = 1 $3 = 8$
					1 = 2 4 = 16
					2 = 4
					This field will normally be set to zero for P4.

 $^{^{23}\,\}mathrm{Logic}$ Op register readback is via the main register only

9	Layout	V	V	X	This field selects the layout of the pixel data in
					memory for the destination buffer. The options are:
					0 = Linear
					1 = Patch64
10	Origin	~	~	x	This field selects where the window origin is for the
					destination buffer. The options are:
					0 = Top Left.
					1 = Bottom Left
11	Packed16	~	~	x	When this bit is set the pixel size is 16 bits so a single
					memory word can hold 8 depth values.
1223	Width	~	~	X	This field holds the width of the destination buffer.
					Its range is 04095.
2428	ByteEnables	~	~	X	This field holds the byte enables for each byte in the
					pixel. A byte enable bit must be set for the
					corresponding byte to be written. Ideally the depth,
					stencil, etc. fields are byte aligned and integral bytes in
					length so these can be used to disable modifying a
					field, otherwise read-modify-write operations will
					need to be done.
2931	Operation	~	~	x	This field defines where the data is to be taken from
					to do the write and what is to happen to it afterwards.
					This is only of interest during an upload or download
					operation. The options are:
					0 = No operation
					1 = Download depth
					2 = Download stencil
					3 = Upload depth
					4 = Upload stencil

Notes: The write requests have two forms:

- Single pixel. This is the normal mode for 3D operation but is only used for exotic 2D operations. The calculated address is always a pixel address and this is shifted to take into account the width of a pixel (16 or 32 bits) in calculating the memory address and byte enables. The pixel data (Z, stencil and GID) are formatted and shifted into the correct byte lanes for the memory.
- Pixel spans. Spans are useful for clearing down the local buffer but do not use any block fill capabilities of the memory (these are only available through the FB Write Unit), although 4 or 8 pixels will be cleared down per cycle.
- N.B Write operation is not compatible with GLINT MX for programming purposes.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

LineCoord0

Name	Type	Offset	Format
LineCoord0	Delta	0x9760	Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	X	✓	✓	x	2's complement X
1631	Y	✓	✓	x	2's complement Y

Notes: •

- *LineCoord0* loads vertex store 0
- LineCoord1 loads vertex store 1.
- DrawLine0 draws a line from vertex 0 to vertex1
- DrawLine1 draws a line from vertex 1 to vertex 0.

Note: to confirm LineCoord tages have written values correctly, readback using V0FloatX, V0FloatY and similar registers..

LineCoord1

Name	Type	Offset	Format
LineCoord1	Delta	0x9770	Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	X	✓	✓	x	2's complement X
1631	Y	~	✓	x	2's complement Y

Notes:

- LineCoordO loads vertex store 0
- LineCoord1 loads vertex store 1.
- DrawLine0 draws a line from vertex 0 to vertex1
- DrawLine1 draws a line from vertex 1 to vertex 0.

Note: to confirm LineCoord tages have written values correctly, readback using V0FloatX, V0FloatY and similar registers.

Bitfield Logic Mask

LineStippleModeOr

LineStippleModeAnd LineStippleModeAnd LineStippleModeOr

Name	Type	Offset	Format
LineStippleMode	Stipple	0x81A8	Bitfield
LineStippleModeAnd	Stipple	0xABC0	Bitfield Logic Mask

Control register

Stipple

Bits	Name	Read	Write	Reset	Description
0	StippleEnable	•	•	Х	This field, when set, enables the stippling of lines. The LineStippleEnable bit in the <i>Render</i> command must also be set.
19	RepeatFactor	~	~	X	This field holds the positive repeat factor for stippled lines. The repeat factor stored here is one less than the desired repeat factor.
1025	StippleMask	✓	~	x	This field holds the stipple pattern.
26	Mirror	~	~	X	This field, when set, will mirror the StippleMask before it is used.
2731	Unused	0	0	x	

0xABC8

Notes: Controls line stippling:

- The repeat factor is set to one less than the required value.
- The least significant bit of the *UpdateLineStippleCounters* register, controls loading the line stipple counters if set the line stipple counters are loaded with the previously saved values. If reset, the counters are cleared to zero.
- The counters can also be reset by means of the ResetLineStipple bit in the Render command.
- The Enable bit in the *LineStippleMode* register is qualified by the LineStippleEnable bit in the *Render* Command.

LoadLineStippleCounters

NameTypeOffsetFormatLoadLineStippleCountersGlobal0x81B0Bitfield

Command

Bits	Name	Read	Write	Reset	Description
03	LiveBit Counter	×	~	X	
412	LiveRepeat Counter	×	~	X	
1316	SegmentBit Counter	×	~	X	
1725	SegmentRepeat Counter	×	~	X	
2631	Unused	0	0	x	

Notes: Command used to restore the line stipple counters and segment register after a task switch. The counters are incremented during a line stipple so the value read from them, via the readback path may not match the value loaded in to them using this register.

LOD

Bits	Name	Read	Write	Reset	Description
07	Fraction	✓	1	X	
811	Integer	1	1	X	
1231	Reserved	0	0	X	Reserved for future use. Mask to 0.

Notes: Holds the computed level of detail value for texture 0. The format is 4.8 unsigned fixed point.

The Level Of Detail (LOD) calculates the approximate area a fragment projects onto the texture map. The LOD calculation is enabled by the EnableLOD bit in the TextureCoordMode register. When this bit is clear no LOD is calculated and a constant LOD from the LOD register is used (when it is required by the *TextureReadMode* register setting). The format is unsigned 4.8 fixed point and can be interpreted as follows:

- the integer part selects the higher resolution map of the pair to use with 0 using the map at the address given by TextureBaseAddress[0] register
- the fraction gives the between map interpolation coefficient measured from the higher resolution map selected.

LOD1

Name	Type	Offset	Format
LOD1	Texture	0x8448	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Fraction	1	1	X	
811	Integer	1	1	X	
1231	Reserved	0	0	X	

Notes: Holds the constant level of detail to use for mip mapping from texture 1. The format is 4.8 unsigned fixed point.

The Level Of Detail (LOD) calculates the approximate area a fragment projects onto the texture map. The LOD calculation is enabled by the EnableLOD bit in the TextureCoordMode register. When this bit is clear no LOD is calculated and a constant LOD from the LOD register is used (when it is required by the *TextureReadMode* register). The format is unsigned 4.8 fixed point and can be interpreted as follows:

- the integer part selects the higher resolution map of the pair to use with 0 using the map at the address given by TextureBaseAddress[0] register
- the fraction gives the between map interpolation coefficient measured from the higher resolution map selected.

LODRange0

Name	Type	Offset	Format
LODRange0	Texture	0xB348	Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
011	Min	1	1	X	2's complement 4.8 fixed point fraction
1223	Max	1	1	X	2's complement 4.8 fixed point integer
2431	Reserved	0	0	X	

Notes: This register holds the clamping range for lod0 calculations. Bits 0-11 define the minimum value, bits 12-23 hold the maximum value.

LODRange1

Name	Type	Offset	Format
LODRange1	Texture	0xB350	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
011	Min	1	1	X	2's complement 4.8 fixed point fraction
1223	Max	1	1	x	2's complement 4.8 fixed point integer
2431	Reserved	0	0	x	

Notes: This register holds the clamping range for lod1 calculations. Bits 0-11 define the minimum value, bits 12-23 hold the maximum value.

LogicalOpMode LogicalOpModeAnd LogicalOpModeOr

Name	Type	Offset	Format
LogicalOpMode	Logic Ops	0x8828	Bitfield

LogicalOpModeAnd Logic Ops 0xAEC0 Bitfield Logic Mask LogicalOpModeOr Bitfield Logic Mask Logic Ops 0xAEC8

Control registers

Bits	Name	Read 24	Write	Reset	Description
0	Enable	~	~	x	When set causes the fragment's color to be logial op'ed under control of the remaining bits in this register. When clear the fragment color remains unchanged (but may later to effected by write masking).
14	LogicOp	•	•	X	This field defines the logical op function to use. The options are: $0 = \text{Clear } (0) \qquad 1 = \text{And}(S \& D)$ $2 = \text{AndReverse } (S \& \sim D) \qquad 3 = \text{Copy } (S)$ $4 = \text{AndInvert } (\sim S \& D) \qquad 5 = \text{Noop } (D)$ $6 = \text{Xor } (S \land D) \qquad 7 = \text{Or } (S \mid D)$ $8 = \text{Nor } (\sim (S \mid D); \qquad 9 = \text{Equiv } (\sim (S \land D);$ $10 = \text{Invert } (\sim D)$ $11 = \text{OrReverse } (S \mid \sim D)$ $12 = \text{CopyInvert } (\sim S)$ $13 = \text{OrInvert } (\sim S \mid D) \qquad 14 = \text{Nand } (\sim (S \& D);$ $15 = \text{Set } (1)$ where: S is Color or FBSourceData D is FBData
5	UseConstantFB WriteData	~	•	X	There is no longer any performance advantage to using this bit but it is retained for backwards compatability.
6	BackgroundEn able	~	~	x	This bit, when set, enables a different logical operation to be done for background pixels. If this bit is clear then the same logical operation is applied to foreground and background pixels. Setting this bit when the Enable field is zero has no effect. A background pixel is a pixel whose corresponding bit in the color mask is zero.

 $^{^{24}\,\}mathrm{Logic}$ Op register readback is via the main register only

710	BackgroundLo gicalOp	'	'	x	This field specifies the logical operation to apply to background pixels, if this has been enabled by the BackgroundEnable field. The options and field values are the same as the LogicalOp field.
11	UseConstantSo urce	V	V	X	This field, when set, causes the source data to be taken from the ForegroundColor register, otherwise it is taken from the fragment, if needed. The color format is in the raw framebuffer format and 8 or 16 bit pixels should have their color replicated to fill the full 32 bits.
12	OpaqueSpan	•	•	X	This bit determines how constant colour spans are to be processed. The two options are: 0 = Transparent 1 = Opaque Transparent spans take the source pixel colour from the message stream or the ForegroundColour register as appropriate. Opaque spans take the source pixel colour from the message stream or register. The ForegroundColour register is used when the corresponding bit in the SpanColourMask is 1, otherwise the BackgroundColour register is used.
1331	Unused	×	×	x	, , , , , , , , , , , , , , , , , , ,

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

LogicalTexturePageTableAddr

Name	Type	Offset	Format
LogicalTexturePageTable	Texture	0xB4D0	Integer

Addr

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: This register holds the base address of the Logical Texture Page Table. The address should be aligned to a 64 bit boundary.

LogicalTexturePageTableLength

NameTypeOffsetFormatLogicalTexturePageTableTexture0xB4D8Integer

Length

Control register

Bits	Name	Read	Write	Reset	Description
016	Logical page count	✓	✓	X	17 bit integer value from 0 to 65536

Notes: This register holds the number of logical pages to be managed. Any logical pages past this value are folded to logical page 0. Setting this register to zero effectively disables logical to physical mapping. The legal range of values is 0...65536.

LUT[0...15]

NameTypeOffsetFormatLUT[0..15]LUT0x8E80Bitfield

Control registers

Bits	Name	Read	Write	Reset	Description
07	Red	✓	✓	x	
815	Green	✓	/	X	
1623	Blue	✓	✓	X	
2431	Alpha	V	V	X	

Notes: These registers allow the lower 16 entries of the LUT to be loaded and read back directly.

LUTAddress

NameTypeOffsetFormatLUTAddressTexture0x84D0Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: This register holds the physical address of a block of data to load into the LUT from memory. This is given as a byte address, but the bottom 4 bits are ignored so the address is effectively aligned to a 128 bit memory word.

LUTData

Name	Type	Offset	Format
LUTData	Texture	0x84C8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	LUT data word	1	✓	X	32 bit value

Notes: This register holds the 32 bits of data to load into the LUT. The data can be loaded in 'as is', have its red and green components swapped over or converted into a replicated 16 bit format.

LUT readback is done by first reading the LUTIndex register. As well as returning the current LUT index it has the additional effect of setting the ReadIndex counter to zero. The ReadIndex counter is only used during readback and is not the same as the LUTIndex used for loading the LUT via the message stream. Each subsequent read from the LUTData register returns the LUT data at the ReadIndex and the ReadIndex counter is incremented. The ReadIndex counter wraps from 255 to 0.

LUTIndex

Name	Type	Offset	Format
LUTIndex	Texture	0x84C0	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Index	1	1	x	8 bit integer value from 0 to 255
831	Unused	0	0	x	

Notes: This register holds the start index to update the LUT at when LUT data message is written. The index is automatically incremented after each load and wraps from 255 to 0. Readback from LUTIndex has side effect of clearing the *ReadIndex* register.

LUTMode LUTMode And LUTMode Or

Name	Type	Offset	Format
LUTMode	LUT	0xB378	Bitfield
LUTModeAnd	LUT	0xAD70	Bitfield Logic Mask
LUTModeOr	LUT	0xAD78	Bitfield Logic Mask

Control registers

Bits	Name	Read 25	Write	Reset	Description
0	Enable	✓ ✓	~	X	When set causes the fragment or span data to be modified under control of the remaining bits in this register.
1	InColorOrder	•	~		
23	LoadFormat	V	V	x	This field controls how the 32 bit data is to be loaded into the LUT. The options are: 0 = Copy (i.e. no formatting). 1 = 565 Replicated 2 = 5551 Replicated The conversion from 8 bits to 1, 5 or 6 bits is done by subtracting half and truncating. The 16 bit value is replicated into both halves of the LUT.
4	LoadColorOrd er	~	~	x	This bit controls the order the 16 bit color components are assembled in after the conversion while loading. The options are: 0 = BGR or ABGR 1 = RGB or ARGB

5-130

 $^{^{25}\,\}mathrm{Logic}\,\mathrm{Op}$ register readback is via the main register only

57	FragmentOpera	/	/	X	This field specifies the operation to be done on each
J				Λ	* *
	tion				fragment when not using spans to do the rendering.
					The options are:
					0 = None
					1 = IndexedTexture. The 8 bit indexed texels are
					converted into 32 bit true color values.
					2 = Translate8To32. The fragment's red channel is
					converted into a 32 bit ABGR value using the
					LUT.
					3 = Translate32To32. Each of the four color
					components are translated using its own LUT.
					4 = MotionComp. The LUT holds motion
					compensation data held in Planar 411 format as
					8 bit or 9 bit YUV values. This is indexed based
					on the fragments coordinates and expanded to 9
					bits, if necessary, and assigned to the fragment's
					color.
					5 = Pattern. The LUT holds an 8x8 pattern for the
					chosen pixel size and this is used to set the
					fragment's color. Note the SwapSD bit in the
					AlphaBlendColorMode register may need to be
					set if the pixel size is 8 or 16 bits.

810	SpanOperation			X	This field specifies the operation to be done on each pixel in a span. The options are: 0 = None 1 = SpanPattern. The LUT holds an 8x8 pattern for the chosen pixel size and this is used to set the block color or the span pixel data depending on the span operation bit in the <i>Render</i> command (constant color uses block color, variable color uses span pixel data). 2 = Translate8To8. Each byte is translated using its corresponding LUT channel (so 8 bytes can be translated in parallel). Normally the LUT is set up so all four byte channels hold the same data. 3 = Translate8To16. Each byte is translated using a pair of LUT channels to generate a 16 bit pixel. The LUT is set up so that pairs of channels hold the same data. This can be arranged automatically when the LUT is first loaded 4 = Translate8To32. Each byte is translated into a 32 bit pixel using the LUT. 5 = Translate32To32. Each byte is translated using its corresponding LUT channel (so 8 bytes can be translated in parallel). Normally the LUT is set up so all four byte channels hold different data.
11	MotionComp8 Bits	~	~	X	This bit, if set, specifies that the YUV data is held as 8 bit values, packed 4 per 32 bit LUT entry. If this bit is not set the YUV data is held as 9 bit values packed 2 per 32 bit LUT entry (on 16 bit boundaries within the 32 bit word).
1214	XOffset	~	~	x	This field holds the X offset into the selected 8x8 pattern. This is used (together with the pixels X coordinate) to rotate the selects row of the pattern to give some control on its registration to the underlying rectangle.
1517	YOffset	~	~	x	This field holds the Y offset into the selected 8x8 pattern. This is used (together with the pixels Y coordinate) to select which row of the pattern to use. This gives some control of the patterns registration to the underlying rectangle.
1825	PatternBase	V	V	Х	This field holds the base address of the pattern to use. There are no restrictions on where a pattern starts, other than it must start on a 32 bit boundary (i.e. the start cannot be part way through a LUT entry).

26	SpanCCXAlign	/	/	X	This bit controls how the pattern is aligned along the
	ment			21	X axis when Constant Color spans are used. The two
	IIICIII				_
					options are:
					0 = The first pixel in the span is taken from the
					pixel indexed for this row by XOffset. This is
					the normal method and fixes the pattern with
					respect to the screen (recall the block color
					registers are memory aligned). This preserves a
					vertical line in the pattern when applying to a
					trapezoid.
					1 = The first pixel in the span is taken from
					(X + XOffset) % 8
27	SpanVCXAlign	~	~	x	This bit controls how the pattern is aligned along the
	ment				X axis when Constant Color spans are used. The two
					options are:
					0 = The first pixel in the span is taken from the
					pixel indexed for this row by XOffset.
					1 = The first pixel in the span is taken from
					(X + XOffset) % 8. This is the normal method
					and fixes the pattern with respect to the screen
					(recall these are done via normal writes so are
					not memory aligned). This preserves a vertical
					line in the pattern when applying to a
					trapezoid.

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

LUTTransfer

NameTypeOffsetFormatLUTTransferTexture0x84D8BitfieldCommandCommand

Bits	Name	Read	Write	Reset	Description
07	Start index	~	'	X	Index
814	Count	~	~	x	Count in 128 bit words.
1531	Reserved	0	0	X	

Notes: This register initiates the transfer of data from memory into the LUT.

MaxHitRegion

Name	Type	Offset	Format
MaxHitRegion	Output	0x8C30	Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	Maximum X	X	✓	x	maximum X in 2's complement format.
1631	Maximum Y	X	✓	X	maximum Y in 2's complement format.

Notes: This register causes the current value of the *maxRegion* register to be written to the output FIFO under control of the *FilterMode* register (which may cull the data depending on the setting of the Statistics bits). The data field (on input) is not used.

MaxRegion

Name	Type	Offset	Format	
MaxRegion	Output	0x8C18	Bitfield	
	Control magistan			

Control register

Bits	Name	Read	Write	Reset	Description
015	Maximum X	X	/	X	maximum X in 2's complement format.
1631	Maximum Y	X	V	X	maximum Y in 2's complement format.

Notes: This register initialises the maximum region register. The register is updated during extent testing:

- During Picking it contains the max X,Y value for the Pick region.
- During Extent collection it is set to the initial minimum extent and is updated whenever a fragment with a higher X or Y value is generated, to reflect the new X or Y.

The *StatisticMode* register allows either fragments or those that were culled after being rasterised to be set as Eligible to update this register. Since register contents are updated during rendering it may not return the value previously written to it.

MinHitRegion

Name	Type	Offset	Format	
MinHitRegion	Output	0x8C28	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
015	Minimum X	X	✓	X	minimum X in 2's complement format.
1631	Minimum Y	X	✓	X	minimum Y in 2's complement format.

Notes: This register causes the current value of the *minRegion* register to be written to the output FIFO under control of the *FilterMode* register (which may cull the data depending on the setting of the Statistics bits). The data field (on input) is not used.

MinRegion

Name	Type	Offset	Format	
MinRegion	Output	0x8C10	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
015	Minimum X	X	✓	X	minimum X in 2's complement format.
1631	Minimum Y	X	/	X	minimum Y in 2's complement format.

Notes: This register initialises the minimum region register. The register is updated during extent testing:

- During Picking it contains the max X,Y value for the Pick region.
- During Extent collection it is set to the initial minimum extent and is updated whenever a fragment with a higher X or Y value is generated, to reflect the new X or Y.

The *StatisticMode* register allows either active fragments or those that were culled after being rasterised to be set as Eligible to update this register. Since register contents are updated during rendering it may not return the value previously written to it.

Packed16Pixels

Name	Type	Offset	Format
Packed16Pixels	2DSetup	0xB638	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
031	Data word	X	/	x	

Notes: Packed Downloads: The target register for the expanded pixel data is set up with the *DownloadTarget* command. Four bit packed pixel downloads are converted into eight bit packed pixels. The 8 and 16 packed pixels are particularly useful when downloading textures because spans (which take packed data) cannot be used when the target buffer layout is Patch2 or Patch32_2.

Each *Packed16Pixels* command will be expanded into 2 writes to the target register. If the input bytes are labelled DCBA (with byte A in bit positions 0...7) then this is converted to:

First word: 00BA (0 is the byte set to zero)

Second word: 000DC

Packed4Pixels

Name	Type	Offset	Format
Packed16Pixels	2DSetup	0xB668	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
031	Data word	X	✓	x	

Notes: Packed Downloads: The target register for the expanded pixel data is set up with the *DownloadTarget* command. Four bit packed pixel downloads are converted into eight bit packed pixels.

This register holds the packed nibble pixel data to expand out into packed byte pixel data. Each Packed4Pixels command will be expanded into two writes to the target register. If the input nibbles are labelled HGFEDCBA (with nibble A in bit positions 0...3) then this is converted to:

First word: 0C0D0A0B (0 is the nibble set to zero)

Second word: 0G0H0E0F

Packed8Pixels

Name	Type	Offset	Format
Packed8Pixels	2DSetup	0xB630	Integer

Command

Bits	Name	Read	Write	Reset	Description
031	Data word	X	✓	x	

Notes: Packed Downloads: The target register for the expanded pixel data is set up with the *DownloadTarget* command.

This register holds the packed 8 bit pixel data to expand out into 4 seperate 8 bit pixels during the download. The data is sent to the register defined in DownloadTarget. Each Packed8Pixels command will be expanded into four writes to the target register. If the input bytes are labelled DCBA (with byte A in bit positions 0...7) then this is converted to:

First word: 000A (0 is the byte set to zero)

Second word: 000B
Third word: 000C
Fourth word: 000D

PhysicalPageAllocationTableAddr

NameTypeOffsetFormatPhysicalPageAllocationTexture0xB4C0Integer

TableAddr

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	X	32 bit value

Notes: This register holds the base address of the Physical Page Allocation Table. The address should be aligned to a 64 bit boundary.

PickResult

NameTypeOffsetFormatPickResultOutput0x8C38Bitfield

Command

Bits	Name	Read	Write	Reset	Description
0	Pick result	X	1	X	Flag
131	Reserved	X	0	X	

Notes: This command causes the current value of the pick result flag to be written to the output FIFO under

control of the FilterMode settings. The data field (on input) is not used.

Output = 0 for false or 1 for true.

PixelSize

NameTypeOffsetFormatPixelSizeRasterizer0x80C0Bitfield

Command

Bits	Name	Read	Write	Reset	Description
01	Global	~	~	x	All units, if bit 31 is zero, otherwise
23	Rasterizer	~	~	x	Rastrerizer
45	Scissor and	~	~	x	Scissor and Stipple functions
	Stipple				
67	Texture	~	~	x	
89	LUT	~	~	x	
1011	Framebuffer	V	~	x	
1213	LogicalOps	/	/	x	
1415	Framebuffer	V	~	x	
1617	Setup	/	/	x	
1830	Reserved	0	0	x	Reserved
31	Global/local	~	~	x	selects global (0) or individual settings (1)
	toggle				

Notes: Two bit pixel size encoding: This field sets the pixel size to be used for merging the pixel data into the memory. It is normally set to the same value for all functions, but for generating texture maps it may be advantageous to use a different write pixel size.

- The pixel size is taken from bits 0...1 when bit 31 is 0 or taken from subsequent bites for local functionality when bit 31 is 1.
- The two bit pixel size is encoded as follows:

0 = 32 bpp

1 = 16 bpp

2 = 8 bpp

During readback bits 0...17 and 31 return values as loaded and bits 18...30 return zero.

PointTable[0...3]

 Name
 Type
 Offset
 Format

 PointTable[0...3]
 Rasterizer
 0x8080, 0x8088, 0x8088, 0x8098
 bitfield

 0x8090, 0x8098
 0x8090, 0x8098
 bitfield

Control registers

Bits	Name	Read	Write	Reset	Description	
031	PointTable	✓	✓	X	8 delta values 07 in fixed point 1.3 format	

Notes: Antialiased point data table. There are 4 words in the table of packed dx point data. The format is unsigned 1.3 fixed point numbers. From the host's view the table is organised as 4 * 32 bit words to minimize download overhead when points size changes. Only the parts of the table needed for a particular point size need to be loaded.

ProvokingVertex

NameTypeOffsetFormatProvokingVertexDelta0x9338Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
01	Vertex	~	~	X	Data field 0, 1 or 2 for vertex to use for certain parameters
231	Reserved	0	0	x	

Notes: If UseProvoking vertex is enabled, certain parameters (defined by the ProvokingVertexMask) are flat shaded using the vertex specified by the provoking vertex register. Flat shaded primitives take the values to be used across the whole primitive from one of the vertices, known as the provoking vertex. Which vertex this is depends on the type of primitive being drawn. The Input unit breaks complex primitives (strips, fans, meshes, etc) into single traingles. It also issues a provoking vertex command which the Delta unit uses as the basis for selecting the vertex from which to take the shading parameters.

ProvokingVertexMask

NameTypeOffsetFormatProvoking Vertex MaskDelta0x9358Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
_			<u> </u>		
0	R	'	/	X	Red
1	G	v	v	X	Green
2	В	v	/	X	Blue
3	A	V	~	X	Alpha
4	Reserved	0	0	x	
5	KsR	✓	V	X	Red specular component
6	KsG	✓	V	x	Green specular component
7	KsB	V	~	X	Blue specular component
8	Reserved	0	0	x	
9	KdR	✓	/	X	Red diffuse component
10	KdG	✓	/	x	Green diffuse component
11	KdB	V	/	X	Blue diffuse component
12-31	Reserved	0	0	X	

Notes: If UseProvoking vertex is enabled, certain parameters (defined by the ProvokingVertexMask) are flat shaded using the vertex specified by the provoking vertex register.

The mask is used to select which parameters are constant and should have the deltas set to zero, and which should be interpolated.

Q1Start

NameTypeOffsetFormatQ1StartTexture0x8430Fixed pointControl register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	x	

Notes: Initial Q1 value for texture map. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S1, T1 and Q1 values.

QStart

Name	Type	Offset	Format
QStart	Texture	0x83B8	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: Initial Q value for texture map. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S, T and Q values.

RasterizerMode RasterizerModeAnd RasterizerModeOr

Name	Type	Offset	Format
RaasterizerMode	Rasterizer	0x80A0	Bitfield
RaasterizerModeAnd	Rasterizer	0xABA0	Bitfield
RaasterizerModeOr	Rasterizer	0xABA8	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description	
0	MirrorBit Mask	26	V	X	When set the bit mask bits are consumed from	
					the most significant end towards the least	
					significant end.	
					When reset the bit mask bits are consumed from	
					the least significant end towards the most	
					significant end.	
1	InvertBit Mask	~	~	x	When this bit is set the bit mask is inverted first	
					before being tested.	
2,3	Fraction Adjust	~	✓	x	These bits control the action of a ContinueNewLine	
					cmmand and specify how the fraction bits in the Y	
					and XDom DDAs are adjusted.	
					0: No adjustment is done,	
					1: Set the fraction bits to zero,	
					2: Set the fraction bits to half.	
					3: Set the fraction to <i>nearly half</i> , i.e. 0x7fff	

3Dlabs Proprietary and Confidential 5-141

 $^{^{26}\,\}mathrm{Logic}$ Op register readback is via the main register only

4,5	Bias	~	'	X	These bits control how much is added onto the
	Coordinates				SartXDom, StartXSub and StartY values when they
					are loaded into the DDA units. The original registers
					are not affected.
					0: Zero is added,
					1: Half is added,
					2: Nearly half, i.e. 0x7fff is added
6					Reserved
7,8	BitMask	V V	\(\sigma \)	X	These bit controls the byte swapping of the BitMask
7,0				X	, , ,
	ByteSwap				data before it is used. If the bytes are labelled ABCD
	Mode				on input then they are swapped as follows:
					0: ABCD (i.e. no swap)
					1: BADC
					2: CDAB
					3: DCBA
9	BitMask	~	~	X	This bit controls whether the bitMask data is packed
	Packing				or if a new BitMask data is required on every scanline.
					0: BitMask data is packed,
					1: BitMask data is provided for each
					scanline.
10-14	BitMaskOffset	~	~	x	These bits hold the bit position in the BitMask data
					where the first bit is taken from for the bit mask test
					for the first BitMask data on a new scanline.
					Subsequent BitMask data starts from bit 0 until the
					next scanline. Successive bits are taken from
					increasing bit positions until the bit mask is consumed
					(i.e. bit 31 is reached). The least significant bit is bit
					zero.
15,16	HostDataByteS	~	~	x	These bits controls the byte swapping of the BitMask
,	wapMode	•	ľ		data before it is used. If the bytes are labelled ABCD
	wapinode				on input then they are swapped as follows:
					0: ABCD (i.e. no swap)
					1: BADC
					2: CDAB
					3: DCBA
17	MultiGLINT				This bit selects whether the rasterizer is to work in
17	MuluGLIN I	'	'	X	
					single GLINT mode, or in multi-GLINT mode and
					consequently only process the scanlines allocated to it.
					0: Single GLINT mode
					1: Multi-GLINT mode
18	YLimitsEnable	~	~	X	This bit, when set, enables the Y limits testing to be
					done between the minimum and maximum Y values
					given by the YLimits register.
19	Reserved	✓	/	X	

2022	StripeHeight	•	~	X	This field specifies the number of scanlines in a stripe. The options are: 0 = 1 $3 = 81 = 2$ $4 = 162 = 4$
23	WordPacking	V	•	X	This bit controls how the two host words sent during, a span operation are packed into the 64 bit internal span data. 0 = first word in bits 031, second word in 3263 1 = first word in bits 3263, second word in 031
24	OpaqueSpan	•	•	x	This bit, when set allows the color of each pixel in the span to be either foreground or background as set by the supplied bit masks. When reset, any supplied bit masks are anded with the pixel mask to delete pixels from the span.
25	Reserved	0	0	x	
26	D3DRules	~	•	X	This bit, if set, uses D3D rules for subpixel correction calculations, otherwise OpenGL rules are used.
2731	Reserved	0	0	X	Reserved for future use, mask to 0

Notes: Defines the long term mode of operation of the rasterizer.

The OpaqueSpan field determines how constant color spans are written (recall the Render command selects between constant color or variable color spans). Transparent spans just use one color for the foreground pixels and the background pixels are not written. Opaque spans write to foreground and background pixels using FBBlockColor for the foreground pixels and FBBlockColorBack for the background pixels. This bit should be set to 0 for performance reasons when foreground/background processing is not required.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

RectanglePosition

Name	Type	Offset	Format
RectanglePosition	2DSetup	0xB600	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	X offset	1	1	X	2's complement X coordinate
1631	Y offset	1	1	x	2's complement Y coordinate

Notes: This register defines the rectangle origin for use by the Render2D command.

Render

NameTypeOffsetFormatRenderGlobal0x8038BitfieldCommand

Bits	Name	Read	Write	Reset	Description
0	AreaStipple Enable	x	~	X	This bit, when set, enables area stippling of the fragments produced during rasterisation in the Stipple Unit. Note that area stipple in the Stipple Unit must be enabled as well for stippling to occur. When this bit is reset no area stippling occurs irrespective of the setting of the area stipple enable bit in the Stipple Unit. This bit is useful to temporarily force no area stippling for this primitive.
1	LineStipple Enable	x	~	X	for this primitive. This bit, when set, enables line stippling of the fragments produced during rasterisation in the Stipple Unit. Note that line stipple in the Stipple Unit must be enabled as well for stippling to occur. When this bit is reset no line stippling occurs irrespective of the setting of the line stipple enable bit in the Stipple Unit. This bit is useful to temporarily force no line stippling for this primitive.
2	ResetLine Stipple	x	~	x	This bit, when set, causes the line stipple counters in the Stipple Unit to be reset to zero, and would typically be used for the first segment in a polyline. This action is also qualified by the LineStippleEnable bit and also the stipple enable bits in the Stipple Unit. When this bit is reset the stipple counters carry on from where they left off (if line stippling is enabled)
3	FastFill Enable	×	•	x	This bit, when set, causes the span fill mechanisms to be used for the rasterisation process. The type of span filling is specified in the SpanOperation field. When this bit is reset the normal rasterisation process occurs.
4, 5	Unused	0	0	X	

6, 7	Primitive Type	×	~	This two bit field selects the primitive type to rasterise. The primitives are: 0 = Line 1 = Trapezoid 2 = Point
8	Antialiase Enable	×	V	This bit, when set, causes the generation of sub scanline data and the coverage value to be calculated for each fragment. The number of sub pixel samples to use is controlled by the AntialiasingQuality bit. When this bit is reset normal rasterisation occurs.
9	Antialiasing Quality	×	•	This bit, when set, sets the sub pixel resolution to be 8x8 When this bit is reset the sub pixel resolution is 4x4.
10	UsePoint Table	×	•	When this bit and the AntialiasingEnable are set, the dx values used to move from one scanline to the next are derived from the Point Table.
11	SyncOnBit Mask	X		This bit, when set, causes a number of actions: The least significant bit or most significant bit (depending on the MirrorBitMask bit) in the Bit Mask register is extracted and optionally inverted (controlled by the InvertBitMask bit). If this bit is 0 then any fragments are skipped. After every fragment the BitMask register is rotated by one bit. If all the bits in the BitMask register have been used then rasterisation is suspended until a new BitMaskPattern tag is received. If any other tag is received while the rasterisation is suspended then the rasterisation is aborted. The message which caused the abort is then processed as normal. Note the behaviour is slightly different when the SyncOnHostData bit is set to prevent a deadlock from occurring. In this case the rasterisation doesn't suspend when all the bits have been used and if new BitMaskPattern tags are not received in a timely manner then the subsequent fragments will just reuse the bit mask.

12	SyncOnHost	X	~		When this bit is set a fragment is produced only when
	Data				one of the following tags have been received from the host: Depth, Stencil, Color or FBData, FBSourceData.
					If SyncOnBitMask is reset then any tag other than one
					of these three is received then the rasterisation is
					aborted. If SyncOnBitMask is set then any tag other than one of these five or BitMaskPattern is received
					then the rasterisation is aborted. The tag which
					caused the abort is then processed as normal for that
					register type. The BitMaskPattern register doesn't
					cause any fragments to be generated, but just updates the BitMask register.
13	TextureEnable	X	~	x	This bit, when set, enables texturing of the fragments
					produced during rasterisation. Note that the Texture
					Units must be suitably enabled as well for any texturing to occur. When this bit is reset no texturing
					occurs irrespective of the setting of the Texture Unit
					controls. This bit is useful to temporarily force no
					texturing for this primitive.
14	FogEnable	X	'	X	This bit, when set, enables fogging of the fragments
					produced during rasterisation. Note that the Fog Unit must be suitably enabled as well for any fogging to
					occur.
					When this bit is reset no fogging occurs irrespective
					of the setting of the Fog Unit controls.
					This bit is useful to temporarily force no fogging for this primitive.
15	Coverage	X	~	x	This bit, when set, enables the coverage value
	Enable				produced as part of the antialiasing to weight the
					alpha value in the alpha test unit. Note that this unit
					must be suitably enabled as well. When this bit is reset no coverage application occurs irrespective of
					the setting of the Antialias Mode.
16	SubPixel	X	~	x	This bit, when set enables the sub pixel correction of
	Correction				the color, depth, fog and texture values at the start of
	Enable				a scanline. When this bit is reset no correction is
					done at the start of a scanline. Sub pixel corrections are only applied to aliased trapezoids.
17	Reserved	0	0	X	are only applied to anased trapezoids.
18	SpanOperation	X	V	X	This bit, when clear, indicates the writes are to use the
					constant color found in the previous FBBlockColor
					register. When this bit is set write data is variable and
					is either provided by the host (i.e. SyncOnHostData is
19	Unused	0	0	x	set) or is read from the framebuffer.
		Ü		1 **	

2026	Reserved	X	✓	X		
27	FBSourceRead	X	✓	X	This bit, when set enables source buffer reads to be	
	Enable				done in the Framebuffer Read Unit. Note that the	
					Framebuffer Read Unit must be suitably enabled as	
					well for the source read to occur.	
					When this bit is reset no source reads occur	
					irrespective of the setting of the Framebuffer Read	
					Unit controls.	
2831	Unused	0	0	X		

Notes:

Render2D

NameTypeOffsetFormatRender2DGlobal0xB640Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	×	~	X	Specifies the width of the rectangle in pixels. Its range is 04095.
1213	Operation	×	~	x	This two bits field is encoded as follows: 0 = Normal 1 = SyncOnHostData 2 = SyncOnBitMask 3 = PatchOrderRendering The SyncOnHostData and SyncOnBitMask settings just set the corresponding bit in the Render command. PatchOrderRendering decomposes the input rectangle in to a number of smaller rectangels to make better use of the page structure of patched memory.
14	FBRead SourceEnable	×	~	X	This bit sets the FBReadSourceEnable bit in the Render command.
15	SpanOperation	X	~	X	This bit sets the SpanOperation bit in the Render command.
1627	Height	×	~	X	Specifies the height of the rectangle in pixels. Its range is 04095.
28	Increasing X when set	×	~	X	This bit, when set, specifies the rasterisation is to be done in increasing X direction.
29	Increasing Y when set	×	~	X	This bit, when set, specifies the rasterisation is to be done in increasing Y direction.

30	AreaStipple	×	~	x	This bit sets the AreaStippleEnable bit in the Render
	Enable				command.
31	TextureEnable	×	✓ x This bit sets the TextureEnable bit in the		This bit sets the TextureEnable bit in the Render
					command.

Notes: This command starts a rectangle being rendered from the origin given by the RectanglePosition register.

Render2DGlyph

Name	Type	Offset	Format
Render2DGlyph	Global	0xB648	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description
06	Width	X	✓	X	
713	Height	X	✓	X	
1422	X	X	✓	X	Signed advance in X
2331	Y	X	/	X	Signed advance in Y

Notes: This command starts a glyph being rendered from the position given by (GlyphPosition+Advance(X, Y)).

RenderPatchOffset

Name	Type	Offset	Format
RenderPatchOffset	Delta	0xB610	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
015	X coordinate	v	v	X	2's complement X coordinate
1631	Y coordinate	✓	✓	X	2's complement Y coordinate

Notes: This register holds the amount needed to add to the rectangle origin to recover the memory page alignment for the rectangle when it is rendered in patch order.

RepeatLine

Name	Type	Offset	Format
RepeatLine	Delta	0x9328	Tag
	Command		

Bits	Name	Read	Write	Reset	Description
031	Reserved	0	0	x	

Notes: This command causes the previous line drawn with a DrawLine command to be repeated. It would be normal for some mode or other state information to have been changed before the line is repeated.

normal for some mode or other state information to have been changed before the line is repeated. An example of this is to use scissor clipping with the line being repeated for each clip rectangle.

The data field used when this command is turned into the Render command is taken from the previous

Draw register.

RepeatTriangle

Name	Type	Offset	Format	
RepeatTriangle	Delta	0x9310	Tag	
	Command			

Bits	Name	Read	Write	Reset	Description
031	Reserved	0	0	X	

Notes: This command causes the previous triangle drawn with **DrawTriangle** to be repeated. It would be normal for some mode or other state information to have been changed before the triangle is repeated. An example of this is to use scissor clipping with the triangle being repeated for each clip

The data field used when this command is turned into the *Render command* is taken from the last Draw register.

ResetPickResult

rectangle.

Name	Type	Offset	Format
ResetPickResult	Output	0x8C20	Tag
	Command		

Bits	Name	Read	Write	Reset	Description
031	Reserved	0	0	x	

Notes: This register resets the picking result flag. Data field is not used.

RetainedRender

NameTypeOffsetFormatRetainedRenderInput0xB7A0Bitfield

Command

Bits	Name	Read	Write	Reset	Description
031	Command	X	/	X	Same as Render command format

Notes: See Render command.

RLCount

NameTypeOffsetFormatRLCount2DSetup0xB678Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	Count	×	~	X	
2431	Reserved	0	0	X	

Notes: This register starts the run length expansion being done. The data in RLData is written to the register defined in *DownloadTarget* **count** times. The count is held in bits 0...23 of this command.

RLData

NameTypeOffsetFormatRLDataDelta0xB670Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	RLData	1	1	X	32 bit value

Notes: This register holds the 32 bits of data to be repeated when the run length decoding is initiated by the RLCount command.

RLEMask

Name	Type	Offset	Format
RLEMask	Output	0x8C48	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
031	Mask	>	✓	0	Mask Data

Notes: This register holds the mask to AND with the run length encoded data and allows bits to be discounted from the comparison. It also sets the unwanted bits to zero in the data value returned with the run length.

RouterMode

NameTypeOffsetFormatRouterModeRouter0x8840Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Sequence	V	'	x	Bit0 may be: 0=Texture, Depth; or 1=Depth, Texture
131	Reserved	0	0	X	

Notes: Switches the order of some units in the pipeline.

RStart

Name Type Offset Format

RStart Color 0x8780 Fixed point number

Control register

Bits	Name	Read	Write	Reset	Description
014	Fraction	1	1	x	
1523	Integer	1	1	X	
2431	Unused	0	0	X	

Notes: Used to set the initial Red value for a vertex when in Gouraud shading mode. The value is 24 bit 2's complement fixed point numbers in 9.15 format.

S1Start

NameTypeOffsetFormatS1StartTexture0x8400Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: Initial S1 value for texture map. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S1, T1 and Q1 values.

SaveLineStippleCounters

NameTypeOffsetFormatSaveLineStippleCountersStipple0x81C0tag

Command

Bits	Name	Read	Write	Reset	Description
031	Reserved	0	0	X	

Notes: Copies the current counter values into an internal register for later restoration using the *UpdateLineStippleCounters* command. Useful in drawing stippled wide lines.

ScissorMaxXY

NameTypeOffsetFormatScissorMaxXYScissor0x8190Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
015	X coordinate	1	1	X	2's complement fixed point X coordinate
1631	Y coordinate	1	1	X	2's complement fixed point Y coordinate

Notes: This register holds the maximum XY scissor coordinate - i.e. the rectangle corner farthest from the screen origin.

ScissorMinXY

Name Type Offset Format

ScissorMinXY Scissor 0x8188 Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
015	X coordinate	1	1	x	2's complement fixed point X coordinate
1631	Y coordinate	1	1	x	2's complement fixed point Y coordinate

Notes: This register holds the minimum XY scissor coordinate - i.e. the rectangle corner closest to the screen origin.

ScissorMode ScissorModeAnd ScissorModeOr

Name	Type	Offset	Format
ScissorMode	Scissor	0x8180	Bitfield
ScissorModeAnd	Scissor	0xABB0	Bitfield Logic Mask
ScissorModeOr	Scissor	0xABB8	Bitfield Logic Mask

Control registers

Bits	Name	Read 27	Write	Reset	Description
0	UserScissor Enable	~	~	X	enables the user scissor clipping
1	ScreenScissor Enable	~	~	X	enables the screen scissor clipping
231	Unused	0	0	x	

Notes: Controls enabling of the screen and user scissor tests. The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

ScreenSize

NameTypeOffsetFormatScreenSizeScissor0x8198Bitfield

Control register

Bits	Name	Read	Write	Reset	Description

 $^{^{}m 27}$ Logic Op register readback is via the main register only

3Dlabs

015	Width	1	1	x	
1631	Height	1	1	X	

Notes: Screen dimensions for screen scissor clipping. The screen boundaries are (0,0) to (width-1, height-1) inclusive.

Security

Name	Type	Offset	Format
Security	Input	0x8908	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Secure	•	~	X	0 = normal mode 1 = secure mode
131	Reserved	0	0	x	

Notes: This unit controls the security of the rest of the pipeline by filtering out any register loads that may cause the pipeline to lockup if used incorrectly. If the security mode is Enable, potentially dangerous registers can only be programmed by a direct write to the register, and not through DMA. This avoids the danger of DMA buffers in user address space being corrupted by another application and causing the chip to lockup. The following registers are filtered out of DMA command buffers if the security bit is enabled:

- FilterMode
- VTGAddress
- VTGData
- Security
- DMARectangleWrite
- DMAOutputCount
- DMAFeedback
- ContextDump
- ContextRestore
- ContextData

SetLogicalTexturePage

NameTypeOffsetFormatSetLogicalTexturePageTexture0xB360BitfieldControl register

Bits	Name	Read	Write	Reset	Description
015	PageNumber	✓	✓	X	Logical page number

5-155

|--|

Notes: This register sets the logical page number to be used in subsequent *UpdateLogicalTextureInfo* commands. The logical page is held in bits 0...15.

SStart

NameTypeOffsetFormatSStartTexture0x8388Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	x	
n31	Integer	1	1	x	

Notes: Initial S value for texture map. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S, T and Q values.

StartXDom

NameTypeOffsetFormatStart X DominantRasterizer0x8000Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
015	Fraction	1	×	X	
1631	Integer	√	X	x	

Notes: The start X coordinate for the dominant edge: initial X value for the dominant edge in trapezoid filling, or initial X value in line drawing. The value is in 2's complement 16.16 fixed point format..

StartXSub

NameTypeOffsetFormatStart X SubordinateRasterizer0x8010Fixed point

Control register

Bits	Name	Read	Write	Reset	Description

0.	15	Fraction	1	X	X
16	531	Integer	1	X	X

Notes: The start X coordinate for the subordinate edge: initial X value for the subordinate edge in trapezoid filling. The value is in 2's complement 16.16 fixed point format.

StartY

Name	Type	Offset	Format
Start Y	Rasterizer	0x8020	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
015	Fraction	1	X	X	
1631	Integer	1	X	X	

Notes: The start Y coordinate: initial scanline (or sub-scanline) in trapezoid filling, or initial Y position for line drawing. The value is in 2's complement 16.16 fixed point format.

StatisticMode StatisticModeAnd StatisticModeOr

Name	Type	Offset	Format
StatisticMode	Output	0x8C08	Bitfield
StatisticModeAnd	Output	0xAD10	Bitfield Logic Mask
StatisticModeOr	Output	0xAD18	Bitfield Logic Mask
	Command		

Bits	Name	Read	Write	Reset	Description	
		28				
0	Enable	~	~	x	When set allows the collection of statistics	
					information.	
1	StatsType	~	~	x	x Selects the type of staticstics to gather. The options	
					are:	
					0 = Picking	
					1 = Extent	
2	ActiveSteps	~	~	x	When set includes active fragments in the statistics	
					gathering, otherwise they are excluded.	

90

 $^{^{28}}$ Logic Op register readback is via the main register only

3	PassiveSteps	~	~	X	When set includes culled fragments in the statistics gathering, otherwise they are excluded.
4	Compare Function	~	V	X	Selects the type of compare function to use. The options are: 0 = Inside region 1 = Outside region
5	Spans	~	~	X	When set includes spans in the statistics gathering, otherwise they are excluded.
631	Unused	0	0	X	

Notes: Statistic Collection: here the active fragments and spans are used to (a) record the extent of the rectangular region where rasterization has been occurring, or (b) if rasterization has occurred inside a specific rectangular region. These facilities are useful for picking and debug activities.

Statistic collecting has two modes of operation:

Picking In this mode the active and/or culled fragments, and spans have the associated XY coordinate compared against the coordinates specified in the *MinRegion* and *MaxRegion* registers. If the result is true then the PickResult flag is set otherwise it holds it previous state. The compare function can be either Inside or Outside. Before picking can start the

ResetPickResult must be sent to clear the PickResult flag.

Extent In this mode the active and/or culled fragments and spans have the associated XY coordinates compared to the *MinRegion* and *MaxRegion* registers and if found to be outside the defined rectangular region the appropriate register is updated with the new coordinate(s) to extend the region. The Inside/Outside bit has no effect in this mode.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

Stencil

NameTypeOffsetFormatStencilStencil0x8998BitfieldCommand/control register

Bits	Name	Read	Write	Reset	Description
07	Stencil value	~	~	X	8 bit stencil value
831	Reserved	0	0	X	

Notes: The *Stencil* register holds an externally sourced stencil value. It is a 32 bit register of which only the least significant 8 bits are used. The unused most significant bits should be set to zero. Set the register to the 8 bit stencil value to be used in clearing down the stencil buffer, or in drawing a primitive where the host supplies the stencil value.

StencilData StencilDataAnd StencilDataOr

Name	Type	Offset	Format
StencilData	Stencil	0x8990	Bitfield
StencilDataAnd	Stencil	0xB3E0	Bitfield Logic Mask
StencilDataOr	Stencil	0xB3E8	Bitfield Logic Mask

Control registers

Bits	Name	Read	Write	Reset	Description
		29			
07	Stencil value	✓	✓	X	8 bit stencil test value
815	Compare mask	✓	✓	x	Determines which bits are significant in the test
1623	Writemask	/	✓	X	Determines which bits in localbuffer are updated
2431	Reserved	0	0	X	

Notes: The register holds data used in the Stencil test:

- Stencil value is the reference value for the stencil test.
- Compare mask is used to determine which bits are significant in the stencil test comparison.
- The stencil writemask is used to control which stencil planes are updated as a result of the test.

The stencil unit must be enabled to update the stencil buffer. If it is disabled then the stencil buffer will only be updated if ForceLBUpdate is set. The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

StencilMode StencilModeAnd StencilModeOr

Name	Type	Offset	Format
StencilMode	Stencil	0x8988	Bitfield
StencilModeAnd	Stencil	0xAC60	Bitfield Logic Mask
StencilModeOr	Stencil	0xAC68	Bitfield Logic Mask

Control registers

Bits	Name	Read	Write	Reset	Description
		30			
0	Unit enable	~	~	x	0 = Disable
					1 = Enable

²⁹ Logic Op register readback is via the main register only

³⁰ Logic Op register readback is via the main register only

13	Update method	'	✓	X	if Depth test passes and Stencil test passes (see table
					1)
46	Update method	✓	/	X	if Depth test fails and Stencil test passes (see table 1)
79	Update method	✓	/	X	if Stencil test fails (see table 1)
1012	Mode 0-7	~	~	x	Unsigned comparison function (see table 2)
1314	Stencil source	~	~	x	0 = Test Logic
					1 = Stencil Register
					2 = LBData
					3 = LBSourceData
1516	Stencil widths	~	~	x	0 = 4 bits
					1 = 8 bits
					2 = 1 bit
1731	Unused	0	0	X	

Notes: Controls the stencil test, which conditionally rejects fragments based on the outcome of a comparison between the value in the stencil buffer and a reference value in the *StencilData* register. If the test is LESS and the result is true then the fragment value is less than the source value..

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

Table 1 - Update Method if Stencil Test fails

Mode	Method	Result
0	Keep	Source stencil
1	Zero	0
2	Replace	Reference stencil
3	Increment	Clamp (Source stencil + 1) to 2 ^{stencil width} - 1
4	Decrement	Clamp (Source stencil -1) to 0
5	Invert	

Table 2 - Unsigned Comparison Function

Mode	Comparison Function
0	NEVER
1	LESS
2	EQUAL
3	LESS OR EQUAL
4	GREATER
5	NOT EQUAL
6	GREATER OR EQUAL
7	ALWAYS

StripeOffsetY

Name	Type	Offset	Format
StripeOffsetY		0x80C8	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
015	Fixed point	1	1	x	2's complement fixed point value
1623	Reserved	0	0	x	Reserved for future use, mask to 0

Notes: This register holds the 16 bit 2's complement Y value added to the raster Y value to determine scanline ownership.

SuspendUntilFrameBlank

Name	Type	Offset	Format
SuspendUntilFrameBlank	Framebuffer	0x8C78	Bitfield

Command

Bits	Name	Read	Write	Reset	Description
020	ScreenBase	/	'	X	Base address of screen in 128 bit units
2131	Reserved	0	0	X	

Notes: The SuspendUntilFrameBlank command flushes the write combine buffers and then is forwarded onto the Memory Controller where it prevents any further memory writes (normal or span writes) from this port until after the next the Vertical Frame Blank has happened. When frame blank occurs new writes are allowed to proceed.

By using this register the host does not need to get involved with waiting for vertical frame blank itself before it can issue new instructions to P4. While waiting for frame blank any data or actions which do not involve writing to the memory via this unit (such as clearing down the depth buffer) can proceed. Attempting to write to the memory while waiting for frame blank will just result in the Write FIFO blocking for the duration and this will ripple back through the chip

Sync

Name	Type	Offset	Format
Synchronization	Output	0x8C40	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
030	User defined	×	~	x	User defined
31	Interrupt	X	~	x	Interrupt after output FIFO write operations
	enable				

Notes: This command can be used to synchronize with the host. It is also used to flush outstanding operations such as pending memory accesses. It also causes the current status of the picking result to be passed to the Host Out FIFO unless culled by the statistics bits in the *FilterMode* register.

If bit 31 of the input data is set then an interrupt is generated. The data output is the value written to the register by this command. If interrupts are enabled, then the interrupt does not occur until the tag and/or data have been written to the output FIFO.

T1Start

Name	Type	Offset	Format
T1Start	Texture	0x8418	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: Initial T1 value for texture map. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S1, T1 and Q1 values.

TailPhysicalPageAllocation[0...3]

Name	Type	Offset	Format
TailPhysicalPageAllocation	Texture	0xB4A0, 0xB4A8,	Integer
[03]		0xB4B0, 0xB4B8	

Control register

Bits	Name	Read	Write	Reset	Description
015	Address	1	1	x	16 bit value 065535

Notes: These registers hold the tail page for memory pools 0...3. This is usually the least recently referenced physical page in the pool of the working set. The range of physical pages is 0...65535.

TextRender2DGlyph0...7

Name	Type	Offset	Format
TextRender2DGlyph0	Global	0x8708	Bitfield
TextRender2DGlyph1	Global	0x8718	Bitfield
TextRender2DGlyph2	Global	0x8728	Bitfield
TextRender2DGlyph3	Global	0x8738	Bitfield
TextRender2DGlyph4	Global	0x8748	Bitfield
TextRender2DGlyph5	Global	0x8758	Bitfield
TextRender2DGlyph6	Global	0x8768	Bitfield
TextRender2DGlyph7	Global	0x8778	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description
06	Width	X	~	x	
713	Height	X	~	X	
1422	X	X	~	X	Signed advance in X
2331	Y	X	~	X	Signed advance in Y

Notes: Alias for Render2Dglyph. This command starts a glyph being rendered from the position given by (GlyphPosition+Advance(X, Y)).

TextGlyphAddr0...7

Name	Type	Offset	Format
TextGlyphAddr0	Texture	0x8700	Integer
TextGlyphAddr1	Texture	0x8710	Integer
TextGlyphAddr2	Texture	0x8720	Integer
TextGlyphAddr3	Texture	0x8730	Integer
TextGlyphAddr4	Texture	0x8740	Integer
TextGlyphAddr5	Texture	0x8750	Integer
TextGlyphAddr6	Texture	0x8760	Integer
TextGlyphAddr7	Texture	0x8770	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Base address	1	1	x	32 bit value

Notes: Alias for *TextureBaseAddr0*. These registers hold the base address of each texture map (or level for a mip map). The address should be aligned to the natural size of the texture map, however some layouts impose additional restrictions.

TextureApplicationModeAnd TextureApplicationModeOr

Name	Type	Offset	Format
TextureApplicationMode	Texture	0x8680	Bitfield
	Application		
TextureApplication	Texture	0xAC50	Bitfield Logic Mask
ModeAnd	Application		
TextureApplicationModeOr	Texture	0xAC58	Bitfield Logic Mask
	Application		
	Control registers		

Bits	Name	Read 31	Write	Reset	Description
0	Enable	✓	~	X	When set causes the output to be calculated as defined by the fields in this register, otherwise the fragment's data is passed through.
12	ColorA	~	V	X	This field selects the source value for A. The options are: 0 = Color.C 1 = Color.A 2 = K.C (TextureEnvColor) 3 = K.A (TextureEnvColor)
34	ColorB	~	V	X	This field selects the source value for B. The options are: $0 = \text{Texel.C}$ $1 = \text{Texel.A}$ $2 = \text{K.C (TextureEnvColor)}$ $3 = \text{K.A (TextureEnvColor)}$
56	ColorI	~	V	X	This field selects the source value for I. The options are: 0 = Color.A 1 = K.A (TextureEnvColor) 2 = Texel.C 3 = Texel.A
7	ColorInvertI	~	~	x	This bit, if set, will invert the selected I value before it is used.

5-164

³¹ Logic Op register readback is via the main register only

810	Color Operation	•	•	X	This field defines how the three inputs (A, B and I) are combined. Note the I inputs can be optionally inverted before being combined. The 8 bit inputs are unsigned 0.8 fixed point format, but 255 is treated as if it were 1.0 for the calculations. The possible operations are: 0 = PassA (A) 1 = PassB (B) 2 = Add (A + B) 3 = Modulate (A * B) 4 = Lerp (A * (1.0 - I) + B * I) 5 = ModulateColorAddAlpha (A * B + I) 6 = ModulateAlphaAddColor (A * I + B) 7 = ModulateBIAddA (B * I + A)
1112	AlphaA	<i>'</i>	V	X	This field selects the source value for A. The options are: 0 = Color.C (effectively Color.A) 1 = Color.A 2 = K.C (TextureEnvColor) (effectively K.A) 3 = K.A (TextureEnvColor)
1314	AlphaB	V	•	X	This field selects the source value for B. The options are: 0 = Texel.C (effectively T.A) 1 = Texel.A 2 = K.C (TextureEnvColor) (effectively K.A) 3 = K.A (TextureEnvColor)
1516	AlphaI		'	x	This field selects the source value for I. The options are: 0 = Color.A 1 = K.A (TextureEnvColor) 2 = Texel.C (effectively T.A) 3 = Texel.A
17	Alpha InvertI	~	•	X	This bit, if set, will invert the selected I value before it is used.

1820	Alpha Operation	•	~	X	This field defines how the three inputs (A, B and I) are combined. Note the I inputs can be optionally inverted before being combined. The 8 bit inputs are unsigned 0.8 fixed point format, but 255 is treated as if it were 1.0 for the calculations. The possible operations are: $0 = \operatorname{PassA}(A)$ $1 = \operatorname{PassB}(B)$
					2 = Add (A + B) 3 = Modulate (A * B) 4 = Lerp (A * (1.0 - I) + B * I) 5 = ModulateABAddI (A * B + I) 6 = ModulateAIAddB (A * I + B) 7 = ModulateBIAddA (B * I + A)
21	KdEnable	•	~	X	When set this bit causes the RGB results of the texture application to be multiplied by the Kd DDA values. It also enables the Kd DDA sto be updated.
22	KsEnable	V	V	x	When set this bit causes the RGB results of the texture application (or Kd processing) to be added wi the the Ks DDA values. It also enables the Ks DDAs to be updated.
23	Motion Comp Enable	•	V	X	This bit, when set causes the color field to re interpreted as holding YUV difference values as three 9 bit 2's complement numbers. These are subtracted from the RGB channels of the texel value (after all previous processing) and the result clamped. This is used as part of MPEG Motion Compensation processing.
2431	Unused	0	0	x	

Notes: Formerly known as *TextureColorMode*. Defines the operation for the color channels in applying texture. Note that the TextureEnable bit in the *Render* command must be set for a primitive to be texture mapped.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureBaseAddr[0...15]

Name	Type	Offset	Format
Texture Base Address	Texture	0x8500	Integer

[0...15]

Control register

Bits	Name	Read	Write	Reset	Description
031	Address	1	1	x	32 bit value

Notes: This register holds the base address of each texture map (or level for a mip map). The address should be aligned to the natural size of the texture map, however some layouts impose additional restrictions.

The MapBaseRegister field of the *TextureReadMode* register defines which TextureBaseAddr register should be used to hold the address for map level 0 when mip mapping, or the texture map when not mip mapping. Successive map levels are at increasing *TextureBaseAddr* registers upto (and including) the MapMaxLevel. 3D textures always use *TextureBaseAddr*0.

TextureChromaLower0 TextureChromaUpper0

Name	Type	Offset	Format
Texture Chroma Lower 0	Texture	0x84F0	Bitfield
TextureChromaUpper0		0x84E8	

Control register

Bits	Name	Read	Write	Reset	Description
07	R	1	1	X	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: These registers hold the lower and upper chroma colors to use when the chroma test is enabled for texels from texture map 0. The format is 8 bit ABGR components packed into a 32 bit word with R in the ls byte.

TextureChromaUpper1 TextureChromaLower1

Name	Type	Offset	Format
TextureChromaUpper1	Texture	0x8600	Bitfield
TextureChromaLower1	Texture	0x8608	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	1	1	x	Red
815	G	1	1	X	Green
1623	В	1	1	X	Blue
2431	A	1	1	X	Alpha

Notes: These registers hold the upper and lower chroma colors to use when the chroma test is enabled for texels T4...T7. Its format is 8 bit ABGR components packed into a 32 bit word with R in the ls byte.

TextureCompositeAlphaMode0 TextureCompositeAlphaMode0And TextureCompositeAlphaMode0Or

Name	Type	Offset	Format
TextureCompositeAlpha	Texture	0xB310	Bitfield
Mode0			
TextureCompositeAlpha	Texture	0xB390	Bitfield Logic Mask
Mode0And			
TextureCompositeAlpha	Texture	0xB398	Bitfield Logic Mask
Mode0Or			

Control registers

Bits	Name	Read	Write	Reset	Description
0	Enable	~	~	X	When set causes the output to be calculated as defined
					by the fields in this register, otherwise the texel0 data
					is passed through for stage0 and Output data is passed
					through for stage 1.

14	Arg1			x	This field selects the source value for Arg1. The options are: 0 = Output.C of the previous stage or height if the first stage 1 = Output.A of the previous stage or height if the first stage 2 = Color.C 3 = Color.A 4 = TextureCompositeFactor0.C 5 = TextureCompositeFactor0.A 6 = Texel0.C 7 = Texel0.A 8 = Texel1.C 9 = Texel1.A 10 = Sum of the color components of the previous stage or 0 if the first stage. where C is the RGB or A depending on the channel.
					height is defined as clamp (Texel0.A - Texel1.A + 128)
5	InvertArg1	~	•	X	This bit, if set, will invert the selected Arg1 value before it is used.
69	Arg2			X	This field selects the source value for Arg2. The options are: 0 = Output.C of the previous stage or height if the first stage 1 = Output.A of the previous stage or height if the first stage 2 = Color.C 3 = Color.A 4 = TextureCompositeFactor0 C 5 = TextureCompositeFactor0 A 6 = Texel0.C 7 = Texel0.A 8 = Texel1.C 9 = Texel1.A 10 = Sum of the color components of the previous stage or 0 if the first stage. where C is the RGB or A depending on the channel, and height is defined as clamp (Texel0.A - Texel1.A + 128)
10	InvertArg2	~	~	X	This bit, if set, will invert the selected Arg2 value before it is used. This is new in Permedia3.

1113	I	V	V	X	This field selects what is used as the interpolation
1113				^	factor when the Operation field is set to Lerp, for
					example. The options are:
					0 = Output.A of the previous stage or 0 if
					the first stage
					1 = Colour.A
					2 = TextureCompositeFactorn.A
					3 = Texel0.A
					4 = Texe 1.A
					5 = Texel0.C
					6 = TexeIO.C
					where n is the same as the message suffix and C is the
1.4	T	.,,		 	RGB or A depending on the channel.
14	InvertI	~	~	X	This bit, if set, will invert the selected I value before it
15	Α			 	is used.
15	A	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as A in the Operation. The options are:
					0 = Arg1
4.6	D				1 = Arg2
16	В	'	~	X	This bit selects which Arg (after any inversion) is to be
					used as B in the Operation. The options are:
					0 = Arg1
17 00					1 = Arg2
1720	Operation	'	~	X	This field defines how the three inputs (A, B and I)
					are combined. Note the inputs can be optionally
					inverted before being combined. The 8 bit inputs are
					unsigned 0.8 fixed point format, but 255 is treated as
					if it were 1.0 for the calculations. The possible
					operations are:
					$0 = \operatorname{Pass}(A)$
					1 = Add (A + B)
					2 = AddSigned (A + B - 128)
					3 = Subtract (A - B)
					4 = Modulate (A * B)
					5 = Lerp (A * (1.0 - I) + B * I)
					6 = ModulateColorAddAlpha (A * B + I)
					7 = ModulateAlphaAddColor (A * I + B)
					8 = AddSmoothSaturate (A + B - A * B)
					9 = ModulateSigned (A * B, but A and B are biased 8
					bit numbers)

2122	Scale	0	0	x	This field selects the scale factor to apply to the final
					result before it is clamped. The options are:
					0 = 0.5
					1 = 1
					2 = 2
					3 = 4
2331	Reserved	0	0	X	

Notes: The Texture unit composites the Color, Texel0 and Texel1 fragment's values with one or two constant color values held in registers and passes the result on to the next unit as a texture value.

The compositing is done in two stages and is controlled separately for the RGB channels and the Alpha channel. This register defines the operation for the alpha channels in compositing stage 0 for this unit.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureCompositeAlphaMode1 TextureCompositeAlphaMode1And TextureCompositeAlphaMode1Or

Name	Type	Offset	Format
TextureCompositeAlpha	Texture	0xB320	Bitfield
Mode1			
TextureCompositeAlpha	Texture	0xB3B0	Bitfield Logic Mask
Mode1And			
TextureCompositeAlpha	Texture	0xB3B8	Bitfield Logic Mask
Mode1Or			

Control registers

Bits	Name	Read 32	Write	Reset	Description	
0	Enable	~	~	X	When set causes the output to be calculated as defined by the fields in this register, otherwise the texel0 data	
					is passed through for stage0 and Output data is pass through for stage 1.	

3D/abs Proprietary and Confidential 5-171

³² Logic Op register readback is via the main register only

1113	I	V	~	v	This field selects what is used as the interpolation
1113	1			X	factor when the Operation field is set to Lerp, for
					example. The options are: $0 = \text{Output.A}$ of the previous stage or 0 if
					1 1
					the first stage 1 = Colour.A
					2 = TextureCompositeFactorn.A
					3 = Texel0.A 4 = Texel1.A
					4 - 1 exell.A 5 = T exel 0.C
					6 = Texel1.C
					where n is the same as the message suffix and C is the
4.4					RGB or A depending on the channel.
14	InvertI	~		X	This bit, if set, will invert the selected I value before it
					is used.
15	A	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as A in the Operation. The options are:
					0 = Arg1
					1 = Arg2
16	В	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as B in the Operation. The options are:
					0 = Arg1
					1 = Arg2
1720	Operation	~	~	X	This field defines how the three inputs (A, B and I)
					are combined. Note the inputs can be optionally
					inverted before being combined. The 8 bit inputs are
					unsigned 0.8 fixed point format, but 255 is treated as
					if it were 1.0 for the calculations. The possible
					operations are:
					0 = Pass (A)
					1 = Add (A + B)
					2 = AddSigned (A + B - 128)
					3 = Subtract (A - B)
					4 = Modulate (A * B)
					5 = Lerp (A * (1.0 - I) + B * I)
					6 = ModulateColorAddAlpha (A * B + I)
					7 = ModulateAlphaAddColor (A * I + B)
					8 = AddSmoothSaturate (A + B - A * B)
					9 = ModulateSigned (A * B, but A and B
					are biased 8 bit numbers)

2122	Scale	~	~	x	This field selects the scale factor to apply to the final	
					result before it is clamped. The options are:	
					0 = 0.5	
					1 = 1	
					2 = 2	
					3 = 4	
2331	Reserved	0	0	X		

Notes: The Texture unit composites the fragment's Color, Texel0 and Texel1 values with one or two constant color values held in registers and passes the result on to the next unit as a texture value.

The compositing is done in two stages and is controlled separately for the RGB channels and the Alpha channel. This register defines the operation for the alpha channels in compositing stage 0 for this unit.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureCompositeColorMode0 TextureCompositeColorMode0And TextureCompositeColorMode0Or

Name	Type	Offset	Format
TextureCompositeColor	Texture	0xB308	Bitfield
Mode0			
TextureCompositeColor	Texture	0xB380	Bitfield Logic Mask
Mode0And			
TextureCompositeColor	Texture	0xB388	Bitfield Logic Mask
Mode0Or			

Control registers

Bits	Name	Read	Write	Reset	Description	
0	Enable	~	~	X	When set causes the output to be calculated as defined	
					by the fields in this register, otherwise the texel0 data	
					is passed through for stage0 and Output data is passed	
					through for stage 1.	

14	Arg1			X	This field selects the source value for Arg1. The options are: 0 = Output.C of the previous stage or height if the first stage 1 = Output.A of the previous stage or height if the first stage 2 = Color.C 3 = Color.A 4 = TextureCompositeFactor0.C 5 = TextureCompositeFactor0.A 6 = Texel0.C 7 = Texel0.A 8 = Texel1.C 9 = Texel1.A 10 = Sum of the color components of the previous stage or 0 if the first stage. where C is the RGB or A depending on the channel. Height is defined as clamp (Texel0.A - Texel1.A + 128)
5	InvertArg1	~	~	X	This bit, if set, will invert the selected Arg1 value before it is used.
69	Arg2			x	This field selects the source value for Arg2. The options are: 0 = Output.C of the previous stage or height if the first stage 1 = Output.A of the previous stage or height if the first stage 2 = Color.C 3 = Color.A 4 = TextureCompositeFactor0.C 5 = TextureCompositeFactor0.A 6 = Texel0.C 7 = Texel0.A 8 = Texel1.C 9 = Texel1.A 10 = Sum of the color components of the previous stage or 0 if the first stage. where C is the RGB or A depending on the channel. height is defined as clamp (Texel0.A - Texel1.A +
					128)

1113	I	~	V	x	This field selects what is used as the interpolation
1113				Α	factor when the Operation field is set to Lerp, for
					example. The options are:
					0 = Output.A of the previous stage or 0 if
					the first stage
					1 = Colour.A
					2 = TextureCompositeFactorn.A
					3 = Texel0.A
					4 = Texe 1.A
					5 = Texel0.C
					6 = Texe 1.C
					where n is the same as the message suffix and C is the
1.4	InvertI	1.0			RGB or A depending on the channel.
14	Inverti	~	~	X	This bit, if set, will invert the selected I value before it
15	Α.	1.0			is used.
15	A	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as A in the Operation. The options are:
					0 = Arg1
4.6	D				1 = Arg2
16	В	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as B in the Operation. The options are:
					0 = Arg1
					1 = Arg2
1720	Operation	~	~	X	This field defines how the three inputs (A, B and I)
					are combined. Note the inputs can be optionally
					inverted before being combined. The 8 bit inputs are
					unsigned 0.8 fixed point format, but 255 is treated as
					if it were 1.0 for the calculations. The possible
					operations are:
					0 = Pass (A)
					1 = Add (A + B)
					2 = AddSigned (A + B - 128)
					3 = Subtract (A - B)
					4 = Modulate (A * B)
					5 = Lerp (A * (1.0 - I) + B * I)
					6 = ModulateColorAddAlpha (A * B + I)
					7 = ModulateAlphaAddColor (A * I + B)
					8 = AddSmoothSaturate (A + B - A * B)
					9 = ModulateSigned (A * B, but A and B
					are biased 8 bit numbers)

2122	Scale	~	~	x	This field selects the scale factor to apply to the final
					result before it is clamped. The options are:
					0 = 0.5
					1 = 1
					2 = 2
					3 = 4
2331	Reserved	0	0	X	

Notes: The Texture unit composites the framgent's Color, Texel0 and Texel1 values with one or two constant color values held in registers and passes the result on to the next unit as a texture value.

The compositing is done in two stages and is controlled separately for the RGB channels and the Alpha channel. This register defines the operation for the color channels in compositing stage 0 for this unit.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureCompositeColorMode1 TextureCompositeColorMode1And TextureCompositeColorMode1Or

Name	Type	Offset	Format
TextureCompositeColor	Texture	0xB318	Bitfield
Mode1			
TextureCompositeColor	Texture	0xB3A0	Bitfield Logic Mask
Mode1And			
TextureCompositeColor	Texture	0xB3A8	Bitfield Logic Mask
Mode1Or			

Control registers

Bits	Name	Read	Write	Reset	Description
0	Enable	~	~	x When set causes the output to be calculated as defin	
					by the fields in this register, otherwise the texel0 data
					is passed through for stage0 and Output data is passed
					through for stage 1.

14	Arg1	V	V	X	This field selects the source value for Arg1. The
	8				options are:
					0 = Output.C of the previous stage or height
					if the first stage
					1 = Output.A of the previous stage or height
					if the first stage
					2 = Color.C
					3 = Color.A
					4 = TextureCompositeFactor1.C
					5 = TextureCompositeFactor1.A
					6 = Texel0.C
					7 = Texel0.A
					8 = Texel.C
					9 = Texel1.A
					10 = Sum of the color components of the previous stage or 0 if the first stage.
					where n is the same as the message suffix and C is the
					RGB or A depending on the channel.
					height is defined as clamp (Texel0.A - Texel1.A +
5	T 1				This his if one will invested and and Australian
3	InvertArg1	'	'	X	This bit, if set, will invert the selected Arg1 value before it is used.
69	Arg2	~	V	x	This field selects the source value for Arg2. The
05	riigz			A	options are:
					0 = Output.C of the previous stage or height
					if the first stage
					1 = Output. A of the previous stage or height
					if the first stage
					2 = Color.C
					3 = Color.A
					4 = TextureCompositeFactor1.C
					5 = TextureCompositeFactor1.A
					6 = Texel0.C
					7 = Texel0.A
					8 = Texel1.C
					9 = Texel1.A
					10 = Sum of the color components of the
					previous stage or 0 if the first stage.
					where C is the RGB or A depending on the channel.
					height is defined as clamp (Texel0.A - Texel1.A +
					128)
10	Invert A co?	V	V	v	
10	InvertArg2	"	~	X	This bit, if set, will invert the selected Arg2 value
					before it is used.

1113	I	V	~		This field selects what is used as the interpolation
1113	1			X	
					factor when the Operation field is set to Lerp, for
					example. The options are: $0 = \text{Output.A}$ of the previous stage or 0 if
					the first stage 1 = Colour.A
					2 = TextureCompositeFactorn.A
					3 = Texel0.A
					4 = Texel1.A 5 = Texel0.C
					6 = Texel0.C
					where n is the same as the message suffix and C is the
4.4	T .T				RGB or A depending on the channel.
14	InvertI	-	'	X	This bit, if set, will invert the selected I value before it
1.5	1.				is used.
15	A	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as A in the Operation. The options are:
					0 = Arg1
	+				1 = Arg2
16	В	~	~	X	This bit selects which Arg (after any inversion) is to be
					used as B in the Operation. The options are:
					0 = Arg1
					1 = Arg2
1720	Operation	~	~	X	This field defines how the three inputs (A, B and I)
					are combined. Note the inputs can be optionally
					inverted before being combined. The 8 bit inputs are
					unsigned 0.8 fixed point format, but 255 is treated as
					if it were 1.0 for the calculations. The possible
					operations are:
					0 = Pass(A)
					1 = Add (A + B)
					2 = AddSigned (A + B - 128)
					3 = Subtract (A - B)
					4 = Modulate (A * B)
					5 = Lerp (A * (1.0 - I) + B * I)
					6 = ModulateColorAddAlpha (A * B + I)
					7 = ModulateAlphaAddColor (A * I + B)
					8 = AddSmoothSaturate (A + B - A * B)
					9 = ModulateSigned (A * B, but A and B
					are biased 8 bit numbers)

2122	Scale	~	~	x	This field selects the scale factor to apply to the final	
					result before it is clamped. The options are:	
					0 = 0.5	
					1 = 1	
					2 = 2	
					3 = 4	
2331	Reserved	0	0	X		

Notes: The Texture unit composites the fragment's Color, Texel0 and Texel1 values with one or two constant color values held in registers and passes the result on to the next unit as a texture value.

The compositing is done in two stages and is controlled separately for the RGB channels and the Alpha channel. This register defines the operation for the color channels in compositing stage 0 for this unit.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureCompositeFactor0

Name	Type	Offset	Format
TextureCompositeFactor0	Global	0xB328	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description
07	red	✓	✓	X	red
815	green	✓	~	X	green
1623	blue	✓	✓	X	blue
2431	alpha	✓	✓	x	alpha

Notes: The Texture unit composites the fragment's Color, Texel0 and Texel1 values with one or two constant color values held in registers and passes the result on to the next unit as a texture value.

The compositing is done in two stages and is controlled separately for the RGB channels and the Alpha channel. This register holds the constant factor to use with compositing stage 0.

TextureCompositeFactor1

NameTypeOffsetFormatTextureCompositeFactor1Texture0xB330Bitfield

Command

Bits	Name	Read	Write	Reset	Description
07	red	~	~	x	red
815	green	~	~	X	green
1623	blue	/	/	X	blue
2431	alpha	~	/	X	alpha

Notes: The Texture unit composites the Color, Texel0 and Texel1 from a step message with one or two constant color values held in registers and passes the result on to the next unit as a texture value. The compositing is done in two stages and is controlled separately for the RGB channels and the Alpha channel. This register holds the constant factor to use with compositing stage 1.

TextureCompositeMode

NameTypeOffsetFormatTextureCompositeModeTexture0xB300Bitfield

Command

Bits	Name	Read	Write	Reset	Description
0	Enable	~	'	x	Global enable/disable for Texture Composition
131	Unused	0	0	x	

Notes: Global enable/disable for Texture Composite operation. Setting Bit0 causes the compositing operation to be calculated and to replace the texture0 value sent to the next unit, otherwise the texture value remains unchanged. This enable is also qualified by the TextureEnable bit in the *Render* command.

TextureCoordModeAnd TextureCoordModeOr

Name	Type	Offset	Format
TextureCoordMode	Texture	0x8380	Bitfield
Texture Coord Mode And	Texture	0xAC20	Bitfield
Texture Coord Mode Or	Texture	0xAC28	Bitfield
	Control register		

Bits Name Read Write Reset Description 0 Enable x When set causes the output to be calculated as defined by the fields in this register, otherwise the output values are set to zero. The TextureEnable bit in the Render command must also be set to enable this unit. 1...2 WrapS 1 / This field determines how the s coordinate is brought x into the range 0.0...1.0 when it is outside this range. The options are: 0 = Clamp1 = Repeat2 = Mirror3...4 WrapT 1 This field determines how the t coordinate is brought \mathbf{x} into the range 0.0...1.0 when it is outside this range. The options are: 0 = Clamp1 = Repeat2 = MirrorThis bit selects if the texture coordinates are to be Operation x treated as 2D coordinates and ignore perspective correction, or a 3D coordinates and be perspectively corrected. $0 = 2D \mod e$ $1 = 3D \mod e$ When reset the addresses are calculated in '2D mode' so no perspective correction is done. This will typically run twice as fast as '3D mode' where perspective correction is done. In the 2D case the wrap operation is always "repeat" as the DDA units are allowed to wrap around and have the fixed 0.32

fixed point format. Level of detail calculation is not

done in 2D mode.

6	InhibitDDAIni	~	✓	X	This bit, when set, prevents the DDA from being
	tialisation				updated from the Start registers at the start of a
					primitive. This is useful when the texture mapping is
					being used to provide the pattern or stipple along a
					polyline and it is desirable that the pattern continues
					smoothly from one line to the next.
7	EnableLOD	~	~	X	This bit, when set, causes the level of detail calculation
,	LinableDCD			A	to be calculated. This also involves setting the start
					values of the S1, T1 and Q1 DDAs as a function of
					the DY gradients and the S, T and Q start values.
8	EnableDY				
0	EnableDi	~	~	X	This bit, when set, causes the DY gradients of S, T
					and Q to be calculated, otherwise they are provided by
	<u> </u>				some external source.
912	Width	~	~	X	This field holds the width, as a power of 2, of the
					highest resolution texture map when mip mapping.
					Its legal range is 011 inclusive and is only used
					when the EnableLOD bit is 1.
1316	Height	~	~	X	This field holds the height, as a power of 2, of the
					highest resolution texture map when mip mapping.
					Its legal range is 011 inclusive and is only used
					when the EnableLOD bit is 1.
17	Туре	/	~	X	This bit selects type of texture map and is only used to
					disable the t derivatives from influencing the level of
					detail calculations when a 1D texture map is being
					used.
					0 = 1D map
					1 = 2D map
1819	WrapS1	1	V	X	This field determines how the s1 coordinate is
					brought into the range 0.01.0 when it is outside this
					range. The options are:
					0 = Clamp
					1 = Repeat
					2 = Mirror
2021	WrapT1	~		X	This field determines how the t1 coordinate is
2021	, , inpii			Δ.	brought into the range 0.01.0 when it is outside this
					range. The options are:
					0 = Clamp
					1 = Repeat
					2 = Mirror
22	Dunlingto				
22	Duplicate	~	~	X	This bit, when set, causes any loading one of the
	Coords				DDA start, dx or dyDom registers to load the
					corresponding registers for both texture 0 and texture
22 24	T. 1		0		1 DDA
2331	Uused	0	0	X	

Notes: Provides overall control of the generation of texel addresses.

TextureEnvColor

NameTypeOffsetFormatTextureEnvironmentColorTexture0x8688Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	~	~	X	Red
815	G	✓	✓	x	Green
1623	В	✓	✓	x	Blue
2431	A	/	/	X	Alpha

Notes: Constant color value used in blend texturing mode..

TextureFilterModeOr

Permedia4 Reference Guide Volume II

Name	Type	Offset	Format
TextureFilterMode	Alpha Blend	0x84E0	Bitfield
TextureFilterModeAnd	Alpha Blend	0xAD50	Bitfield Logic Mask
ChromaTestModeOr	Alpha Blend	0xAD58	Bitfield Logic Mask

Control registers

Bits	Name	Read 33	Write	Reset	Description
0	Enable	v	~	X	When set causes the output to be calculated as defined
					by the fields in this register, otherwise the texel0 and
					texel1 values are set to zero. The TextureEnable bit in
					the Render command must also be set to enable this
					unit.
14	Format0	~	~	x	This field selects the format of the texel data T0T3.
					The options are
					0 = A4L4
					1 = L8
					2 = I8
					3 = A8
					4 = 332
					5 = A8I8
					6 = 5551
					7 = 565
					8 = 4444
					9 = 888
					10 = 8888 or YUV
5	ColorOrder0	~	~	x	This bit selects the color component order of the
					texel data T0T3. The two options are:
					0 = AGBR
					1 = ARGB
6	AlphaMapEnab	~	~	x	This bit, when set, enables the alpha value of texels
	le0				T0T3 to be forced to zero based on testing the
					color values.
7	AlphaMapSense	~	~	x	This bit selects if the alpha value for texels T0T3
	0				should be set to zero when the colors are in range or
					out of range. The options are:
					0 = Out of range
					1 = In range

 $^{^{33}}$ Logic Op register readback is via the main register only

3D*labs* Proprietary and Confidential 5-185

8	CombineCache s	~	'	X	This bit, when set, combines both banks of the cache so they are used for texture 0. This is an optimisation and allows larger textures to be handled before
					scanline coherency starts to break down.
912	Format1	/	V	X	This field selects the format of the texel data T4T7.
					The options are
					0 = A4L4
					1 = L8
					2 = I8
					3 = A8
					4 = 332
					5 = A8I8
					6 = 5551
					7 = 565
					8 = 4444
					9 = 888
					10 = 8888 or YUV
13	ColorOrder1	~	~	x	This bit selects the color component order of the
					texel data T4T7. The two options are:
					0 = AGBR
					1 = ARGB
14	AlphaMapEnab	~	~	X	This bit, when set, enables the alpha value of texels
	le1				T4T7 to be forced to zero based on testing the
					color values.
15	AlphaMapSense	~	~	X	This bit selects if the alpha value for texels T4T7
	1				should be set to zero when the colors are in range or
					out of range. The options are:
					0 = Out of range
					1 = In range
16	AlphaMapFilter	~	~	X	This bit, when set, will allow the alpha mapped texels
	ing				(AlphaMapEnable must be set) to cause the fragment
					to be discarded depending on the comparison of the
					number of texels to be alpha mapped with the
45 15	11 1 35				following three limit fields.
1719	AlphaMapFilter	~	-	X	This field holds the number of alpha mapped texels in
	Limit0				the group T0T3 which must be exceeded for the
20 22	A1 1 3 5 707		-		fragment to be discarded.
2022	AlphaMapFilter	~	/	X	This field holds the number of alpha mapped texels in
	Limit1				the group T4T7 which must be exceeded for the
22 7:	11 1 35				fragment to be discarded.
2326	AlphaMapFilter	/	~	X	This field holds the number of alpha mapped texels in
	Limit01				the group T0T7 which must be exceeded for the
					fragment to be discarded.

27	MultiTexture	~	V	X	This bit, when set, prevents the Alpha Map Filtering
					logic from testing the I4 interpolant and maybe
					disregarding the alpha map result of T0T3 or
					T4T7. This bit should be set for multi texture
					operation when alpha map filtering is required. It
					should be clear otherwise.
28	ForceAlphaTo	1	~	x	This bit, when set, will force the alpha channel of
	One0				T0T3 to be set to 1.0 (255) regardless of the color
					format or the presence of a real alpha channel.
29	ForceAlphaTo	V	~	X	This bit, when set, will force the alpha channel of
	One1				T4T7 to be set to 1.0 (255) regardless of the color
					format or the presence of a real alpha channel.
30	Shift0				This bit, when set, causes the conversion of T0T3
					for color components less than 8 bits wide to be done
					by a shift operation, otherwise a scale operation is
					needed. The shift operation is useful where the exact
					color (after dithering) is to be preserved for flat
					shaded areas, such as in a stretch blit.
31	Shift1				This bit, when set, causes the conversion of T4T7
					for color components less than 8 bits wide to be done
					by a shift operation, otherwise a scale operation is
					needed. The shift operation is useful where the exact
					color (after dithering) is to be preserved for flat
ı					shaded areas, such as in a stretch blit.

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureIndexMode0 TextureIndexMode0And TextureIndexMode0Or

Name	Type	Offset	Format
TextureIndexMode0	Texture	0xB338	Bitfield
Texture Index Mode 0 And	Texture	0xB3C0	Bitfield Logic Mask
TextureIndexMode0Or	Texture	0xB3C8	Bitfield Logic Mask

Control registers

Bits	Name	Read 34	Write	Reset	Description
0	Enable	~	~	X	When set causes the output to be calculated as defined by the fields in this register, otherwise the fragment's index and interpolation data is set to zero.
14	Width	~	~	X	This field holds the width of the map as a power of two. The legal range of values for this field is 0 (map width = 1) to 11 (map width = 2048).
58	Height	~	~	X	This field holds the height of the map as a power of two. The legal range of values for this field is 0 (map width = 1) to 11 (map width = 2048).
9	Border	~	~	X	This bit, when set indicates there is a one texel border surrounding the texture map.
1011	WrapU	V	<i>'</i>	X	This field selects how the u coordinate is to be wrapped to fit on the texture map. The options are: 0 = Clamp 1 = Repeat 2 = Mirror 3 = ClampEdge
1213	WrapV	V	V	x	This field selects how the v coordinate is to be wrapped to fit on the texture map. The options are: 0 = Clamp 1 = Repeat 2 = Mirror 3 = ClampEdge
14	МарТуре	V	•	x	This bit selects the type of texture map. The options are $0 = 1D$ $1 = 2D$

5-188

 $^{^{34}}$ Logic Op register readback is via the main register only

15	MagnificationFi lter	~	V	x	This field selects the magnification filter to use. The options are $0 = \text{Nearest}$ $1 = \text{Linear}$
1618	MinificationFilt er	V		x	This field selects the minification filter to use. The options are 0 = Nearest 1 = Linear 2 = NearestMipNearest 3 = NearestMipLinear 4 = LinearMipNearest 5 = LinearMipLinear This field only has an effect when Texture3DEnable or MipMapEnable are true.
19	Texture3DEna ble	/	•	X	This bit, when set, enables 3D texture index generation.
20	MipMapEnable	>	~	X	This bit, when set, enables mip map index generation.
2122	NearestBias	V	~	X	This field defines the bias to add to the u and or v coordinates (after the map's width and height have been taken into account) for nearest neighbour filtering. This can be used to move the texel sample point. The options are: $0 = -0.5$ $1 = 0$ Use this for OpenGL $2 = +0.5$
2324	LinearBias	V	V	x	This field defines the bias to add to the u and or v coordinates (after the map's width and height have been taken into account) for linear filtering. This can be used to move the texel sample point. The options are: $0 = -0.5 Use \ this \ for \ OpenGL$ $1 = 0$ $2 = +0.5$
25	SourceTexelEn able	V	~	X	When set this bit causes the calculated index (i0, j0) to be passed to the Framebuffer Read Unit to be used as a source pixel coordinates. This allows the framebuffer to do stretch blits, rotates, etc.
2631	Reserved	0	0	X	

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureIndexMode1 TextureIndexMode1And TextureIndexMode1Or

Name	Type	Offset	Format
TextureIndexMode1	Texture	0xB340	Bitfield
TextureIndexMode1And	Texture	0xB3D0	Bitfield Logic Mask
TextureIndexMode1Or	Texture	0xB3D8	Bitfield Logic Mask

Control registers

Bits	Name	Read 35	Write	Reset	Description
0	Enable	~	~	X	When set causes the output to be calculated as defined by the fields in this register, otherwise the fragment's index and interpolation data is set to zero.
14	Width	~	~	X	This field holds the width of the map as a power of two. The legal range of values for this field is 0 (map width = 1) to 11 (map width = 2048).
58	Height	•	•	x	This field holds the height of the map as a power of two. The legal range of values for this field is 0 (map width = 1) to 11 (map width = 2048).
9	Border	~	~	X	This bit, when set indicates there is a one texel border surrounding the texture map.
1011	WrapU	'	~	x	This field selects how the u coordinate is to be wrapped to fit on the texture map. The options are: 0 = Clamp 1 = Repeat 2 = Mirror 3 = ClampEdge
1213	WrapV	~	V	x	This field selects how the v coordinate is to be wrapped to fit on the texture map. The options are: 0 = Clamp 1 = Repeat 2 = Mirror 3 = ClampEdge
14	МарТуре	~	V	X	This bit selects the type of texture map. The options are $0 = 1D$ $1 = 2D$
15	MagnificationFi lter	~	~	x	This field selects the magnification filter to use. The options are $0 = \text{Nearest}$ $1 = \text{Linear}$

 $^{^{35}\,\}mathrm{Logic}$ Op register readback is via the main register only

5-190

1618	MinificationFilt	~	✓	X	This field selects the minification filter to use. The
	er				options are
					0 = Nearest
					1 = Linear
					2 = NearestMipNearest
					3 = NearestMipLinear
					4 = LinearMipNearest
					5 = LinearMipLinear
					This field only has an effect when Texture3DEnable
					or MipMapEnable are true.
19	Reserved	0	0	x	
20	MipMapEnable	✓	/	x	This bit, when set, enables mip map index generation.
2122	NearestBias	~	/	x	This field defines the bias to add to the u and or v
					coordinates (after the map's width and height have
					been taken into account) for nearest neighbour
					filtering. This can be used to move the texel sample
					point. The options are:
					0 = -0.5
					1 = 0 Use this for OpenGL
					2 = +0.5
2324	LinearBias	~	/	x	This field defines the bias to add to the u and or v
					coordinates (after the map's width and height have
					been taken into account) for linear filtering. This can
					be used to move the texel sample point. The options
					are:
					0 = -0.5 Use this for OpenGL
					1 = 0
					2 = +0.5
25	SourceTexelEn	~	~	x	When set this bit causes the calculated index (i0, j0) to
	able				be passed to the Framebuffer Read Unit to be used as
					a source pixel coordinates. This allows the
					framebuffer to do stretch blits, rotates, etc.
2631	Reserved	0	0	x	

Notes: The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureLodBiasS

NameTypeOffsetFormatTextureLodBiasSTexture0x8450Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
07	Fraction	1	1	X	
812	Integer	1	1	X	
1231	Reserved	0	0	X	

Notes: This register holds the 2's complement bias value in 5.8 fixed point format for the S components in the level of detail calculation. Its default value should be zero

TextureLodBiasT

NameTypeOffsetFormatTextureLodBiasTTexture0x8458Fixed point

Control register

Bits	Name	Read	Write	Reset	Description
07	Fraction	1	1	X	
812	Integer	1	1	X	
1231	Reserved	0	0	X	

Notes: This register holds the 2's complement bias value in 5.8 fixed point format for the T components in the level of detail calculation. Its default value should be zero

TextureLODScale

NameTypeOffsetFormatTextureLODScaleTexture0x9340Float

Control register

Bits	Name	Read	Write	Reset	Description
031	Scale values	~	~	x	32 bit floating point

Notes: Holds the scale values used when calculating the level of detail for a whole triangle. IEEE single precision floating point value

TextureLODScale1

NameTypeOffsetFormatTextureLODScale1Texture0x9348Float

Control register

Bits	Name	Read	Write	Reset	Description
031	Scale values	✓	✓	x	32 bit floating point

Notes: Holds the scale values used when calculating the level of detail for a whole triangle. IEEE single precision floating point value

TextureMapSize

NameTypeOffsetFormatTextureMapSizeTexture0xB428Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	Offset	1	1	x	24 bit unsigned integer
2431	Reserved	0	0	X	

Notes: This register holds the texel offset between adjacent 2D slices in a 3D texture map. It is a 24 bit unsigned number.

TextureMapWidth[0...15]

NameTypeOffsetFormatTextureMapWidth[0...15]Texture0x8580Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
011	Width				Width (excluding any border)
12	Border enable				Border present, if set
1314	Layout				Layout
15	Host Texture				HostTexture enabled if set

Notes: These registers hold the width, border, layout and memory type for of each mip map level:

- The width is normally the power of 2 width corresponding to the level, but can be any value in the range 0...4095.
- If a border is present then all mip levels should have the bit set.
- The layout field selects the layout of the texel data in memory for the texture map using TextureBaseAddr0 register. The options are:

0 = Linear

1 = Patch64 Color buffer 2 = Patch32_2 Large texture maps 3 = Patch2 Small texture maps

• The HostTexture bit is only used if the texture is a physical texture. Logical textures use a bit in the Logical Page Table to identify if a texture is a Host Texture.

TextureReadMode0 TextureReadMode0And TextureReadMode0Or

Name	Type	Offset	Format
TextureReadMode0	Texture	0xB400	Bitfield
TextureReadMode0And	Texture	0xAC30	Bitfield Logic Mask
TextureReadMode0Or	Texture	0xAC38	Bitfield Logic Mask
	Control registers		

Bits	Name	Read	Write	Reset	Description	
		36				
0	Enable	~	~	x	When set causes any texels needed by the fragment to	
					be read. This is also qualified by the TextureEnable	
					bit in the Render command.	
14	Width	~	~	x	This field holds the width of the map as a power of	
					two. The legal range of values for this field is 0 (map	
					width = 1) to 11 (map width = 2048). This is only	
					used when Texture3D is enabled and then is only	
					used for cache management purposes and not for	
					address calculations.	
58	Height	~	~	x	This field holds the height of the map as a power of	
					two. The legal range of values for this field is 0 (map	
					height = 1) to 11 (map height = 2048). This is only	
					used when Texture3D is enabled and then is only	
					used for cache management purposes and not for	
					address calculations.	

31

³⁶ Logic Op register readback is via the main register only

0 10	75 10:				
910	TexelSize	~	'	X	This field holds the size of the texels in the texture
					map. The options are:
					0 = 8 bits $1 = 16 bits$
					2 = 32 bits $3 = 64 bits (Only valid for spans)$
11	Textue3D	~	~	X	This bit, when set, enables 3D texture index
					generation.
					The CombinedCache mode bit should not be set
					when 3D textures are being used.
12	Combine	~	~	x	This bit, when set, causes the two banks of the
	Caches				Primary Cache to be joined together, thereby
					increasing the size of a single texture map which can
					be efficiently handled.
1316	MapBaseLevel	~	~	x	This field defines which TextureBaseAddr register
					should be used to hold the address for map level 0
					when mip mapping or the texture map when not mip
					mapping. Successive map levels are at increasing
					TextureBaseAddr registers upto (and including) the
					MaxMaxLevel (next field).
					3D textures always use TextureBaseAddr0.
1720	MapMaxLevel	~	~	X	This field defines the maximum TextureBaseAddr
					register this texture should use when mip mapping.
					Any attempt to use beyond this level will clamp to this
					level.
21	LogicalTexture	1	~	x	This bit, when set, defines this texture or all mip map
					levels, if mip mapping, to be logically mapped so
					undergo logical to physical translation of the texture
					addresses.
22	Origin	V	~	x	This field selects where the origin is for a texture map
					with a Linear or Patch64 layout. The options are:
					0 = Top Left. $1 = Bottom Left$
					A Patch32_2 or Patch2 texture map is always bottom
					left origin.
2324	TextureType	V	V	x	This field defines any special processing needed on
					the texel data before it can be used. The options are:
					0 = Normal. $1 = Eight bit indexed texture.$
					2 = Sixteen bit YVYU texture in 422 format.
					3 = Sixteen bit VYUY texture in 422 format.
					5 STATEGIE DIE VIEGIE III 722 ISTIIIAL

2527	ByteSwap	~	V	X	This field defines the byte swapping, if any, to be		
					done on texel data when it is used as a bitmap. This is		
					automatically done when spans are used. Bit 27, when		
					set, causes adjacent bytes to be swapped, bit 26		
					adjacent 16 bit words to be swapped and bit 27		
					adjacent 32 bit words to be swapped. In combination		
					this byte swap the input (ABCDEFGH) as follows:		
					0 ABCDEFGH		
					1 BADCFEHG		
					2 CDABGHEF		
					3 ABCDEFGH		
					4 EFGHABCD		
					5 FEHGBADC		
					6 GHEFCDAB		
					7 HGFEDCBA		
28	Mirror	~	V	X	This bit, when set will mirror any bitmap data. This		
					only works for spans.		
29	Invert	~	V	X	This bit, when set will invert any bitmap data. This		
					only works for spans.		
30	OpaqueSpan	~	V	X	This bit, when set allows the color of each pixel in the		
					span to be either foreground or background as set by		
					the supplied bit masks. If this bit is 0 then any		
					supplied bit masks are anded with the pixel mask to		
					delete pixels from the span.		
31	Reserved	0	0	X			

Notes: The unit is controlled by the <code>TextureReadMode0</code> and <code>TextureReadMode1</code> registers for texture 0 and texture 1 respectively. Not all combinations of modes across both registers are supported and where there is a clash the modes in <code>TextureReadMode0</code> take priority. For per pixel mip mapping the <code>TextureRead0</code> and <code>TextureReadMode1</code> register should be set up the same as should the <code>TextureMapWidth0</code> and <code>TextureMapWidth1</code> registers.

N.B. The layout and use of the **TextureReadMode** register is not compatible with GLINT MX: 1, 2, and 4 bit textures are no longer supported.

The OpaqueSpan field determines how constant color spans are written (recall the Render command selects between constant color or variable color spans). Transparent spans just use one color for the foreground pixels and the background pixels are not written. Opaque spans write to foreground and background pixels using FBBlockColor for the foreground pixels and FBBlockColorBack for the background pixels. This bit should be set to 0 for performance reasons when foreground/background processing is not required.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TextureReadMode1 TextureReadMode1And TextureReadMode1Or

Name Type Offset **Format** Texture Read Mode 1Texture 0xB408Bitfield TextureReadMode1And Texture 0xAD40Bitfield Logic Mask TextureReadMode1Or Texture 0xAD48Bitfield Logic Mask

Control registers

Bits	Name	Read 37	Write	Reset	Description
0	Enable	~	~	X	When set causes any texels needed by the fragment to
					be read. This is also qualified by the TextureEnable
					bit in the Render command.
18	Reserved	/	X	X	
910	TexelSize	~	~	X	This field holds the size of the texels in the texture
					map. The options are:
					0 = 8 bits
					1 = 16 bits
					2 = 32 bits
					3 = 64 bits (Only valid for spans)
11, 12	Reserved	V	X	X	
1316	MapBaseLevel	~	~	X	This field defines which TextureBaseAddr register
					should be used to hold the address for map level 0
					when mip mapping or the texture map when not mip
					mapping. Successive map levels are at increasing
					TextureBaseAddr registers upto (and including) the
					MaxMaxLevel (next field).
					3D textures always use TextureBaseAddr0.
1720	MapMaxLevel	~	~	X	This field defines the maximum TextureBaseAddr
					register this texture should use when mip mapping.
					Any attempt to use beyond this level will clamp to this
					level.
21	LogicalTexture	~	~	X	This bit, when set, defines this texture or all mip map
					levels, if mip mapping, to be logically mapped so
					undergo logical to physical translation of the texture
					addresses.

3Dlabs Proprietary and Confidential 5-197

 $^{^{}m 37}$ Logic Op register readback is via the main register only

22	Origin	V	V	X	This field selects where the origin is for a texture map with a Linear or Patch64 layout. The options are: 0 = Top Left. 1 = Bottom Left A Patch32_2 or Patch2 texture map is always bottom left origin. This field defines any special processing needed on	
2324	TextureType			X	the texel data before it can be used. The options ar 0 = Normal. 1 = Eight bit indexed texture. 2 = Sixteen bit YVYU texture in 422 format. 3 = Sixteen bit VYUY texture in 422 format.	
2527	ByteSwap			X	This field defines the byte swapping, if any, to be done on texel data when it is used as a bitmap. This is automatically done when spans are used. Bit 27, when set, causes adjacent bytes to be swapped, bit 26 adjacent 16 bit words to be swapped and bit 27 adjacent 32 bit words to be swapped. In combination this byte swap the input (ABCDEFGH) as follows: 0 ABCDEFGH 1 BADCFEHG 2 CDABGHEF 3 ABCDEFGH 4 EFGHABCD 5 FEHGBADC 6 GHEFCDAB 7 HGFEDCBA	
28	Mirror	~	~	X	This bit, when set, mirrors any bitmap data. This only works for spans.	
29	Invert	~	~	X	This bit, when set, inverts any bitmap data. This only works for spans.	
30	OpaqueSpan	~	~	X	This bit, when set allows the color of each pixel in the span to be either foreground or background as set by the supplied bit masks. If this bit is 0 then any supplied bit masks are anded with the pixel mask to delete pixels from the span.	
31	Reserved	0	0	X		

Notes: Texture reading is controlled by the <code>TextureReadMode0</code> and <code>TextureReadMode1</code> registers for texture 0 and texture 1 respectively. Not all combinations of modes across both registers are supported and where there is a clash the modes in <code>TextureReadMode0</code> take priority. For per pixel mip mapping the <code>TextureRead0</code> and <code>TextureReadMode1</code> register should be set up the same as should the <code>TextureMapWidth0</code> and <code>TextureMapWidth1</code> registers.

The OpaqueSpan field determines how constant color spans are written (recall the Render command selects between constant color or variable color spans). Transparent spans just use one color for the foreground pixels and the background pixels are not written. Opaque spans write to foreground and background pixels using FBBlockColor for the foreground pixels and FBBlockColorBack for the background pixels. This bit should be set to 0 for performance reasons when foreground/background processing is not required.

Note: The layout and use of the TextureReadMode register is not compatible with GLINT MX: 1, 2, and 4 bit textures are no longer supported.

The logic operator equivalents behave the same way but the new mode is AND'd or OR'd with the former mode before replacing it.

TouchLogicalPage

Name	Type	Offset	Format
TouchLogicalPage	Texture	0xB370	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description	
015	logical page	~	✓	X	The first Logical Page to mark as stale	
1529	count	~	~	x	The number of pages to mark as stale.	
3031	mode	✓	✓	x	0 = Make page(s) non resident	
					1 = Load page(s) unconditionally.	
					2 = Make page(s) non resident	
					3 = Touch page(s) and load if not resident	

Notes: This command can be used to touch or mark as non resident a range of pages in the Logical Page Table.

This is useful for preloading and when editing texture maps. For preloading, the command allows you to preload only non-resident pages (mode 3). When editing, the command allows you to mark pages as stale without immediately reloading by setting the mode to "non resident" (mode 2).

TStart

Name	Type	Offset	Format
TStart	Texture	0x83A0	Fixed point
	Control register		

Bits	Name	Read	Write	Reset	Description
0n	Fraction	1	1	X	
n31	Integer	1	1	X	

Notes: Initial T value for texture map. The format is 32 bit 2's complement fixed point numbers. The binary point is at an arbitrary location but must be consistent for all S, T and Q values.

UpdateLineStippleCounters

Name	Type	Offset	Format
UpdateLineStippleCounters	Stipple	0x81B8	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description
0	Update Counters Control	~	~	X	0=reset counters to 0 1=load from segment register.
131	Reserved	0	0	x	

Notes: This *Command* updates the current line stipple counters: If bit 0 is zero then the counters are set to zero, otherwise they are loaded from the segment register. Useful in drawing stippled wide lines.

UpdateLogicalTextureInfo

Name	Type	Offset	Format
UpdateLogicalTextureInfo	Texture	0xB368	Tag
	Command		

Bits	Name	Read	Write	Reset	Description
031	Reserved	0	0	x	

Notes: This command updates the Logical Texture Page Table at the page previously set up in the SetLogicalPageInfo command. After the update has been done the logical page number is incremented. The Resident bit is cleared and the Length, MemoryPool, VirtualHostPage and HostPage are set up.

V0FloatR V0FloatB V0FloatB V0FloatA V0FloatF

V0FloatX V0FloatY V0FloatZ

Name	Type	Offset	Format
V0FloatR	Delta	0x91A8	Float
V0FloatG	Delta	0x91B0	Float
V0FloatB	Delta	0x91B8	Float
V0FloatA	Delta	0x91C0	Float
V0FloatF	Delta	0x91C8	Float
V0FloatX	Delta	0x91D0	Float
V0FloatY	Delta	0x91D8	Float
V0FloatZ	Delta	0x91E0	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031		✓	✓	x	Vertex RGB color, alpha, fog, X, Y and depth

Notes: The R, G, B, Alpha, Fog, X, Y coordinates and Depth values for vertex 0 as IEEE single-precision floating point numbers.

V0FloatKdR V0FloatKdG V0FloatKdB

Name	Type	Offset	Format
V0FloatKdR	Delta	0x9068	Float
V0FloatKdG	Delta	0x9070	Float
V0FloatKdB	Delta	0x9078	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Diffuse	✓	✓	x	Vertex diffuse texture value

Notes: The diffuse KdR, G and B texture values for vertex 0 as IEEE single-precision floating point numbers.

V0FloatKsR V0FloatKsG V0FloatKsB

Name	Type	Offset	Format
V0FloatKsR	Delta	0x9050	Float
V0FloatKsG	Delta	0x9058	Float
V0FloatKsB	Delta	0x9060	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Specular	/	'	X	Vertex specular texture value

Notes: The specular KsR, G and B texture values for vertex 0 as IEEE single-precision floating point numbers

V0FloatPackedColor

Name	Type	Offset	Format
V0 Float Packed Color	Delta	0x91F0	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	R	0	✓	X	
815	G	0	✓	X	
1623	В	0	✓	X	
2431	A	0	✓	X	

Notes: Vertex 0 color definition - the packed color registers hold the red, green, blue and alpha components in the same 32 bit word. When written to, the components are separated, converted to floating point format, and loaded into the registers. The color order in the registers is set by bit 18 in the *DeltaMode* register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V0FloatPackedDiffuse

Name	Type	Offset	Format
V0FloatPackedDiffuse	Delta	0x9048	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	~	x	
815	G	0	✓	x	
1623	В	0	✓	x	
2431	A	0	/	X	

Notes: The color order in the registers is set by bit 18 in the *DeltaMode* register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V0FloatPackedSpecularFog

Name	Type	Offset	Format
V0FloatPackedSpecularFog	Delta	0x91F8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	✓	x	
815	G	0	/	x	
1623	В	0	/	x	
2431	Fog	0	~	x	

Notes: Vertex 0 specular definition - packed specular registers are treated in the same way as packed color registers: the RGB components are separated, converted to the internal floating point format, and loaded into the registers. When loaded from a packed register, the specular range is 0 to 1.0. The A component is converted into an internal format and loaded into the fog register - when loaded from the packed register, the fog range is 0 to 1.0.

The color order in the registers is set by bit 18 in the *DeltaMode* register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V0FloatS V0FloatT V0FloatQ

Name	Type	Offset	Format
V0FloatS	Delta	0x9180	Float
V0FloatT	Delta	0x9188	Float
V0FloatQ	Delta	0x9190	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Texture	~	~	X	Vertex texture values

Notes: The texture S, T and Q values for vertex 0 as IEEE single-precision floating point numbers.

V0FloatS1 V0FloatT1 V0FloatQ1

Name	Type	Offset	Format
V0FloatS1	Delta	0x9000	Float
V0FloatT1	Delta	0x9008	Float
V0FloatQ1	Delta	0x9010	Float
	Control registers		

Bits	Name	Read	Write	Reset	Description
031	Texture	/	/	x	Vertex texture value

Notes: The texture S1, T1 and Q1 values for vertex 0 as IEEE single-precision floating point numbers.

V1FloatR

V1FloatG

V1FloatB

V1FloatA

V1FloatF

V1FloatX

V1FloatY

V1FloatZ

Name Type Offset Format

V1FloatR	Delta	0x9228	Float
V1FloatG	Delta	0x9230	Float
V1FloatB	Delta	0x9238	Float
V1FloatA	Delta	0x9240	Float
V1FloatF	Delta	0x9248	Float
V1FloatX	Delta	0x9250	Float
V1FloatY	Delta	0x9258	Float
V1FloatZ	Delta	0x9260	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031		✓	✓	x	Vertex RGB color, alpha, fog, X, Y and depth

Notes: The R, G, B, Alpha, Fog, X, Y coordinates and Depth values for vertex 1 as IEEE single-precision floating point numbers.

V1FloatKdR V1FloatKdG V1FloatKdB

Name	Type	Offset	Format
V1FloatKdR	Delta	0x90E8	Float
V1FloatKdG	Delta	0x90F0	Float
V1FloatKdB	Delta	0x90F8	Float
	Control registers		

Bits	Name	Read	Write	Reset	Description
031	Diffuse	~	~	X	Vertex diffuse texture values

Notes: The diffuse KdR, G and B texture values for vertex 1 as IEEE single-precision floating point numbers.

V1FloatKsR V1FloatKsG V1FloatKsB

Name	me Type		Format	
V1FloatKsR	Delta	0x90D0	Float	
V1FloatKsG	Delta	0x90D8	Float	
V1FloatKsB	Delta	0x90E0	Float	

Control registers

Bits	Name	Read	Write	Reset	Description
031	Diffuse	~	~	x	Vertex diffuse texture value

Notes: The diffuse KdR, G and B texture values for vertex 1 as IEEE single-precision floating point numbers.

V1FloatPackedColor

Name	Type	Offset	Format
V1FloatPackedColor	Delta	0x9270	Bitfield
	C . 1 · .		

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	~	x	
815	G	0	~	X	
1623	В	0	~	X	
2431	Fog	0	~	X	

Notes: Vertex 1 color definition - the packed color registers hold the red, green, blue and alpha components in the same 32 bit word. When written to, the components are separated, converted to the internal floating point format, and loaded into the registers. The color order in the registers is set by bit 18 in the <code>DeltaMode</code> register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V1FloatPackedDiffuse

NameTypeOffsetFormatV1FloatPackedDiffuseDelta0x90C8Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	~	X	
815	G	0	~	x	
1623	В	0	~	x	
2431	A	0	/	X	

Notes: The color order in the registers is set by bit 18 in the *DeltaMode* register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V1FloatPackedSpecularFog

NameTypeOffsetFormatV1FloatPackedSpecularFogDelta0x9278Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	✓	X	
815	G	0	~	X	
1623	В	0	/	X	
2431	A	0	V	X	

Notes: Vertex 1 specular definition - packed specular registers are treated in the same way as packed color registers: the RGB components are separated, converted to the internal floating point format, and loaded into the registers. When loaded from a packed register, the specular range is 0 to 1.0. The A component is converted into an internal format and loaded into the fog register - when loaded from the packed register, the fog range is 0 to 1.0.

The color order in the registers is set by bit 18 in the DeltaMode register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V1FloatS V1FloatT V1FloatQ

Name	Type	Offset	Format
V1FloatS	Delta	0x9200	Float
V1FloatT	Delta	0x9208	Float
V1FloatQ	Delta	0x9210	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Texture	~	~	X	Vertex texture values

Notes: The texture S, T and Q values for vertex 1 as IEEE single-precision floating point numbers.

V1FloatS1 V1FloatT1 V1FloatQ1

Name	Type	Offset	Format
V1FloatS1	Delta	0x9080	Float
V1FloatT1	Delta	0x9088	Float
V1FloatQ1	Delta	0x9090	Float
	Control registers		

Bits	Name	Read	Write	Reset	Description
031	Texture	/	/	X	Vertex texture values

Notes: The texture S1, T1 and Q1 values for vertex 1 as IEEE single-precision floating point numbers.

V2FloatR

V2FloatG

V2FloatB

V2FloatA

V2FloatF

V2FloatX

V2FloatY

V2FloatZ

Name	Type	Offset	Format
V2FloatR	Delta	0x92A8	Float
V2FloatG	Delta	0x92B0	Float
V2FloatB	Delta	0x92B8	Float
V2FloatA	Delta	0x92C0	Float
V2FloatF	Delta	0x92C8	Float
V2FloatX	Delta	0x92D0	Float
V2FloatY	Delta	0x92D8	Float
V2FloatZ	Delta	0x92E0	Float
	0 . 1		

Control registers

Bits	Name	Read	Write	Reset	Description
031		~	~	X	Vertex RGB color, alpha, fog, X, Y and depth

Notes: The R, G, B, Alpha, Fog, X, Y coordinates and Depth values for vertex 2 as IEEE single-precision floating point numbers.

V2FloatKdR V2FloatKdG V2FloatKdB

Name	Type	Offset	Format
V2FloatKdR	Delta	0x9168	Float
V2FloatKdG	Delta	0x9170	Float
V2FloatKdB	Delta	0x9178	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Diffuse	✓	✓	X	Vertex diffuse texture values

Notes: The diffuse KdR, G and B texture values for vertex 2 as IEEE single-precision floating point numbers.

V2FloatKsR V2FloatKsG V2FloatKsB

Name	Type	Offset	Format
V2FloatKsR	Delta	0x9150	Float
V2FloatKsG	Delta	0x9158	Float
V2FloatKsB	Delta	0x9160	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Diffuse	'	'	x	Vertex diffuse texture values

Notes: The specular KsR, G and B texture values for vertex 2 as IEEE single-precision floating point numbers.

V2FloatPackedColor

Name	Type	Offset	Format	
V2FloatPackedColor	Delta	0x92F0	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	R	0	/	X	
815	G	0	V	X	
1623	В	0	/	x	
2431	A	0	~	x	

Notes: Vertex 2 color definition - the packed color registers hold the red, green, blue and alpha components in the same 32 bit word. When written to, the components are separated, converted to an internal format, and loaded into the registers. The color order in the registers is set by bit 18 in the *DeltaMode* register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V2FloatPackedDiffuse

Name	Type	Offset	Format
V2FloatPackedDiffuse	Delta	0x9148	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	~	X	
815	G	0	~	x	
1623	В	0	~	x	
2431	A	0	/	X	

Notes: The color order in the registers is set by bit 18 in the *DeltaMode* register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V2FloatPackedSpecularFog

Name	Type	Offset	Format
V2FloatPackedSpecularFog	Delta	0x92F8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
07	R	0	✓	X	
815	G	0	~	X	
1623	В	0	/	X	
2431	A	0	V	X	

Notes: Vertex 2 specular definition - packed specular registers are treated in the same way as packed color registers: the RGB components are separated, converted to the internal floating point format, and loaded into the registers. When loaded from a packed register, the specular range is 0 to 1.0. The A component is converted into an internal format and loaded into the fog register - when loaded from the packed register, the fog range is 0 to 1.0.

The color order in the registers is set by bit 18 in the DeltaMode register:

Bit31... Bit0

0 = Alpha (or Fog), Blue, Green, Red

1 = Alpha (or Fog), Red, Green, Blue

Reading back from the packed color registers returns zero.

V2FloatS V2FloatT V2FloatQ

Name	Type	Offset	Format
V2FloatS	Delta	0x9280	Float
V2FloatT	Delta	0x9288	Float
V2FloatQ	Delta	0x9290	Float

Control registers

Bits	Name	Read	Write	Reset	Description
031	Texture	~	~	X	Vertex texture values

Notes: The texture S, T and Q values for vertex 2 as IEEE single-precision floating point numbers.

V2FloatS1 V2FloatT1 V2FloatQ1

Name	Type	Offset	Format
V2FloatS1	Delta	0x9100	Float
V2FloatT1	Delta	0x9108	Float
V2FloatQ1	Delta	0x9110	Float
	Control registers		

Bits	Name	Read	Write	Reset	Description
031	Texture	~	~	X	Vertex texture values

Notes: The texture S1, T1 and Q1 values for vertex 2 as IEEE single-precision floating point numbers.

Vertex0

5-212

Name	Type	Offset	Format
Vertex0	Input	0xB7B8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Index	7	1	X	Index into Vertex buffer

Notes: The vertex data can be loaded without using one of the primitive types using the Vertex0, Vertex1, and Vertex2 registers. These registers specify the vertex store to load, and the data field holds the index into the array.

Vertex1

Name	Type	Offset	Format
Vertex1	Input	0xB7C0	Integer
	C , 1 · ,		

Control register

Bits	Name	Read	Write	Reset	Description
031	Vertex	✓	1	x	Index into Vertex buffer

Notes: The vertex data can be loaded without using one of the primitive types using the Vertex0, Vertex1, and Vertex2 registers. These registers specify the vertex store to load, and the data field holds the index into the array.

Vertex2

Name	Type	Offset	Format
Vertex2	Input	0xB7C8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Index	V	1	X	Index into Vertex buffer

Notes: The vertex data can be loaded without using one of the primitive types using the Vertex0, Vertex1, and Vertex2 registers. These registers specify the vertex store to load, and the data field holds the index into the array.

VertexBaseAddress

Name	Type	Offset	Format
VertexBaseAddress	Input	0xB708	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
01	Reserved	0	0	x	
231	Address	1	1	X	32 bit address of base of buffer

Notes:		

VertexControl

Name	Type	Offset	Format
VertexControl	Input	0xB798	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0-4	Size	✓	/	x	Size of vertex in 32 words
5	CacheEnable	✓	/	x	0 = cache off, 1 = cache on
6	Flat	✓	/	x	0 = off, 1 = on
7	ReadAll	~	~	x	0 = off, 1 = on
8	SkipFlags	~	~	x	0 = off, 1 = on
9	OGL	~	~	x	0 = D3D, $1 = OGL$ (used to define provoking vertex
					behaviour)
10	Line2D	/	/	x	0 = off, 1 = 0n
11-31	Reserved	0	0	X	

Notes:

VertexData

Name	Type	Offset	Format
VertexData	Input	0xB7E8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Data	/	1	X	Vertex data

Notes: The vertex data can be loaded without using one of the primitive types using the Vertex0, Vertex1, and Vertex2 registers. These registers specify the vertex store to load, and the data field holds the index into the array. The VertexData register is used for inline vertex data.

VertexData0

Name	Type	Offset	Format
VertexData0	Input	0xB7D0	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Data	/	1	x	Vertex data

Notes:

VertexData1

NameTypeOffsetFormatVertexData1Input0xB7D8Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	/	1	X	Vertex data

Notes:

VertexData2

NameTypeOffsetFormatVertexData2Input0xB7E0Integer

Control register

Bits	;	Name	Read	Write	Reset	Description
03	31	Data	✓	1	x	Vertex data

Notes:

VertexFormat

NameTypeOffsetFormatVertexFormatInput0xB790Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Mask	'	1	X	Mask of data valid in vertex

Notes:

VertexLineList

NameTypeOffsetFormatVertexLineListInput0xB760Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	x	Number of vertices in primitive

Notes:

VertexLineStrip

NameTypeOffsetFormatVertexLineStripInput0xB768Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	X	Number of vertices in primitive

Notes:

VertexPointList

NameTypeOffsetFormatVertexPointListInput0xB770Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	x	Number of vertices in primitive

Notes:

VertexPolygon

NameTypeOffsetFormatVertexPolygonInput0xB778Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	X	Number of vertices in primitive

Notes:

VertexTagList[0...15]

Name	Type	Offset	Format
VertexTagList[015]	Input	0xB800	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
010	Tag	✓	/	X	Tag to use for corresponding vertex data item
1131	Reserved	0	0	X	

Notes: Typical usage would use the TagList to define the order in which data is delivered; the format mask and vertex size are used to set which modes are enabled (so if z is enabled the z bit in the format mask is set and the vertex size increased by 1).

VertexTagList[16...31]

Name	Type	Offset	Format
VertexTagList[1631]	Input	0xB880	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
010	Tag	~	~	x	Tag to use for corresponding vertex data item
1131	Reserved	0	0	X	

Notes: Typical usage would use the TagList to define the order in which data is delivered; the format mask and vertex size are used to set which modes are enabled (so if z is enabled the z bit in the format mask is set and the vertex size increased by 1).

VertexTriangleFan

NameTypeOffsetFormatVertexTriangleFanInput0xB750Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	×	1	x	Number of vertices in primitive

Notes:

VertexTriangleList

NameTypeOffsetFormatVertexTriangleListInput0xB748Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	x	Number of vertices in primitive

Notes:

VertexTriangleStrip

NameTypeOffsetFormatVertexTriangleStripInput0xB750Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	X	1	X	Number of vertices in primitive

Notes:

VertexValid

NameTypeOffsetFormatVertexValidInput0xB788Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Mask	✓	1	x	Mask of data valid in vertex

Notes:

VTGAddress

Name	Type	Offset	Format
VTGAddress	Framebuffer	0xB0B0	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
031	Address	✓	1	x	32 bit value

Notes: The VTG and RAMDAC can be read and written via the PCI bypass, but sometimes it is useful to control them synchronously with core rendering activities. This can be done by using the VTGAddress and VTGData commands. The address is sent first followed by the data. The address and data are the same as would be used if the VTG, Ramdac or any other device on the PCI bypass were accessed via the bypass.

The core does not interpret the data in any way and is just the communications path. The VTG data and address is routed via the FB Memory Interface.

VTGData

Name	Type	Offset	Format
VTGAddress	Framebuffer	0xB0B8	Integer
	Command		

Bits	Name	Read	Write	Reset	Description
031	VTG Data	1	1	x	32 bit value

Notes: This register holds the data for the VTG or bypass write and instigates the action via the FB Memory Controller.

The VTG and RAMDAC can be read and written via the PCI bypass, but sometimes it is useful to control them synchronously with core rendering activities. This can be done by using the VTGAddress and VTGData commands. The address is sent first followed by the data. The address and data are the same as would be used if the VTG, Ramdac or any other device on the PCI bypass were accessed via the bypass.

The core does not interpret the data in any way and is just the communications path. The VTG data and address is routed via the FB Memory Interface.

WaitforCompletion

Name	Type	Offset	Format
WaitforCompletion	Rasterizer	0x80B8	Bitfield
	Command		

Bits	Name	Read	Write	Reset	Description
0, 1	Event	0	✓	X	0 = LB Reads and writes and FB reads and writes
					1 = LB Reads and FB Reads
					2 = RenderSync
					3 = ScanlineSyncU
231	Unused	0	0	X	

Notes: Command: This is used to suspend core graphics processing until outstanding reads and writes in both localbuffer and framebuffer memory have completed, or some other combination of events described above has taken place. This is intended to prevent a new primitive from starting to be rasterized before the previous primitive is completely finished. It would be used, for example, to separate texture downloads from the surrounding primitives.

The same functionality can be achieved using the Sync register and waiting for it in the Host Out FIFO; however, this method doesn't involve the host and can be inserted into a DMA buffer.

Window

Name	Type	Offset	Format
Window	Localbuffer	0x8980	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description

02	Reserved	0	0	X	
3	ForceLB Update	'	•	X	This bit, when set, disregards the results of the stencil and depth tests and forced the local buffer to be updated.
4	LBUpdate Source	•	V	X	This bit selects the data to be written to the local buffer. The two options are: 0 = LB data. 1 = Registers.
58	Reserved	0	0	x	
916	FrameCount	~	~	X	This field holds the current frame count used as part of the Fast Clear Planes (FCP) mechanism
17	Stencil FCP	~	~	X	This bit, when set, enables the FCP tests and substitution to occur for the Stencil field.
18	DepthFCP	~	~	X	This bit, when set, enables the FCP tests and substitution to occur for the Depth field.
19	OverrideWrite Filtering	V	~	x	This bit, when set, prevents writes to the local buffer from being filtered out because this unit has not changed the data.
2031	Reserved	0	0	X	

Notes: Stencil operation generally is under control of the Window register:

- The Force LB Update bit, when set overrides all the tests done in the Stencil and Depth units and the per unit enables to force the local buffer to be updated. When this bit is clear any update is conditional on the outcome of the stencil and depth tests. The main use of this bit is during window initialisation or copy. It may also be useful for hardware diagnostics.
- The data used during ForceLBUpdate depends on the settings in the LBUpdateSource bit. When this bit is 0 the data is taken from the local buffer. Note that either destination or source local buffer data can be used depending on which is enabled. If both are enabled then the destination local buffer data will be used.
- When the LBUpdateSource bit is set the source of the stencil and depth data is determined by the StencilMode and DepthMode registers respectively.
- The Override Write Filtering control bit, when set causes the testing of LBData = LBWriteData to always fail. This is mainly used when the GID field needs to be changed. It also allows the LBReadFormat to be different to the LBWriteFormat so the write data as seen by the memory is really different to the data that was read.

WindowOrigin

NameTypeOffsetFormatWindowOriginScissor0x81C8Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	X coordinate				X coordinate as 2's complement number
1631	Y coordinate				Y coordinate as 2's complement number

Notes: This register holds the window origin. As each fragment is generated by the rasterizer, this origin is added to the coordinates of the fragment to generate its localbuffer coordinate when the depth and stencil buffers are patched.

XBias

NameTypeOffsetFormatXBiasDelta0x9480Float

Control register

Bits	Name	Read	Write	Reset	Description
031	Offset	1	1	X	

Notes: This register holds the single precision floating point bias added to the vertices' X coordinate (if enabled) just before rasterization.

YBias

NameTypeOffsetFormatYBiasDelta0x9488Float

Control register

Bits	Name	Read	Write	Reset	Description
031		1	1	x	

Notes: This register holds the single precision floating point bias added to the vertices' Y coordinate (if enabled) just before rasterization.

YLimits

Name	Type	Offset	Format
YLimits	Rasterizer	0x80A8	Bitfield

Command

Bits	Name	Read	Write	Reset	Description
015	Ymin	✓	✓	X	2's complement min Y value
1631	Ymax	/	/	X	2's complement max Y value

Notes: Defines the Y extent the Rasterizer should fill between. A scanline is filled if its Y value satisifies Ymin<Y<Ymax.

YUVMode

Name	Type	Offset	Format
YUVMode	YUV	0x8F00	Bitfield
	Control register	•	

Bits	Name	Read	Write	Reset	Description
0	Enable	~	~	x	When set causes the fragment's color values to be converted from YUV to RGB. If this bit is clear then the fragment's color is passed unchanged
131	Reserved	0	0	X	

Notes: The conversion goes from the YCbCr color space to RGB. The term YCbCr is used interchangeably with YUV.

The output of the conversion is an RGB triple with each component 8 bits wide. The alpha component is passed through unchanged.

ZBias

Name	Type	Offset	Format
ZBias	Delta	0x94F8	Float
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Offset	1	1	X	

Notes: This register holds the single precision floating point bias added to the vertices' Z coordinate (if enabled) just before rasterization.

ZFogBias

NameTypeOffsetFormatZFogBiasDelta0x86B8Float

Control register

Bits	Name	Read	Write	Reset	Description
031	Bias	1	1	X	2's complement value for Z

Notes: This register holds the 32 bit 2's complement value to add to the Z value extracted from the fog DDA before it is clamped and scaled. The bias essentially is used to set the Z value below which no blending occurs.

ZStartL

NameTypeOffsetFormatZStartLDepth0x89B8Fixed point pairControl register

Bits	Name	Read	Write	Reset	Description
015	Reserved	0	0	X	LSBs all 0
1631	Integer	1	1	X	16bit LSB part of 32.16 fixed point value

Notes: This register holds the lower 16 bits of the 48 bit 2's complement Z start value. These bits are held in bits 16...31 of the data field. With ZstartU, it sets the start value for depth interpolation. ZStartU holds the most significant bits, and ZStartL the least significant bits. The value is in 2's complement 32.16 fixed point format.

ZStartU

NameTypeOffsetFormatZStartUStencil0x89B0Fixed point pairControl register

Bits	Name	Read	Write	Reset	Description
031	dZdxU	1	1	x	32 bit integer

Notes: This register holds the upper 32 bits of the 48 bit 2's complement Z start value.

With ZstartL, it sets the start value for depth interpolation. ZStartU holds the most significant bits, and ZStartL the least significant bits. The value is in 2's complement 32.16 fixed point format.

6

Register Cross Reference

This chapter provides alphabetically- and offset-sorted Region 0 register listings.

6.1 Registers Alphabetically Sorted

Name	Read	Write	Unit	Offset	Reset	Format	Com-
	back		Name		Value		mand
AALineWidth	✓	/	Delta	94C0	X	float	X
AAPointSize	✓	/	Delta	94A0	X	float	X
AGPControl	~	✓	Control	0078		bitfield	
			Status				
AlphaBlendAlphaMode	~	✓	Alpha	AFA8	x	bitfield	×
			blend				
AlphaBlendAlphaModeAnd	×	✓	Alpha	AD30	x	bitfield	×
			blend				
AlphaBlendAlphaModeOr	×	✓	Alpha	AD38	X	bitfield	×
			blend				
AlphaBlendColorMode	~	✓	Alpha	AFA0	x	bitfield	×
			blend				
AlphaBlendColorModeAnd	×	✓	Alpha	ACB0	x	bitfield	×
			blend				
AlphaBlendColorModeOr	×	✓	Alpha	ACB8	x	bitfield	×
			blend				
AlphaDestColor	✓	✓	Alpha	AF88	x	bitfield	×
			blend				
AlphaSourceColor	✓	✓	Alpha	AF80	x	integer	×
			blend				
AlphaTestMode	✓	✓	Alpha	8800	X	bitfield	×
			Blend &				
			Alpha				
			Test				
AlphaTestModeAnd	×	✓	Alpha	ABF0	x	bitfield	×
			Blend &				
			Alpha				
			Test				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
AlphaTestModeOr	×	'	Alpha	ABF8	x	bitfield	×
			Blend &				
			Alpha				
			Test				
AntialiasMode	~	~	Alpha	8808	x	bitfield	×
			test				
AntialiasModeAnd	×	~	Alpha	AC00	X	bitfield	×
			test				
AntialiasModeOr	×	~	Alpha	AC08	X	bitfield	×
			test				
ApertureOne	~	'	Control	0050		bitfield	
			Status				
ApertureTwo	•	•	Control	0058		bitfield	
		_	Status	0440		D: 2.11	
AreaStippleMode	✓	/	Stipple	81A0	X	Bitfield	X
AreaStippleModeAnd	X	/	Stipple	ABD0	X	bitfield	X
AreaStippleModeOr	X	/	Stipple	ABD8	X	bitfield	X
AreaStipplePattern[015]	✓	/	Stipple	8200	X	Bitfield	X
AreaStipplePattern[1631]	✓	/	Stipple	8280	X	Bitfield	X
AStart	~	•	Color DDA	87C8	X	fixed	×
BackgroundColor	~	/	Logic	B0C8	X	integer	X
			Ops				
BasePageOfWorking Set	~	✓	Texture	B4C8	x	integer	×
			Read				
BasePageOfWorking SetHost	~	✓	Texture	B4E0	X	integer	×
			Read				
BitMaskPattern	×	✓	Raster-	8068	X	Integer	✓ X
			izer				
BorderColor0	✓	~	Texture	84A8	x	bitfield	×
			filter				
BorderColor1	~	✓	Texture	84F8	X	bitfield	×
			filter				
BStart	~	~	Color	87B0	X	fixed	×
			DDA				
ByAperture1Mode	~	'	Bypass	0300		Bitfield	
			Control				
ByAperture1Stride	✓	•	Bypass	0308		Integer	
			Control				
ByAperture1UStart	✓	•	Bypass	0318		Integer	
			Control				
ByAperture1VStart	~	~	Bypass	0320		Integer	
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
ByAperture1YStart	~	'	Bypass Control	0310		Integer	
ByAperture2Mode	~	~	Bypass Control	0328		Bitfield	
ByAperture2Stride	~	~	Bypass Control	0330		Integer	
ByAperture2UStart	~	~	Bypass Control	0340		Integer	
ByAperture2VStart	~	~	Bypass Control	0348		Integer	
ByAperture2YStart	~	~	Bypass Control	0338		Integer	
ByDMAReadCommandBase	V	~	Bypass Control	0378		Integer	
ByDMAReadCommandCount	~	~	Bypass Control	0380		Integer	
ByDMAReadMode	V	~	Bypass Control	0350		Bitfield	
ByDMAReadStride	V	~	Bypass Control	0358		Integer	
ByDMAReadUStart	V	~	Bypass Control	0368		Integer	
ByDMAReadVStart	~	~	Bypass Control	0370		Integer	
ByDMAReadYStart	~	~	Bypass Control	0360		Integer	
ByDMAWriteCommandBase	~	~	Bypass Control	03B0		Integer	
ByDMAWriteCommandCount	~	~	Bypass Control	03B8		Integer	
ByDMAWriteMode	~	~	Bypass Control	0388		Bitfield	
ByDMAWriteStride	~	~	Bypass Control	0390		Integer	
ByDMAWriteUStart	~	~	Bypass Control	03A0		Integer	
ByDMAWriteVStart	~	~	Bypass Control	03A8		Integer	
ByDMAWriteYStart	~	~	Bypass Control	0398		Integer	
ChipConfig	~	~	Control Status	0070		bitfield	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
ChromaFailColor	~	'	Color	AF98	x	bitfield	×
			DDA &				
			Alpha			bitfield	
			Blend				
ChromaLower	✓	~	Color	8F10	X	bitfield	×
			DDA &				
			Alpha				
			Blend				
ChromaPassColor	~	~	Color	AF90	X	bitfield	×
			DDA &				
			_				
ChromaTestMode	~	'		8F18	X	bitfield	×
			_			bitfield	
ChromaTestModeAnd	×	~		ACC0	X	bitfield	×
			_				
ChromaTestModeOr	×	~		ACC8	X	bitfield	×
			DDA &				
			Alpha				
			Blend				
ChromaUpper	✓	~	Color	8F08	X	bitfield	×
			DDA &				
			_				
Color	✓	~		87F0	X	bitfield	×
ColorDDAMode	✓	~		87E0	X	bitfield	
ColorDDAModeAnd	×	DDA & Alpha Blend Color ACC0 x bi DDA & Alpha Blend Color ACC8 x bi DDA & Alpha Blend Color BF08 x bi DDA Color B7F0 x bi DDA Color B7E0 x bi DDA Color ABE0 x bi DDA Color ABE8 x bi DDA Host In A990 x bi Color B7E8 x bi	bitfield	×			
ColorDDAModeOr	×	~		ABE8	X	bitfield	×
			DDA				
Command Interrupt	×		Host In	A990	X		X
Config2D	×	'	Global	B618	x	bitfield	X
ConstantColor	✓	~		87E8	x	bitfield	
			DDA				
ConstantColorDDA	×	~	Color	AFB0	x	bitfield	×
			DDA				
ContextData	×	✓	Global	8DD0	X	bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
ContextDump	×	/	Global	8DC0	x	bitfield	~
ContextRestore	×	/	Global	8DC8	X	bitfield	/
Continue	×	~	Raster-	8058	X	Integer	~
			izer				
ContinueNewDom	×	/	Raster-	8048	X	Integer	✓
			izer				
ContinueNewLine	×	✓	Raster-	8040	X	Integer	✓
			izer				
ContinueNewSub	×	~	Raster-	8050	X	Integer	✓
			izer				
ControlDMAAddress	✓	•	Control	0028		integer	
			Status				
ControlDMAControl	✓	•	Control	0060		bitfield	
			Status				
ControlDMACount	✓	~	Control	0030		integer	
			Status				
Count	✓	X	Raster-	8030	X	Integer	×
			izer				
dAdx	✓	/	Color	87D0	X	fixed	×
			DDA				
dAdyDom	✓	✓	Color	87D8	X	fixed	
			DDA				
dBdx	✓	✓	Color	87B8	X	fixed	×
			DDA				
dBdyDom	✓	~	Color	87C0	X	fixed	×
			DDA				
DeltaFormatControl	/	/	Delta	9350	X	bitfield	X
DeltaFormatControlAnd	×	/	Delta	AB20	X	bitfield	X
DeltaFormatControlOr	×	~	Delta	AB28	X	bitfield	X
DeltaMode	~	~	Delta	9300	X	bitfield	X
DeltaModeAnd	X	/	Delta	AAD0	X	bitfield	X
DeltaModeOr	×	'	Delta	AAD8	X	bitfield	X
<u>Depth</u>	~	/	Depth	89A8	X	integer	✓ ×
DepthMode	~	~	Depth	89A0	X	bitfield	X
DepthModeAnd	×	~	Depth	AC70	X	bitfield	X
DepthModeOr	×	'	Depth	AC78	X	bitfield	X
dFdx	~	'	Fog	86A8	x	fixed	X
dFdyDom	~	/	Fog	86B0	X	fixed	X
dGdx	✓	✓	Color	87A0	x	fixed	×
			DDA				
dGdyDom	~	✓	Color	87A8	x	fixed	×
			DDA				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
DisplayData			Video	3068		bitfield	
• •			Control				
DitherMode	~	/	Dither	8818	X	bitfield	X
DitherModeAnd	X	/	Dither	ACD0	X	bitfield	×
DitherModeOr	X	/	Dither	ACD8	X	bitfield	×
dKdBdx	~	/	Texture	8D38	X	fixed	×
dKdBdyDom	~	/	Texture	8D40	X	fixed	X
dKdGdx	v	/	Texture	8D20	X	fixed	X
dKdGdyDom	~	/	Texture	8D28	X	fixed	X
dKdRdx	~	/	Texture	8D08	X	fixed	X
dKdRdyDom	v	~	Texture	8D10	X	fixed	X
dKsBdx	~	/	Texture	8CB8	X	fixed	X
dKsBdyDom	~	/	Texture	8CC0	X	fixed	X
dKsdx	v	~	Texture	86D0	X	fixed	×
dKsdyDom	v	~	Texture	86D8	X	fixed	×
dKsGdx	v	~	Texture	8CA0	X	fixed	×
dKsGdyDom	~	/	Texture	8CA8	X	fixed	×
dKsRdx	~	/	Texture	8C88	X	fixed	×
dKsRdyDom	v	~	Texture	8C90	X	fixed	X
DMAAddr	X	~	Host In	A980	X	integer	×
DMAContinue	X	/	Host In	A9F8	X	integer	/
DMACount	X	/	Host In	A988	X	integer	X
DMAFeedback	X	/	Host In	AA10	X	integer	X
DMAMemoryControl	~	/	Host In	B780	X	bitfield	X
DMAOutput Address	X	~	Host In	A9E0	X	integer	×
DMAOutputCount	X	/	Host In	A9E8	X	integer	×
DMARectangle Read	X	/	Host In	A9A8	X	bitfield	X
DMARectangleRead LinePitch	~	/	Host In	A9B8	X	integer	×
DMARectangleRead Target	~	/	Host In	A9C0	X	bitfield	X
DMARectangleReadAddress	v	/	Host In	A9B0	X	integer	X
DMARectangleWrite	X	/	Host In	A9C8	X	bitfield	X
DMARectangleWrite Address	~	'	Host In	A9D0	x	integer	X
DMARectangleWriteLinePitch	~	/	Host In	A9D8	x	integer	X
DownloadGlyphWidth	~	~	2D Set	B658	x	integer	X
			Up				
DownloadTarget	~	~	2D Set	B650	x		~
			Up				
dQ1dx	~	'	Texture	8438	x	fixed	X
			coord				
dQ1dyDom	~	/	Texture	8440	X	fixed	×
			coord				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
dQdx	~	~	Texture	83C0	x	fixed	×
			coord				
DQdy	~	/	Texture	83E8	x	fixed	×
			coord				
dQdyDom	~	/	Texture	83C8	X		×
			coord				
DrawLine0	X	/	Delta	9318	X	fixed	~
DrawLine1	X	/	Delta	9320	X	fixed	✓
DrawLine2D01	X	~	Delta	9778	X	bitfield	✓
DrawLine2D10	×	~	Delta	9768	X	bitfield	✓
DrawPoint	×	/	Delta	9330	X	bitfield	✓
DrawTriangle	×	/	Delta	9308	X	bitfield	~
dRdx	~	/	Color	8788	X	fixed	X
			DDA				
dRdyDom	✓	/	Color	8790	X	fixed	X
			DDA				
			Delta				
dS1dx	'	/	Texture	8408	X	fixed	×
			coord				
dS1dyDom	~	~	Texture	8410	X	fixed	X
			coord				
dSdx	~	~	Texture	8390	X	fixed	X
			coord				
dSdy	V	~	Texture	83D8	x	fixed	X
•			coord				
dSdyDom	V	~	Texture	8398	x	fixed	X
·			coord				
dT1dx	'	/	Texture	8420	X	fixed	×
			coord				
dT1dyDom	'	~	Texture	8428	X	fixed	X
			coord				
dTdx	'	/	Texture	83A8	X	fixed	X
			coord				
dTdy	'	/	Texture	83E0	X	fixed	X
			coord				
dTdyDom	~	/	Texture	83B0	x	fixed	X
			coord				
dXDom	~	X	Raster-	8008	x	fixed	X
			izer				
dXSub	'	X	Raster-	8018	x	fixed	X
			izer				
dY	~	X	Raster-	8028	X	fixed	X
			izer				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
dZdxL	~	•	Depth &	89C8	x	fixed	×
dZdxU	~	'	Fog Depth &	8000	X	fixed	X
uzuxo			Fog	0700	Λ	lixcu	^
dZdyDomL	·	/	Depth &	89D8	X	bitfield	×
and and an			Fog	0,20	A .	Sittleia	
dZdyDomU	/	/	Depth &	89D0	X	fixed	X
,			Fog				
EndOfFeedback	/	/	Host	8FF8	x	unused	×
			Out				
ErrorFlags			Control	0038		bitfield	
_			Status				
FastClearDepth	✓	/	Depth	89E0	X	integer	×
FBBlockColor	✓	X	FB Read	8AC8	X	integer	×
FBBlockColor[03]	✓	/	FB Write	B060	X	integer	X
FBBlockColorBack	~	/	FB Write	B0A0	X	integer	X
FBBlockColorBack[03]	~	/	FB Write	B080	X	integer	X
FBColor	1	X	FB Write	8A98	X	n/a	X
FBDestReadBufferAddr[03]	/	'	FB Read	AE80	X	integer	X
FBDestReadBufferOffset[03]	/	'	FB Read	AEA0	X	integer	X
FBDestReadBufferWidth[03]	/	'	FB Read	AEC0	X	integer	X
FBDestReadEnables	/	'	FB Read	AEE8	X	bitfield	X
FBDestReadEnablesAnd	X	/	FB Read	AD20	X	bitfield	X
FBDestReadEnablesOr	X	/	FB Read	AD28	X	bitfield	X
FBDestReadMode	✓	/	FB Read	AEE0	X	bitfield	X
FBDestReadModeAnd	X	/	FB Read	AC90	X	bitfield	X
FBDestReadModeOr	X	/	FB Read	AC98	X	bitfield	X
FBHardwareWriteMask	v	/	FB Write	8AC0	X	mask	X
FBSoftwareWriteMask	✓	~	Logic	8820	X	integer	×
			Ops				
FBSourceReadBufferAddr	/	/		AF08	X	integer	X
FBSourceReadBufferOffset	/	/	FB Read		X	integer	X
FBSourceReadBufferWidth	/	'	FB Read		X	integer	X
FBSourceReadMode	~	'	FB Read		X	bitfield	X
FBSourceReadModeAnd	X	'	FB Read		X	bitfield	X
FBSourceReadModeOr	X	'	FB Read		X	bitfield	X
FBWriteBufferAddr[03]	/	'	FB Write		X	integer	X
FBWriteBufferOffset[03]	/	'	FB Write		X	integer	X
FBWriteBufferWidth[03]	/	'	FB Write		X	integer	X
FBWriteMode	~	'	FB Write		X	bitfield	
FBWriteModeAnd	X	'	FB Write		X	bitfield	X
FBWriteModeOr	X	/	FB Write	ACF8	X	bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
FeedbackX		~	Host Out	8F88	x	integer	×
FeedbackY		~	Host Out	8F90	X	integer	×
FifoControl	~	~	Video Control	3078		bitfield	
FIFODiscon	~	~	Control Status	0068		bitfield	
FillBackgroundColor	×	~	2D Set Up	8330	X	integer	×
FillConfig2D0	×	~	2D Set Up	8338	X	bitfield	×
FillConfig2D1	×	~	2D Set	8360	X	bitfield	
FillFBDestReadBufferAddr0	×	~	2D Set Up	8310	X	integer	×
FillFBSourceReadBufferAddr	×	~	2D Set Up	8308	X	integer	×
FillFBSourceReadBufferOffset	×	~	2D Set Up	8340	X	integer	×
FillFBWriteBufferAddr0	×	~	2D Set Up	8300	X	integer	×
FillForegroundColor0	×	~	2D Set Up	8328	X	integer	×
FillForegroundColor1	×	~	2D Set Up	8358	X	integer	×
FillGlyphPosition	×	~	2D Set Up	8368	X	integer	×
FillRectanglePosition	×	~	2D Set Up	8348	X	integer	×
FillRender2D	×	~	2D Set Up	8350	X	bitfield	×
FillScissorMaxXY	×	~	2D Set Up	8320	x	fixed	×
FillScissorMinXY	×	~	2D Set Up	8318	X	fixed	×
FilterMode	~	~	Host Out	8C00	X	bitfield	×
FilterModeAnd	×	~	Host Out	AD00	X	bitfield	×
FilterModeOr	×	~	Host Out	AD08	X	bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
FlushSpan	×	~	Raster- izer	8060	x	tag	~
FlushWriteCombining	×	~	Host In	8910	X	integer	×
FogColor	<i>V</i>	'	Fog	8698	X	fixed	X
FogMode	~	V	Fog	8690	X	bitfield	X
FogModeAnd	X	V	Fog	AC10	X	bitfield	X
FogModeOr	X	V	Fog	AC18	X	bitfield	X
FogTable[015]	V	V	Fog	B100	X	bitfield	X
FogTable[1631]	V	V	Fog	B180	X	bitfield	X
FogTable[3247]	·	V	Fog	B200	X	bitfield	X
FogTable[4863]	·	V	Fog	B280	X	bitfield	X
ForegroundColor	V	V	Logic	B0C0	X	integer	X
0			Ops			8	
FStart	V	/	Fog	86A0	x	fixed	×
GIDMode	V	/	LB Read	B538	x	bitfield	×
GIDModeAnd	×	~	LB Read	B5B0	x	bitfield	×
GIDModeOr	×	/	LB Read	B5B8	x	bitfield	×
GlyphData	×	'	2D Set Up	B660	x	integer	×
GlyphPosition	~	'	2D Set	B608	X	integer	×
GPOutDMAAddress	~	×	Control Status	0080		integer	
GStart	~	~	Color DDA	8798	X	fixed	X
HbEnd	~	~	Video Control	3020		integer	
HeadPhysicalPage Allocation[03]	~	~	Texture Read	B480	X	integer	×
HgEnd	~	~	Video Control	3018		integer	
HostInDMAAddress	~	X	Host In	8938	X	integer	×
HostInID	✓	~	Host In	8900	x		X
HostInState	~	/	Host In	8918	x	integer	X
HostInState2	~	/	Host In	8940	x	integer	X
HostTextureAddress	~	×	Control Status	0100		integer	
HsEnd	~	~	Video Control	3030		integer	
HsStart	~	~	Video Control	3028		integer	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
HTotal	/	'	Video	3010		integer	
			Control				
IndexBaseAddress	/	/	Host In	B700	x	integer	×
IndexedDoubleVertex	X	/	Host In	B7B0	x	integer	X
IndexedLineList	X	~	Host In	B728	x	integer	×
IndexedLineStrip	X	~	Host In	B730	X	integer	×
IndexedPointList	X	/	Host In	B738	x	integer	×
IndexedPolygon	X	/	Host In	B740	x	integer	X
IndexedTriangleFan	X	/	Host In	B718	x	integer	×
IndexedTriangleList	X	/	Host In	B710	x	integer	×
IndexedTriangleStrip	X	/	Host In	B720	x	integer	X
IndexedVertex	X	/	Host In	B7A8	X	integer	X
InFIFOSpace	/	X	Control	0018		integer	
			Status				
IntEnable	/	/	Control	0008		bitfield	
			Status				
InterruptLine	/	/	Video	3060		integer	
			Control				
IntFlags	✓	✓	Control	0010		bitfield	
			Status				
InvalidateCache	X	✓	Texture	B358	x	bitfield	~
			Read				
KdBStart	/	'	Texture	8D30	X	fixed	X
KdGStart	/	'	Texture	8D18	X	fixed	X
KdRStart	/	'	Texture	8D00	X	fixed	X
KdStart	/	/	Texture	86E0	X	fixed	X
KsBStart	✓	✓	Texture	8CB0	X	fixed	×
			Applicati				
			on				
KsGStart	~	✓	Texture	8C98	X	fixed	×
			Applicati				
			on				
KsRStart	~	✓	Texture	8C80	X	fixed	×
			Applicati				
			on				
KsStart	'	'	Texture	86C8	X	fixed	X
LBClearDataL	'	'	LB Read	B550	X	integer	X
LBClearDataU	'	'	LB Read	B558	X	integer	X
LBDepth	X	•	LB	88B0	X	integer	×
			Read/H				
			ost Out				
LBDestReadBufferAddr	'	'	LB Read	B510	X	integer	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
LBDestReadBufferOffset	✓ V	~		B518	x	integer	Illana
LBDestReadEnables	·	'	LB Read		X	bitfield	×
LBDestReadEnables And	×	~	LB Read		X	bitfield	×
LBDestReadEnables Or	×	~	LB Read		X	bitfield	×
LBDestReadMode	~	'	LB Read		X	integer	×
LBDestReadModeAnd	×	'	LB Read		X	bitfield	×
LBDestReadModeOr	×	~	LB Read		X	bitfield	X
LBReadFormat	~	'	LB Read		X	bitfield	X
LBSourceReadBufferAddr	'	'	LB Read		X	integer	X
LBSourceReadBufferOffset	·	'	LB Read		X	bitfield	×
LBSourceReadMode	·	~	LB Read		X	integer	X
LBSourceReadMode And	×	'	LB Read		X	bitfield	X
LBSourceReadModeOr	X	'		B5A8	X	bitfield	X
LBStencil	X	'	Host	88A8	X	bitfield	X
			Out	00110		Sittioid	
LBWriteBufferAddr	~	/	LB Write	B540	X	integer	X
LBWriteBufferOffset	V	/	LB Write		X	integer	X
LBWriteFormat	V	/	LB Write		X	bitfield	X
LBWriteMode	V	1	LB Write		X	bitfield	X
LBWriteModeAnd	×	/	LB Write		X	bitfield	X
LBWriteModeOr	X	1	LB Write	AC88	x	bitfield	X
LineCoord0	X	1	Delta	9760	X	bitfield	X
LineCoord1	X	V	Delta	9770	X	bitfield	×
LineMode	~	/	Delta	94A8	X	bitfield	X
LineModeAnd	×	/	Delta	AAF0	X	bitfield	×
LineModeOr	×	/	Delta	AAF8	X	bitfield	×
LineStippleMode	✓	/	Stipple	81A8	X	Bitfield	
LineStippleModeAnd	X	/	Stipple	ABC0	X	bitfield	X
LineStippleModeOr	×	/	Stipple	ABC8	X	bitfield	×
LineWidth	~	/	Delta	94B0	X	integer	X
LineWidthOffset	~	/	Delta	94B8	X	integer	×
LoadLineStippleCounters	~	/	Stipple	81B0	X	Bitfield	✓
LocalMemCaps	~	/	Memory	1018		Bitfield	
			Control				
LocalMemControl	~	✓	Memory	1028		Bitfield	
			Control				
LocalMemPowerDown	~	'	Memory	1038		Bitfield	
			Control				
LocalMemRefresh	~	'	Memory	1030		Bitfield	
			Control				
LocalMemTiming	✓	✓	Memory	1020		Bitfield	
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
LOD	~	'	Texture	83D0	x	fixed	×
			Index				
LOD1	✓	✓	Texture	8448	X	fixed	×
			Index				
LodRange0	✓	~	Texture	B348	X	bitfield	×
			Index				
LodRange1	✓	'	Texture	B350	X	fixed	×
			Index				
LogicalOpMode	~	~	Logic	8828	X	bitfield	X
			Op				
LogicalOpModeAnd	×	~	Logic	ACE0	X	bitfield	×
			Ор				
LogicalOpModeOr	X	~	Logic	ACE8	X	bitfield	×
			Ор				
LogicalTexturePage	~	X	Control	0118		integer	
			Status				
LogicalTexturePage TableAddr	✓	'	Texture	B4D0	X	integer	X
			Read				
LogicalTexturePage TableLength	✓	✓	Texture	B4D8	X	integer	×
			Read				
LUT[015]	~	/	LUT	8E80	X	bitfield	X
LUTAddress	✓	/	Texture	84D0	X	integer	×
			Read				
LUTData	~	/	LUT	84C8	X	integer	X
LUTIndex	~	/	LUT	84C0	X	integer	X
LUTMode	'	/	LUT	B378	X	bitfield	X
LUTModeAnd	X	/	LUT	AD70	X	bitfield	X
LUTModeOr	X	/	LUT	AD78	X	bitfield	X
LUTTransfer	✓	✓	Texture	84D8	X	bitfield	×
			Read				
MaxHitRegion	×	✓	Host	8C30	X	bitfield	~
			Out				
MaxRegion	✓	✓	Host	8C18	X	bitfield	
			Out				
MemBypassWriteMask	✓	✓	Memory	1008		Integer	
			Control				
MemCounter	/	X	Memory	1000		Integer	
			Control				
MemScratch	v	/	Memory	1010		Integer	
			Control				
MinHitRegion	X	/	Host	8C28	x	bitfield	~
			Out				

MinRegion ✓ ✓ Host Out Out x bitfield X MiscControl ✓ V deo Control Out 3088 Control Octrol Bitfield X OutPutFIFOWords ✓ X Control Status 0020 Status integer ✓ Packed4Pixels X ✓ 2D Set Up B638 Set	Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
MiscControl	MinRegion		/		8C10		bitfield	
Control Con					0010		Sittiera	
OutPutFIFOWords ✓ X Control Status 0020 Status integer ✓ Packed16Pixels X ✓ 2D Set Up B638 Status X integer ✓ Packed8Pixels X ✓ 2D Set Up B630 Status X integer ✓ PCIAbortAddress ✓ X Control Opon Status Mo98 Status integer ✓ PCIAbortStatus ✓ X Control Status 0090 Status bitfield Integer PCIPLLStatus ✓ X Control Status 00F0 Status bitfield ✓ PhysicalPageAllocationTableAddr ✓ X Control Status 00F0 Status bitfield X PickResult X ✓ Host Out 8C38 Status X bitfield ✓ PixelSize ✓ ✓ Raster-Izer 80C0 Status X bitfield ✓ PointTable[03] ✓ V Delta 9498 Status X bitfield X ProvokingVertex V V Delta 9338 Status X	MiscControl	~	/	Video	3088		Bitfield	
Packed16Pixels				Control				
Packed16Pixels X ✓ 2D Set Up B638 x integer ✓ Packed4Pixels X ✓ 2D Set Up B668 x integer ✓ Packed8Pixels X ✓ 2D Set Up B630 x integer ✓ PCIAbortAddress ✓ X Control Up 0098 integer ✓ PCIAbortStatus ✓ X Control Status 0090 bitfield ✓ PCIFeedbackCount ✓ X Control Status 0088 integer ✓ PCIPLLStatus ✓ Control Status 00F0 bitfield ✓ PhysicalPageAllocationTableAddr ✓ ✓ Texture Read B4C0 x integer X PickResult X ✓ Host Read x bitfield ✓ PixelSize ✓ ✓ Raster- Read 80C0 x bitfield ✓ PointTsize ✓ ✓ Delta 9498 <td>OutPutFIFOWords</td> <th>~</th> <td>X</td> <td>Control</td> <td>0020</td> <td></td> <td>integer</td> <td></td>	OutPutFIFOWords	~	X	Control	0020		integer	
Packed4Pixels				Status				
Packed4Pixels X ✓ 2D Set Up B668 x integer ✓ Packed8Pixels X ✓ 2D Set Up B630 x integer ✓ PCIAbortAddress ✓ X Control Status 0098 integer ✓ PCIAbortStatus ✓ X Control Status 0090 bitfield Status PCIFeedbackCount ✓ X Control Status 0088 integer ✓ PCIPLLStatus ✓ Control Status 00F0 bitfield ✓ PhysicalPageAllocationTableAddr ✓ ✓ Texture Read B4C0 x integer X PickResult X ✓ Host Out 8C38 x bitfield ✓ PixelSize ✓ ✓ Raster-izer 80C0 x Bitfield ✓ PointSize ✓ ✓ Delta 9498 x integer X ProvokingVertex ✓ V Delta 9338 x bitfield X ProvokingVertex Mask <th< td=""><td>Packed16Pixels</td><th>×</th><td>~</td><td>2D Set</td><td>B638</td><td>X</td><td>integer</td><td>✓</td></th<>	Packed16Pixels	×	~	2D Set	B638	X	integer	✓
Packed8Pixels X V 2D Set Up PCIAbortAddress V X Control Status PCIFeedbackCount PCIPLLStatus PCIPLLStatus PhysicalPageAllocationTableAddr X V Raster- izer PointSize PointTable[03] ProvokingVertex ProvokingVertex QStart V X Control Status PX Control Status PUP A B630 X integer Status P0090 P100 P								
Packed8Pixels X ✓ 2D Set Up B630 x integer ✓ PCIAbortAddress ✓ X Control Status 0098 Status integer ✓ PCIAbortStatus ✓ X Control Status 0090 Status bitfield ✓ PCIFeedbackCount ✓ X Control Status 00F0 Status bitfield ✓ PCIPLLStatus ✓ Control Status 00F0 Status bitfield ✓ PhysicalPageAllocationTableAddr ✓ ✓ Texture Read B4C0 x integer X PickResult X ✓ Host Out 8C38 x bitfield X bitfield ✓ PixelSize ✓ ✓ Raster-izer 80C0 x bitfield X Bitfield ✓ PointTable[03] ✓ Colta 9498 x bitfield X ProvokingVertex ✓ Delta 9338 x bitfield X ProvokingVertexMask ✓ ✓ Delta 9358 x bitfield X QStart ✓ Texture Coord 8430 x bitfield X	Packed4Pixels	×	~		B668	X	integer	•
PCIAbortAddress								
PCIAbortAddress ✓ X Control Status 0098 Status integer PCIAbortStatus ✓ X Control Status 0090 Status bitfield PCIFeedbackCount ✓ X Control Status 0088 Status integer PCIPLLStatus ✓ Control Status 00F0 Status bitfield PhysicalPageAllocationTableAddr ✓ Texture Read 84C0 x integer X PickResult X ✓ Host Out 8C38 x bitfield ✓ PixelSize ✓ Raster-izer 80C0 x integer X PointTable[03] ✓ Raster-izer 8080 x integer X ProvokingVertex ✓ Delta 9338 x bitfield X ProvokingVertexMask ✓ Delta 9358 x bitfield X QStart V Texture Coord 8430 x fixed X QStart V Texture Coord 8388 x fixed X	Packed8Pixels	×	'		B630	X	integer	~
PCIAbortStatus								
PCIAbortStatus ✓ X Control Status 0090 Status bitfield PCIFeedbackCount ✓ X Control Status 0088 Status integer PCIPLLStatus ✓ ✓ Control Status 00F0 Status bitfield PhysicalPageAllocationTableAddr ✓ ✓ Texture Read B4C0 Status X bitfield ✓ PickResult X ✓ Host Out 8C38 Status X bitfield ✓ PixelSize ✓ ✓ Raster-izer 80C0 Status X Bitfield ✓ PointTable[03] ✓ ✓ Delta 9498 Status X bitfield X ProvokingVertex ✓ ✓ Delta 9338 Status X bitfield X ProvokingVertexMask ✓ ✓ Delta 9358 Status X bitfield X QStart V ✓ Texture Coord 8430 Status X bitfield X	PCIAbortAddress	•	X		0098		integer	
PCIFeedbackCount X Control Status	DOLLI G				0000		1 : 6 11	
PCIFeedbackCount V	PCIAbortStatus		X		0090		bitfield	
PCIPLLStatus PhysicalPageAllocationTableAddr PickResult PixelSize PointSize PointTable[03] ProvokingVertex QStart QStart PCIPLLStatus PCOntrol Status PACO x integer X PointSize PointSize PointTable[03] ProvokingVertex ProvokingVertex PointSize ProvokingVertex ProvokingV	DOLE II I C				0000			
PCIPLLStatus V Control Status 00F0 bitfield PhysicalPageAllocationTableAddr V Texture Read B4C0 x integer X PickResult X V Host Out 8C38 x bitfield V PixelSize V V Raster-izer 80C0 x Bitfield V PointSize V V Delta 9498 x integer X PointTable[03] V Raster-izer 8080 x bitfield X ProvokingVertex V Delta 9338 x bitfield X ProvokingVertexMask V Delta 9358 x bitfield X QStart V Texture Coord 8430 x fixed X QStart V Texture Coord 83B8 x fixed X	PCIFeedbackCount		X		0088		ınteger	
PhysicalPageAllocationTableAddr ✓ Texture Read B4C0 x x integer X PickResult X ✓ Host Out 8C38 x x bitfield ✓ PixelSize ✓ X Delta 9498 x x integer X PointSize ✓ Delta 9498 x x bitfield X PointTable[03] ✓ Raster-izer 8080 x bitfield X ProvokingVertex ✓ Delta 9338 x bitfield ✓ ProvokingVertexMask ✓ ✓ Delta 9358 x bitfield X QStart ✓ Texture 8430 x fixed X Coord X	DCIDI I Status		. 1		00E0		hitfiold	
PhysicalPageAllocationTableAddr ✓ Texture Read B4C0 x x integer X PickResult X ✓ Host Out 8C38 x x bitfield ✓ PixelSize ✓ Raster-izer 80C0 x Bitfield ✓ PointSize ✓ Delta 9498 x integer X PointTable[03] ✓ Raster-izer 8080 x bitfield X ProvokingVertex ✓ Delta 9338 x bitfield ✓ ProvokingVertexMask ✓ Delta 9358 x bitfield X Q1Start ✓ Texture Coord 8430 x fixed X QStart ✓ Texture Coord 83B8 x fixed X	1 CII LLStatus		•		001.0		bittieid	
PickResult X Host Out Host Out Read V Raster-izer PointSize PointTable[03] ProvokingVertex PointSize V Delta Delta 9498 X integer X ProvokingVertex Delta 9338 X bitfield X ProvokingVertex V Delta 9358 X bitfield X ProvokingVertexMask V Delta 9358 X bitfield X QStart V Texture Coord Read Coord X Bitfield V Texture 8430 X fixed X Coord QStart Coord X	PhysicalPage Allocation Table Addr	-	√		B4C0	v	integer	Y
PickResult X Image: Host Out Out 8C38 X bitfield Image: Without Out Out PixelSize Image: Without Out Out Out Out Out Out Out Out Out O	I hydrean agermoeanon i abiendar				Dico	A	integer	^
PixelSize PointSize PointTable[03] ProvokingVertex Polta ProvokingVertexMask Q1Start PixelSize PixelSize PountTable[04] Polta Poleta	PickResult	×	/		8C38	x	bitfield	/
PixelSize ✓ Rasterizer 80C0 x Bitfield ✓ PointSize ✓ Delta 9498 x integer X PointTable[03] ✓ Rasterizer 8080 x bitfield X ProvokingVertex ✓ Delta 9338 x bitfield ✓ ProvokingVertexMask ✓ Delta 9358 x bitfield X Q1Start ✓ Texture 8430 x fixed X QStart ✓ Texture 83B8 x fixed X						_		
PointSize ✓ ✓ Delta 9498 x integer X PointTable[03] ✓ Raster-izer 8080 x bitfield X ProvokingVertex ✓ Delta 9338 x bitfield ✓ ProvokingVertexMask ✓ Delta 9358 x bitfield X Q1Start ✓ Texture 8430 x fixed X QStart ✓ Texture 83B8 x fixed X	PixelSize	~	/		80C0	x	Bitfield	/
PointTable[03] ✓ Rasterizer 8080 x bitfield X ProvokingVertex ✓ Delta 9338 x bitfield ✓ ProvokingVertexMask ✓ Delta 9358 x bitfield X Q1Start ✓ Texture Coord 8430 x fixed X QStart ✓ Texture Coord 83B8 x fixed X				izer				
ProvokingVertex V Delta 9338 x bitfield V ProvokingVertexMask V Delta 9358 x bitfield X Q1Start V Texture Coord QStart V Texture Coord R3B8 x fixed X Coord	PointSize	~	/	Delta	9498	X	integer	X
ProvokingVertex V Delta 9338 x bitfield V ProvokingVertexMask V Delta 9358 x bitfield X Q1Start V Texture Coord 8430 x fixed X QStart V Texture Coord 83B8 x fixed X	PointTable[03]	~	/	Raster-	8080	X	bitfield	×
ProvokingVertexMask V Delta 9358 x bitfield X Q1Start V Texture Coord 8430 x fixed X QStart V Texture Coord 83B8 x fixed X				izer				
Q1Start V Texture Coord Coord X QStart V Texture R430 x fixed X Coord Coord X	ProvokingVertex	'	/	Delta	9338	X	bitfield	✓
Coord Coord Start Texture Coord Coord X	9	'	'		9358	X		X
QStart Texture R3B8 x fixed X	Q1Start	~	'		8430	X	fixed	×
Coord								
	QStart	~	'		83B8	X	fixed	×
in 4		-			00 1 5		D: 2 ::	
	RasterizerMode	•	•	Raster-	80A0	X	Bitfield	×
izer izer	D				ADAO		1:40 11	
RasterizerModeAnd X Raster- ABA0 x bitfield X	KasterizerModeAnd	×			ABA0	X	bittield	X
particular de la company de la	Parasis Mada Os				ADAO		1.:40:11	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
RasterizerModeOr X Raster- ABA8 x bitfield X	KasterizerModeOr	×	•		ABA8	X	Dittield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
RDIndexControl	V	'	RAMDA	4038		Integer	
			С				
			Control				
RDIndexedData	✓	✓	RAMDA	4030		Integer	
			С				
			Control				
RDIndexHigh	~	✓	RAMDA	4028		Integer	
			С				
			Control				
RDIndexLow	~	~	RAMDA	4020		Integer	
			С				
			Control				
RDPaletteData	~	~	RAMDA	4008		Integer	
			С				
			Control				
RDPaletteReadAddress	~	~	RAMDA	4018		Integer	
			С				
			Control				
RDPaletteWriteAddress	~	~	RAMDA	4000		Integer	
			C				
			Control				
RDPixelMask	~	~	RAMDA	4010		Integer	
			C				
D			Control	0.450		g .	
RectangleHeight	✓	/	Delta	94E0	X	float	X
RectanglePosition	~	~	2D Set	B600	X	integer	×
D			Up	4400		T .	
RemoteMemControl	✓	•	Memory	1100		Integer	
D 1		,	Control	0020		D: C 11	
Render	X	•	Raster-	8038	X	Bitfield	~
Render2D	V	/	izer 2D Set	B640	37	bitfield	V
Kenuer2D	×			D040	X	Dittiela	X
Render2DGlyph	X	'	Up 2D Set	B648	v	bitfield	X
Kenderz Dory pii	^		Up Set	040	X	DITTICIU	^
RenderPatchOffset	/	'	2D Set	B610	X	bitfield	X
Rendell attitotisti			Up	1010	A	Ditticia	^
RepeatLine	X	'	Delta	9328	X	tag	/
RepeatTriangle	X	~	Delta	9310	X	tag	'
ResetPickResult	X	~	Host	8C20	X	tag	·
			Out	5525	1	B	
ResetStatus			Control	0000		integer	
			Status				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
RetainedRender	/	/	Host In	B7A0	X	bitfield	'
RLCount	×	~	2D Set Up	B678	x	integer	×
RLData	~	~	2D Set Up	B670	x	integer	×
RLEMask	~	~	Host Out	8C48	x	bitfield	×
RouterMode	V	'	Router	8840	X	bitfield	×
RStart	~	~	Color DDA	8780	X	fixed	×
S1Start	~	~	Texture Coord	8400	X	fixed	×
SaveLineStippleCounters	×	/	Stipple	81C0	x	tag	~
ScissorMaxXY	~	/	Scissor	8190	x	Bitfield	×
ScissorMinXY	v	/	Scissor	8188	X	Bitfield	X
ScissorMode	V	/	Scissor	8180	X	Bitfield	X
ScissorModeAnd	×	/	Scissor	ABB0	X	bitfield	X
ScissorModeOr	×	/	Scissor	ABB8	X	bitfield	X
ScreenBase	~	~	Video Control	3000		integer	
ScreenBaseRight	~	~	Video Control	3080		Integer	
ScreenSize	V	/	Scissor	8198	X	Bitfield	
ScreenStride	~	~	Video Control	3008		Integer	
Security	~	/	Host In	8908	X	bitfield	×
SetLogicalTexturePage	~	~	Texture Read	B360	X	bitfield	×
SizeOfFramebuffer	~	•	LB Read, FB Read, FB Write		X	integer	X
SStart	~	~	Texture Coord	8388	X	fixed	×
StartXDom	~	×	Raster- izer	8000	X	fixed	×
StartXSub	~	×	Raster- izer	8010	X	fixed	×
StartY	×	×	Raster- izer	8020	X	fixed	×
StatisticMode	~	~	Host Out	8C08	X	bitfield	×
StatisticModeAnd	×	~	Host Out	AD10	X	bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
StatisticModeOr	×	~	Host	AD18	x	bitfield	×
			Out				
Stencil	✓	/	Stencil	8998	X	bitfield	✓ ×
StencilData	✓	/	Stencil	8990	X	bitfield	
StencilDataAnd	X	/	Stencil	B3E0	X	bitfield	X
StencilDataOr	X	'	Stencil	B3E8	X	bitfield	X
StencilMode	✓	'	Stencil	8988	X	bitfield	X
StencilModeAnd	X	/	Stencil	AC60	X	bitfield	X
StencilModeOr	X	/	Stencil	AC68	X	bitfield	X
StripeOffsetY	~	•	Raster-	80C8	X	fixed	×
SuspendUntilFrameBlank	· ·	/	izer Framebu	9679		bitfield	/
Suspend Cham Tame Diank	×		ffer	8C/8	X	bittieid	
			Write				
Sync	X	~	Host	8C40	X	bitfield	~
Sylic			Out	0010	21	Bittieia	
T1Start	~	~	Texture	8418	X	fixed	×
			coord				
TailPhysicalPage Allocation[03]	~	/	Texture	B4A0	x	integer	X
, and a second control			Read				
TexDMAAddress	/	X	Control	0120		integer	
			Status				
TexFIFOSpace	~	X	Control	0128		integer	
•			Status				
TextRender2DGlyph0	X	/	Raster-	8708	x	bitfield	/
<u> </u>			izer				
TextRender2DGlyph1	X	/	Raster-	8718	x	bitfield	✓
			izer				
TextRender2DGlyph2	×	✓	Raster-	8728	x	bitfield	~
			izer				
TextRender2DGlyph3	×	✓	Raster-	8738	X	bitfield	~
			izer				
TextRender2DGlyph4	×	✓	Raster-	8748	X	bitfield	✓
			izer				
TextRender2DGlyph5	×	~	Raster-	8758	X	bitfield	~
			izer				
TextRender2DGlyph6	×	~	Raster-	8768	X	bitfield	~
			izer				
TextRender2DGlyph7	×	•	Raster-	8778	X	bitfield	~
			izer				
TextTGlyphAddr0	×	•	Raster-	8700	X	integer	×
			izer				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
TextTGlyphAddr1	×	~	Raster- izer	8710	x	integer	×
TextTGlyphAddr2	×	~	Raster- izer	8720	X	integer	×
TextTGlyphAddr3	×	~	Raster- izer	8730	X	integer	X
TextTGlyphAddr4	×	~	Raster-	8740	x	integer	×
TextTGlyphAddr5	×	~	Raster- izer	8750	X	integer	×
TextTGlyphAddr6	×	~	Raster- izer	8760	x	integer	×
TextTGlyphAddr7	×	'	Raster- izer	8770	X	integer	×
TextureApplication ModeAnd	X	~	Texture Applicati on	AC50	X	bitfield	×
TextureApplication ModeOr	×	~	Texture Applicati on	AC58	X	bitfield	X
TextureApplicationMode	~	~	Texture Applicati	8680	X	bitfield	X
TextureBaseAddr[16]	~	~	Texture Read	8500	X	integer	×
TextureCacheControl	~	/	Texture	8490	X	bitfield	×
TextureChromaLower0	~	~	Color DDA	84F0	X	bitfield	X
TextureChromaLower1	~	~	Texture Filter	8608	x	bitfield	×
TextureChromaUpper0	~	~	Color DDA	84E8	X	bitfield	×
TextureChromaUpper1	~	~	Texture Filter	8600	X	bitfield	×
TextureCompositeAlphaMode0	~	~	Texture Composi te	B310	X	bitfield	X
TextureCompositeAlphaMode0And	×	~	Texture Composi te	B390	х	bitfield	X
TextureCompositeAlphaMode0Or	×	~	Texture Composi te	B398	X	bitfield	×

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
TextureCompositeAlphaMode1	~	~	Texture Composi te	B320	X		X
TextureCompositeAlphaMode1And	X	~	Texture Composi te	B3B0	X	bitfield	×
TextureCompositeAlphaMode1Or	X	~	Texture Composi te	B3B8	X	bitfield	×
TextureCompositeColorMode0	~	~	Texture Composi te	B308	X	bitfield	X
TextureCompositeColorMode0And	X	'	Texture Composi te	B380	X	bitfield	×
TextureCompositeColorMode0Or	X	~	Texture Composi te	B388	X	bitfield	×
TextureCompositeColorMode1	~	~	Texture Composi te	B318	X	bitfield	×
TextureCompositeColorMode1And	X	~	Texture Composi te	B3A0	X	bitfield	×
TextureCompositeColorMode1Or	X	~	Texture Composi te	B3A8	X	bitfield	×
TextureCompositeFactor0	~	~	Texture Composi te	B328	х	bitfield	
TextureCompositeFactor1	~	~	Texture Composi te	B330	X	bitfield	×
TextureCompositeMode	~	~	Texture Composi te	B300	X	bitfield	×
TextureCoordMode	~	~	Texture coord	8380	X	bitfield	×
TextureCoordModeAnd	X	•	Texture coord	AC20	X		X
TextureCoordModeOr	×	'	Texture coord	AC28	X	bitfield	×

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
TextureData	X	/	Localbuf	88E8	X	integer	X
			fer R/W				
TextureDownloadControl	✓	I	Control	0108		bitfield	
			Status				
TextureDownloadOffset	✓	✓	Localbuf	88F0	X		X
			fer R/W				
TextureEnvColor	'	'	Texture	8688	X	bitfield	X
TextureFilterMode	~	'	Texture	84E0	X	bitfield	X
TextureFilterModeAnd	×	'	Texture	AD50	X	bitfield	X
TextureFilterModeOr	×	'	Texture	AD58	X	bitfield	X
TextureIndexMode0	✓	•	Texture	B338	X	bitfield	X
			Index				
TextureIndexMode0And	×	✓	Texture	B3C0	X	bitfield	X
			Index				
TextureIndexMode0Or	×	✓	Texture	B3C8	X	bitfield	×
			Index				
TextureIndexMode1	✓	•	Texture	B340	x	bitfield	X
			Index				
TextureIndexMode1And	×	✓	Texture	B3D0	x	bitfield	X
			Index				
TextureIndexMode1Or	×	/	Texture	B3D8	X	bitfield	X
			Index				
TextureLodBiasS	✓	/	Texture	8450	X	fixed	X
			Index				
TextureLodBiasT	✓	/	Texture	8458	X	fixed	X
			Index				
TextureLODScale	'	/	Texture	9340	X	float	X
			coord				
TextureLODScale1	V	~	Texture	9348	X	float	X
			coord				
TextureMapSize	V	~	Texture	B428	X	integer	X
-			Read				
TextureMapWidth[16]	V	/	Texture	8580	X	bitfield	X
			Read				
TextureOperation	V	X	Control	0110		integer	
-			Status				
TextureReadMode0	~	/	Texture	B400	X	bitfield	X
			Read				
TextureReadMode0And	×	/	Texture	AC30	X	bitfield	X
			Read				
TextureReadMode0Or	×	/	Texture	AC38	X	bitfield	X
			Read				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
TextureReadMode1	V	/	Texture	B408	x	bitfield	X
			Read				
TextureReadMode1And	×	/	Texture	AD40	X	bitfield	X
			Read				
TextureReadMode1Or	×	/	Texture	AD48	X	bitfield	X
			Read				
TouchLogicalPage	×	/	Texture	B370	X	bitfield	~
			Read				
TStart	~	/	Texture	83A0	X	fixed	X
			coord				
UpdateLineStippleCounters	×	/	Stipple	81B8	X	Bitfield	✓
UpdateLogicalTextureInfo	×	✓	Texture	B368	X	tag	~
			Read				
V0FloatA	✓	/	Delta	91C0	X	float	X
V0FloatB	✓	/	Delta	91B8	X	float	X
V0FloatF	~	/	Delta	91C8	X	float	X
V0FloatG	✓	~	Delta	91B0	X	float	X
V0FloatKdB	~	/	Delta	9078	X	float	X
V0FloatKdG	~	/	Delta	9070	X	float	X
V0FloatKdR	✓	~	Delta	9068	X	float	X
V0FloatKsB	~	/	Delta	9060	X	float	
V0FloatKsG	~	/	Delta	9058	X	float	X
V0FloatKsR	~	/	Delta	9050	X	float	X
V0FloatPackedColor	×	/	Delta	91F0	X	bitfield	X
V0FloatPackedDiffuse	×	/	Delta	9048	X	bitfield	X
V0FloatPackedSpecularFog	×	/	Delta	91F8	X	bitfield	X
V0FloatQ	~	/	Delta	9190	X	float	X
V0FloatQ1	~	/	Delta	9010	X	float	X
V0FloatR	~	/	Delta	91A8	X	float	X
V0FloatS	~	/	Delta	9180	X	float	X
V0FloatS1	~	/	Delta	9000	X	float	X
V0FloatT	~	/	Delta	9188	X	float	X
V0FloatT1	V	/	Delta	9008	X	float	X
V0FloatX	V	/	Delta	91D0	X	float	X
V0FloatY	V	'	Delta	91D8	x	float	X
V0FloatZ	V	'	Delta	91E0	x	float	X
V1FloatA	V	'	Delta	9240	x	float	X
V1FloatB	V	'	Delta	9238	x	float	X
V1FloatF	V	/	Delta	9248	x	float	X
V1FloatG	V	/	Delta	9230	x	float	X
V1FloatKdB	V	/	Delta	90F8	x	float	X
V1FloatKdG	~	/	Delta	90F0	X	float	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
V1FloatKdR	V	/	Delta	90E8	x	float	×
V1FloatKsB	V	/	Delta	90E0	x	float	×
V1FloatKsG	V	/	Delta	90D8	X	float	X
V1FloatKsR	~	/	Delta	90D0	X	float	X
V1FloatPackedColor	×	/	Delta	9270	X	bitfield	X
V1FloatPackedDiffuse	×	/	Delta	90C8	X	bitfield	X
V1FloatPackedSpecularFog	×	/	Delta	9278	X	bitfield	X
V1FloatQ	~	/	Delta	9210	X	float	X
V1FloatQ1	~	/	Delta	9090	X	float	X
V1FloatR	~	/	Delta	9228	X	float	X
V1FloatS	~	/	Delta	9200	X	float	X
V1FloatS1	~	/	Delta	9080	X	float	X
V1FloatT	~	/	Delta	9208	X	float	×
V1FloatT1	~	/	Delta	9088	X	float	X
V1FloatX	~	/	Delta	9250	X	float	×
V1FloatY	~	/	Delta	9258	X	float	×
V1FloatZ	~	/	Delta	9260	X	float	×
V2FloatA	✓	/	Delta	92C0	X	float	X
V2FloatB	✓	/	Delta	92B8	X	float	X
V2FloatF	✓	/	Delta	92C8	X	float	X
V2FloatG	~	/	Delta	92B0	X	float	X
V2FloatKdB	~	/	Delta	9178	X	float	X
V2FloatKdG	~	/	Delta	9170	X	float	X
V2FloatKdR	~	'	Delta	9168	X	float	X
V2FloatKsB	~	'	Delta	9160	X	float	X
V2FloatKsG	~	'	Delta	9158	X	float	X
V2FloatKsR	~	'	Delta	9150	X	float	X
V2FloatPackedColor	×	'	Delta	92F0	X	bitfield	X
<u>V2FloatPackedDiffuse</u>	X	/	Delta	9148	X	bitfield	X
V2FloatPackedSpecularFog	X	'	Delta	92F8	X	bitfield	X
V2FloatQ	~	'	Delta	9290	X	float	X
V2FloatQ1	~	'	Delta	9110	X	float	X
V2FloatR	~	'	Delta	92A8	X	float	X
V2FloatS	~	'	Delta	9280	X	float	X
V2FloatS1	~	'	Delta	9100	X	float	X
V2FloatT	~	'	Delta	9288	X	float	X
V2FloatT1	~	'	Delta	9108	X	float	X
V2FloatX	~	'	Delta	92D0	X	float	X
V2FloatY	~	'	Delta	92D8	X	float	×
V2FloatZ	~	'	Delta	92E0	x	float	×
VbEnd	•	•	Video Control	3040	x	integer	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
VClkRDacCtl	~	/	Control	0040	0	bitfield	
			Status				
Vertex0	×	/	Host In	B7B8	X	integer	X
Vertex1	×	/	Host In	B7C0	X	integer	X
Vertex2	×	✓	Host In	B7C8	X	integer	X
VertexBaseAddress	~	/	Host In	B708	X	integer	X
VertexControl	~	/	Host In	B798	X	bitfield	X
VertexData	×	/	Host In	B7E8	X	integer	X
VertexData0	×	/	Host In	B7D0	X	integer	X
VertexData1	×	/	Host In	B7D8	X	integer	X
VertexData2	×	/	Host In	B7E0	X	integer	X
VertexFormat	~	/	Host In	B790	X	integer	X
VertexLineList	×	/	Host In	B760	X	integer	X
VertexLineStrip	×	/	Host In	B768	X	integer	X
VertexPointList	×	/	Host In	B770	X	integer	×
VertexPolygon	×	/	Host In	B778	X	integer	×
VertexTagList[015]	v	/	Host In	B800	X	bitfield	X
VertexTagList[1631]	v	/	Host In	B880	X	bitfield	X
VertexTriangleFan	×	/	Host In	B750	X	integer	×
VertexTriangleList	×	/	Host In	B748	X	integer	X
VertexTriangleStrip	×	/	Host In	B758	X	integer	X
VertexValid	v	/	Host In	B788	X	integer	X
VerticalLineCount	~	X	Video	3070		integer	
			Control				
VideoControl	~	/	Video	3058		bitfield	
			Control				
VideoOverlayBase0	~	/	Video	3120		bitfield	
-			Overlay				
			Control				
VideoOverlayBase1	~	/	Video	3128		bitfield	
•			Overlay				
			Control				
VideoOverlayBase2	v	/	Video	3130		bitfield	
•			Overlay				
			Control				
VideoOverlayFieldOffset	~	/	Video	3170		bitfield	
			Overlay				
			Control				
VideoOverlayFIFO Control	~	/	Video	3110		bitfield	
			Overlay				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VideoOverlayHeight	v	'	Video	3148		integer	
			Overlay				
			Control				
VideoOverlayIndex	~	✓	Video	3118		bitfield	
			Overlay				
			Control				
VideoOverlayMode	~	~	Video	3108		bitfield	
			Overlay				
			Control				
VideoOverlayOrigin	~	•	Video	3150		bitfield	
			Overlay				
			Control				
VideoOverlayShrinkXDelta	~	•	Video	3158		bitfield	
			Overlay				
			Control				
VideoOverlayStatus	✓	✓	Video	3178		bitfield	
			Overlay				
			Control				
VideoOverlayStride	~	~	Video	3138		integer	
			Overlay				
			Control				
VideoOverlayUpdate	~	~	Video	3100		integer	
			Overlay				
			Control				
VideoOverlayWidth	~	✓	Video	3140		integer	
			Overlay				
			Control				
VideoOverlayYDelta	~	✓	Video	3168		Integer	
			Overlay				
			Control				
VideoOverlayZoomXDelta	~	/	Video	3160		integer	
			Overlay				
			Control				
VSAControl	~	/	Video	5900		bitfield	
			Stream				
			Control				
VSACurrentLine	~	X	Video	5910		integer	
			Stream				
			Control				
VSAFifoControl	~	/	Video	59B8		bitfield	
			Stream				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VSAInterruptLine	V	'	Video	5908		Integer	
_			Stream				
			Control				
VSATimeStamp0	~	X	Video	59C0		integer	
_			Stream				
			Control				
VSATimeStamp1	V	X	Video	59C8		integer	
			Stream				
			Control				
VSATimeStamp2	V	X	Video	59D0		integer	
_ 			Stream				
			Control				
VSAVBIAddress0	V	/	Video	5978		integer	
			Stream				
			Control				
VSAVBIAddress1	V	/	Video	5980		integer	
			Stream				
			Control				
VSAVBIAddress2	V	/	Video	5988		integer	
			Stream			8	
			Control				
VSAVBIAddressHost	V	/	Video	5968		integer	
			Stream			8	
			Control				
VSAVBIAddressIndex	V	X	Video	5970		integer	
			Stream				
			Control				
VSAVBIEndData	V	/	Video	59B0		integer	
			Stream			8	
			Control				
VSAVBIEndLine	V	/	Video	59A0		integer	
			Stream	0,110		Integer	
			Control				
VSAVBIStartData	V	/	Video	59A8		integer	
			Stream				
			Control				
VSAVBIStartLine	V	~	Video	5998		integer	
 			Stream				
			Control				
VSAVBIStride	V	~	Video	5990		integer	
			Stream	3,,,,		magar	
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VSAVideoAddress0	~	'	Video	5928		integer	
			Stream				
			Control				
VSAVideoAddress1	~	/	Video	5930		integer	
			Stream				
			Control				
VSAVideoAddress2	✓	✓	Video	5938		integer	
			Stream				
			Control				
VSAVideoAddressHost	~	✓	Video	5918		integer	
			Stream				
			Control				
VSAVideoAddressIndex	~	/	Video	5920		integer	
			Stream				
			Control				
VSAVideoEndData	✓	✓	Video	5960		integer	
			Stream				
			Control				
VSAVideoEndLine	~	/	Video	5950		integer	
			Stream				
			Control				
VSAVideoStartData	'	/	Video	5958		integer	
			Stream				
			Control				
VSAVideoStartLine	~	/	Video	5948		integer	
			Stream				
			Control				
VSAVideoStride	~	/	Video	5940		integer	
			Stream				
			Control				
VSBControl	~	/	Video	5A00		bitfield	
			Stream				
			Control				
VSBCurrentLine	~	/	Video	5A10		integer	
			Stream				
			Control				
VSBFifoControl	~	/	Video	5AB8		bitfield	
			Stream				
			Control				
VSBInterruptLine	v	'	Video	5A08		integer	
*			Stream				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VSBVBIAddress0	V	~	Video	5A78		integer	
			Stream				
			Control				
VSBVBIAddress1	V	/	Video	5A80		integer	
			Stream				
			Control				
VSBVBIAddress2	✓	✓	Video	5A88		integer	
			Stream				
			Control				
VSBVBIAddressHost	✓	✓	Video	5A68		integer	
			Stream				
			Control				
VSBVBIAddressIndex	~	X	Video	5A70	0x2	integer	
			Stream				
			Control				
VSBVBIEndData	✓	✓	Video	5AB0		integer	
			Stream				
			Control				
VSBVBIEndLine	~	/	Video	5AA0		integer	
			Stream				
			Control				
VSBVBIStartData	~	/	Video	5AA8		integer	
			Stream				
			Control				
VSBVBIStartLine	V	/	Video	5A98		integer	
			Stream				
			Control				
VSBVBIStride	V	/	Video	5A90		integer	
			Stream				
			Control				
VSBVideoAddress0	V	/	Video	5A28		integer	
			Stream				
			Control				
VSBVideoAddress1	V	/	Video	5A30		integer	
			Stream				
			Control				
VSBVideoAddress2	V	/	Video	5A38		integer	
			Stream				
			Control				
VSBVideoAddressHost	~	/	Video	5A18		integer	
		-	Stream			0	
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VSBVideoAddressIndex	~	X	Video	5A20		integer	
			Stream				
			Control				
VSBVideoEndData	✓	✓	Video	5A60		integer	
			Stream				
			Control				
VSBVideoEndLine	~	~	Video	5A50		integer	
			Stream				
			Control				
VSBVideoStartData	✓	~	Video	5A58		integer	
			Stream				
			Control				
VSBVideoStartLine	✓	~	Video	5A48		integer	
			Stream				
			Control				
VSBVideoStride	✓	~	Video	5A40		integer	
			Stream				
			Control				
VSConfiguration	V	~	Video	5800		bitfield	
_			Stream				
			Control				
VSDMACommandBase	V	~	Video	5AC8		integer	
			Stream				
			Control				
VSDMACommandCount	V	~	Video	5AD0		integer	
			Stream				
			Control				
VSDMAMode	V	~	Video	5AC0		bitfield	
			Stream				
			Control				
VsEnd	V	~	Video	3050		integer	
			Control				
VSSerialBusControl	~	I	Video	5810		bitfield	
			Stream				
			Control				
VsStart	V	/	Video	3048		integer	
			Control				
VSStatus	V	X	Video	5808		bitfield	
			Stream				
			Control				
VTGAddress	V	/	FB Write	B0B0	X	integer	~
VTGData	V	/	FB Write	 	x	integer	V

Name		Write		Offset	Reset	Format	Com-
	back	_	Name		Value		mand
VTotal	✓	~	Video	3038		integer	
			Control				
WaitForCompletion	×	✓	Raster-	80B8	X	Bitfield	✓
			izer				
Window	✓	/	Stencil	8980	X	bitfield	X
WindowAnd	×	✓	Stencil	AB80	x	bitfield	X
WindowOr	×	/	Stencil	AB88	X	bitfield	X
WindowOrigin	✓	✓	Scissor	81C8	x	Bitfield	X
XBias	✓	/	Delta	9480	X	float	X
YBias	✓	/	Delta	9488	x	float	X
YLimits	✓	✓	Raster-	80A8	x	Bitfield	X
			izer				
YUVMode	/	/	YUV	8F00	X	bitfield	X
			Unit				
ZFogBias	~	/	Fog	86B8	X	float	X
Zstart	~	/	Fog	ADD8	X	integer	X
ZStartL	V	/	Depth &	89B8	x	fixed	×
			Fog				
ZStartU	~	/	Depth	89B0	X	fixed	X

6.2 Registers Sorted by Offset

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
ResetStatus			Control Status	0000		integer	
IntEnable	'	'	Control Status	0008		bitfield	
IntFlags	~	•	Control Status	0010		bitfield	
InFIFOSpace	~	×	Control Status	0018		integer	
OutPutFIFOWords	'	×	Control Status	0020		integer	
ControlDMAAddress	'	~	Control Status	0028		integer	
ControlDMACount	'	~	Control Status	0030		integer	
ErrorFlags			Control Status	0038		bitfield	
VClkRDacCtl	'	'	Control Status	0040	0	bitfield	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
ApertureOne	~	'	Control Status	0050		bitfield	
ApertureTwo	~	~	Control Status	0058		bitfield	
ControlDMAControl	~	~	Control Status	0060		bitfield	
FIFODiscon	~	~	Control Status	0068		bitfield	
ChipConfig	~	~	Control Status	0070		bitfield	
AGPControl	~	~	Control Status	0078		bitfield	
GPOutDMAAddress	~	×	Control Status	0080		integer	
PCIFeedbackCount	~	×	Control Status	0088		integer	
PCIAbortStatus	~	×	Control Status	0090		bitfield	
PCIAbortAddress	~	×	Control Status	0098		integer	
PCIPLLStatus	~	~	Control Status	00F0		bitfield	
HostTextureAddress	~	×	Control Status	0100		integer	
TextureDownloadControl	~	×	Control Status	0108		bitfield	
TextureOperation	~	×	Control Status	0110		integer	
LogicalTexturePage	~	×	Control Status	0118		integer	
TexDMAAddress	~	×	Control Status	0120		integer	
TexFIFOSpace	~	×	Control Status	0128		integer	
ByAperture1Mode	~	~	Bypass Control	0300		Bitfield	
ByAperture1Stride	~	~	Bypass Control	0308		Integer	
ByAperture1YStart	~	~	Bypass Control	0310		Integer	
ByAperture1UStart	~	~	Bypass Control	0318		Integer	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
ByAperture1VStart	~	'	Bypass Control	0320		Integer	
ByAperture2Mode	~	~	Bypass Control	0328		Bitfield	
ByAperture2Stride	v	~	Bypass	0330		Integer	
ByAperture2YStart	~	~	Bypass	0338		Integer	
ByAperture2UStart	~	~	Control Bypass Control	0340		Integer	
ByAperture2VStart	~	~	Bypass	0348		Integer	
ByDMAReadMode	~	~	Bypass Control	0350		Bitfield	
ByDMAReadStride	~	~	Control Bypass Control	0358		Integer	
ByDMAReadYStart	~	~	Bypass Control	0360		Integer	
ByDMAReadUStart	~	~	Bypass Control	0368		Integer	
ByDMAReadVStart	~	~	Bypass Control	0370		Integer	
ByDMAReadCommandBase	~	~	Bypass Control	0378		Integer	
ByDMAReadCommandCount	~	~	Bypass Control	0380		Integer	
ByDMAWriteMode	~	~	Bypass Control	0388		Bitfield	
ByDMAWriteStride	~	~	Bypass Control	0390		Integer	
ByDMAWriteYStart	~	~	Bypass Control	0398		Integer	
ByDMAWriteUStart	~	~	Bypass Control	03A0		Integer	
ByDMAWriteVStart	~	~	Bypass Control	03A8		Integer	
ByDMAWriteCommandBase	~	~	Bypass Control	03B0		Integer	
ByDMAWriteCommandCount	~	~	Bypass Control	03B8		Integer	
MemCounter	~	×	Memory Control	1000		Integer	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
MemBypassWriteMask	~	'	Memory	1008		Integer	
			Control				
MemScratch	✓	~	Memory	1010		Integer	
			Control				
LocalMemCaps	~	~	Memory	1018		Bitfield	
			Control				
LocalMemTiming	~	~	Memory	1020		Bitfield	
			Control				
LocalMemControl	~	/	Memory	1028		Bitfield	
			Control				
LocalMemRefresh	~	/	Memory	1030		Bitfield	
			Control				
LocalMemPowerDown	~	~	Memory	1038		Bitfield	
			Control				
RemoteMemControl	✓	~	Memory	1100		Integer	
			Control				
ScreenBase	~	✓	Video	3000		integer	
			Control				
ScreenStride	✓	~	Video	3008		Integer	
			Control				
HTotal	~	~	Video	3010		integer	
			Control				
HgEnd	✓	~	Video	3018		integer	
			Control				
HbEnd	✓	~	Video	3020		integer	
			Control				
HsStart	~	'	Video	3028		integer	
			Control				
HsEnd	✓	~	Video	3030		integer	
			Control				
VTotal	✓	~	Video	3038		integer	
			Control				
VbEnd	✓	~	Video	3040	X	integer	
			Control				
VsStart	~	✓	Video	3048		integer	
			Control				
VsEnd	~	/	Video	3050		integer	
			Control				
VideoControl	~	/	Video	3058		bitfield	
			Control				
InterruptLine	~	✓	Video	3060		integer	
-			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
DisplayData			Video	3068		bitfield	
			Control				
VerticalLineCount	~	X	Video	3070		integer	
			Control				
FifoControl	~	✓	Video	3078		bitfield	
			Control				
ScreenBaseRight	~	✓	Video	3080		Integer	
			Control				
MiscControl	~	✓	Video	3088		Bitfield	
			Control				
VideoOverlayUpdate	~	✓	Video	3100		integer	
			Overlay				
			Control				
VideoOverlayMode	~	~	Video	3108		bitfield	
			Overlay				
			Control				
VideoOverlayFIFO Control	~	~	Video	3110		bitfield	
			Overlay				
			Control				
VideoOverlayIndex	~	~	Video	3118		bitfield	
			Overlay				
			Control				
VideoOverlayBase0	~	~	Video	3120		bitfield	
			Overlay				
			Control				
VideoOverlayBase1	~	~	Video	3128		bitfield	
			Overlay				
			Control				
VideoOverlayBase2	~	~	Video	3130		bitfield	
			Overlay				
			Control				
VideoOverlayStride	~	~	Video	3138		integer	
			Overlay				
			Control				
VideoOverlayWidth	✓	~	Video	3140		integer	
			Overlay				
			Control				
VideoOverlayHeight	✓	•	Video	3148		integer	
			Overlay				
			Control				
VideoOverlayOrigin	✓	~	Video	3150		bitfield	
			Overlay				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
VideoOverlayShrinkXDelta	V	'	Video	3158		bitfield	
•			Overlay				
			Control				
VideoOverlayZoomXDelta	~	/	Video	3160		integer	
			Overlay				
			Control				
VideoOverlayYDelta	✓	✓	Video	3168		Integer	
			Overlay				
			Control				
VideoOverlayFieldOffset	✓	✓	Video	3170		bitfield	
			Overlay				
			Control				
VideoOverlayStatus	~	•	Video	3178		bitfield	
			Overlay				
			Control				
RDPaletteWriteAddress	✓	~	RAMDA	4000		Integer	
			С				
			Control				
RDPaletteData	✓	~	RAMDA	4008		Integer	
			С				
			Control				
RDPixelMask	~	✓	RAMDA	4010		Integer	
			С				
			Control				
RDPaletteReadAddress	~	✓	RAMDA	4018		Integer	
			С				
			Control				
RDIndexLow	~	/	RAMDA	4020		Integer	
			С				
			Control				
RDIndexHigh	~	/	RAMDA	4028		Integer	
			С				
			Control				
RDIndexedData	'	~	RAMDA	4030		Integer	
			С				
			Control				
RDIndexControl	~	/	RAMDA	4038		Integer	
			С				
			Control				
VSConfiguration	v	/	Video	5800		bitfield	
<u>-</u> 			Stream				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
VSStatus	V	X	Video	5808		bitfield	
			Stream				
			Control				
VSSerialBusControl	~	I	Video	5810		bitfield	
			Stream				
			Control				
VSAControl	~	/	Video	5900		bitfield	
			Stream				
			Control				
VSAInterruptLine	~	/	Video	5908		Integer	
<u>-</u>			Stream				
			Control				
VSACurrentLine	V	X	Video	5910		integer	
			Stream				
			Control				
VSAVideoAddressHost	✓	/	Video	5918		integer	
		·	Stream			8	
			Control				
VSAVideoAddressIndex	/	/	Video	5920		integer	
			Stream			8	
			Control				
VSAVideoAddress0	V	~	Video	5928		integer	
Voitvideoridatesso			Stream	3720		integer	
			Control				
VSAVideoAddress1	~	~	Video	5930		integer	
VonVideoridatessi			Stream	3730		miteger	
			Control				
VSAVideoAddress2	~	~	Video	5938		integer	
V 5/1 V Ideo/Iddiess2			Stream	3730		miteger	
			Control				
VSAVideoStride	~	~	Video	5940		integer	
VSAVIdeostiide			Stream	3940		mieger	
			Control				
VSAVideoStartLine	· ·	/	Video	5948		integer	
V SA VIGEOSTATILINE		•	Stream	3940		mieger	
			Control				
VSAVideoEndLine		~	Video	5950		into	
v SA v ideol/ideliile	~	•	Video Stream	3930		integer	
VCAVIICA AD			Control	5050		:	
VSAVideoStartData	~	~	Video	5958		integer	
			Stream				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
VSAVideoEndData	V	/	Video	5960		integer	
			Stream				
			Control				
VSAVBIAddressHost	<u> </u>	~	Video	5968		integer	
			Stream				
			Control				
VSAVBIAddressIndex	~	X	Video	5970		integer	
			Stream				
			Control				
VSAVBIAddress0	V	/	Video	5978		integer	
			Stream				
			Control				
VSAVBIAddress1	V	~	Video	5980		integer	
			Stream				
			Control				
VSAVBIAddress2	~	~	Video	5988		integer	
			Stream				
			Control				
VSAVBIStride	V	/	Video	5990		integer	
			Stream				
			Control				
VSAVBIStartLine	~	~	Video	5998		integer	
			Stream				
			Control				
VSAVBIEndLine	~	/	Video	59A0		integer	
			Stream				
			Control				
VSAVBIStartData	<u> </u>	~	Video	59A8		integer	
			Stream				
			Control				
VSAVBIEndData	<u> </u>	~	Video	59B0		integer	
			Stream				
			Control				
VSAFifoControl	V	/	Video	59B8		bitfield	
			Stream				
			Control				
VSATimeStamp0	~	X	Video	59C0		integer	
_			Stream				
			Control				
VSATimeStamp1	~	X	Video	59C8		integer	
-			Stream				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VSATimeStamp2	~	X	Video	59D0		integer	
•			Stream				
			Control				
VSBControl	~	/	Video	5A00		bitfield	
			Stream				
			Control				
VSBInterruptLine	✓	/	Video	5A08		integer	
			Stream				
			Control				
VSBCurrentLine	~	/	Video	5A10		integer	
			Stream				
			Control				
VSBVideoAddressHost	V	/	Video	5A18		integer	
			Stream				
			Control				
VSBVideoAddressIndex	V	X	Video	5A20		integer	
			Stream				
			Control				
VSBVideoAddress0	~	/	Video	5A28		integer	
			Stream				
			Control				
VSBVideoAddress1	~	/	Video	5A30		integer	
			Stream				
			Control				
VSBVideoAddress2	✓	/	Video	5A38		integer	
			Stream				
			Control				
VSBVideoStride	~	/	Video	5A40		integer	
		ľ	Stream			8	
			Control				
VSBVideoStartLine	~	/	Video	5A48		integer	
		ľ	Stream			8	
			Control				
VSBVideoEndLine	~	/	Video	5A50		integer	
		-	Stream				
			Control				
VSBVideoStartData	~	~	Video	5A58		integer	
			Stream			. 0	
			Control				
VSBVideoEndData	~	~	Video	5A60		integer	
			Stream			. 0	
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
VSBVBIAddressHost	V	~	Video	5A68		integer	
			Stream				
			Control				
VSBVBIAddressIndex	✓	X	Video	5A70	0x2	integer	
			Stream				
			Control				
VSBVBIAddress0	~	~	Video	5A78		integer	
			Stream				
			Control				
VSBVBIAddress1	~	•	Video	5A80		integer	
			Stream				
			Control				
VSBVBIAddress2	V	~	Video	5A88		integer	
			Stream				
			Control				
VSBVBIStride	V	V	Video	5A90		integer	
			Stream				
			Control				
VSBVBIStartLine	V	/	Video	5A98		integer	
			Stream			8	
			Control				
VSBVBIEndLine	V	'	Video	5AA0		integer	
, se verification	•		Stream	311110		integer	
			Control				
VSBVBIStartData	~	~	Video	5AA8		integer	
Vobvbiotatibata			Stream	371710		integer	
			Control				
VSBVBIEndData	/	/	Video	5AB0		intoon	
V 3D V DIE II dData	•		Stream	3/100		integer	
			Control				
VSBFifoControl		/	Video	5AB8		bitfield	
VSBFIIoControl	~			SADo		Dittield	
			Stream Control				
NODALAN I		_		5AC0		bitfield	
VSDMAMode	✓	~	Video	SACO		Dittield	
			Stream				
MCDMAC ID			Control	T A C C			
VSDMACommandBase	~	~	Video	5AC8		integer	
			Stream				
TARREL OF THE			Control				
VSDMACommandCount	~	~	Video	5AD0		integer	
			Stream				
			Control				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
StartXDom	v	X	Raster-	8000	x	fixed	×
			izer				
dXDom	~	X	Raster-	8008	x	fixed	×
			izer				
StartXSub	~	X	Raster-	8010	X	fixed	×
			izer				
dXSub	~	X	Raster-	8018	X	fixed	×
			izer				
StartY	×	X	Raster-	8020	X	fixed	×
			izer				
dY	~	X	Raster-	8028	X	fixed	×
			izer				
Count	~	X	Raster-	8030	X	Integer	×
			izer				
Render	×	~	Raster-	8038	X	Bitfield	~
			izer				
ContinueNewLine	X	~	Raster-	8040	X	Integer	~
			izer				
ContinueNewDom	X	~	Raster-	8048	X	Integer	~
			izer				
ContinueNewSub	X	~	Raster-	8050	X	Integer	~
			izer				
Continue	×	~	Raster-	8058	X	Integer	~
			izer				
FlushSpan	×	~	Raster-	8060	X	tag	~
			izer				
BitMaskPattern	×	/	Raster-	8068	X	Integer	✓ X
			izer				
PointTable[03]	~	~	Raster-	8080	X	bitfield	×
			izer				
RasterizerMode	~	~	Raster-	80A0	X	Bitfield	×
			izer				
YLimits	✓	'	Raster-	80A8	X	Bitfield	×
			izer				
WaitForCompletion	×	'	Raster-	80B8	X	Bitfield	~
			izer				
PixelSize	✓	~	Raster-	80C0	X	Bitfield	•
			izer				
StripeOffsetY	✓	~	Raster-	80C8	X	fixed	×
			izer				
ScissorMode	/	'	Scissor	8180	X	Bitfield	X
ScissorMinXY	~	'	Scissor	8188	X	Bitfield	X
ScissorMaxXY	✓	/	Scissor	8190	X	Bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
ScreenSize	~	/	Scissor	8198	x	Bitfield	
AreaStippleMode	✓	/	Stipple	81A0	X	Bitfield	×
LineStippleMode	✓	/	Stipple	81A8	X	Bitfield	
LoadLineStippleCounters	~	/	Stipple	81B0	X	Bitfield	'
UpdateLineStippleCounters	X	'	Stipple	81B8	X	Bitfield	'
SaveLineStippleCounters	X	/	Stipple	81C0	X	tag	'
WindowOrigin	~	/	Scissor	81C8	X	Bitfield	X
AreaStipplePattern[015]	✓	/	Stipple	8200	X	Bitfield	X
AreaStipplePattern[1631]	~	/	Stipple	8280	X	Bitfield	X
FillFBWriteBufferAddr0	×	~	2D Set	8300	X	integer	×
FillFBSourceReadBufferAddr	×	~	Up 2D Set Up	8308	X	integer	X
FillFBDestReadBufferAddr0	X	~	2D Set Up	8310	X	integer	×
FillScissorMinXY	×	'	2D Set Up	8318	X	fixed	×
FillScissorMaxXY	×	•	2D Set Up	8320	X	fixed	×
FillForegroundColor0	×	•	2D Set Up	8328	X	integer	×
FillBackgroundColor	×	•	2D Set Up	8330	X	integer	×
FillConfig2D0	×	'	2D Set Up	8338	X	bitfield	×
FillFBSourceReadBufferOffset	×	•	2D Set Up	8340	X	integer	×
FillRectanglePosition	×	~	2D Set Up	8348	X	integer	×
FillRender2D	×	•	2D Set Up	8350	X	bitfield	×
FillForegroundColor1	×	~	2D Set Up	8358	X	integer	×
FillConfig2D1	×	~	2D Set Up	8360	X	bitfield	
FillGlyphPosition	×	~	2D Set Up	8368	X	integer	×
TextureCoordMode	~	~	Texture coord	8380	X	bitfield	×
SStart	~	~	Texture Coord	8388	X	fixed	×
dSdx	~	•	Texture coord	8390	X	fixed	×

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
dSdyDom	'	/	Texture	8398	X	fixed	×
			coord				
TStart	~	✓	Texture	83A0	X	fixed	×
			coord				
dTdx	~	~	Texture	83A8	X	fixed	×
			coord				
dTdyDom	~	~	Texture	83B0	X	fixed	×
			coord				
QStart	~	~	Texture	83B8	X	fixed	×
			Coord				
dQdx	~	~	Texture	83C0	X	fixed	X
			coord				
dQdyDom	~	~	Texture	83C8	X		X
			coord				
LOD	~	✓	Texture	83D0	X	fixed	×
			Index				
dSdy	✓	✓	Texture	83D8	x	fixed	×
			coord				
dTdy	✓	~	Texture	83E0	x	fixed	X
			coord				
DQdy	~	•	Texture	83E8	x	fixed	×
			coord				
S1Start	~	~	Texture	8400	x	fixed	X
			Coord				
dS1dx	~	✓	Texture	8408	X	fixed	×
			coord				
dS1dyDom	~	✓	Texture	8410	X	fixed	×
			coord				
T1Start	~	~	Texture	8418	x	fixed	X
			coord				
dT1dx	✓	✓	Texture	8420	X	fixed	×
			coord				
dT1dyDom	~	✓	Texture	8428	X	fixed	×
			coord				
Q1Start	~	~	Texture	8430	x	fixed	X
			Coord				
dQ1dx	~	✓	Texture	8438	X	fixed	×
			coord				
dQ1dyDom	~	✓	Texture	8440	X	fixed	×
			coord				
LOD1	'	/	Texture	8448	x	fixed	×
			Index				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
TextureLodBiasS	~	~	Texture Index	8450	X	fixed	×
TextureLodBiasT	~	~	Texture Index	8458	X	fixed	×
TextureCacheControl	~	/	Texture	8490	X	bitfield	X
BorderColor0	~	'	Texture filter	84A8	x	bitfield	×
LUTIndex	~	/	LUT	84C0	X	integer	×
LUTData	~	/	LUT	84C8	X	integer	X
LUTAddress	~	~	Texture Read	84D0	x	integer	×
LUTTransfer	V	~	Texture Read	84D8	x	bitfield	×
TextureFilterMode	·	~	Texture	84E0	X	bitfield	×
TextureChromaUpper0	~	~	Color DDA	84E8	X	bitfield	×
TextureChromaLower0	~	~	Color DDA	84F0	x	bitfield	×
BorderColor1	~	~	Texture filter	84F8	x	bitfield	×
TextureBaseAddr[16]	~	~	Texture Read	8500	x	integer	×
TextureMapWidth[16]	V	~	Texture Read	8580	x	bitfield	×
TextureChromaUpper1	V	~	Texture Filter	8600	x	bitfield	×
TextureChromaLower1	V	~	Texture Filter	8608	x	bitfield	×
TextureApplicationMode	~	~	Texture Applicati on	8680	X	bitfield	×
TextureEnvColor	✓	/	Texture	8688	X	bitfield	×
FogMode	V	'	Fog	8690	X	bitfield	X
FogColor	~	'	Fog	8698	X	fixed	X
FStart	~	'	Fog	86A0	x	fixed	X
dFdx	~	'	Fog	86A8	x	fixed	X
dFdyDom	~	'	Fog	86B0	X	fixed	X
ZFogBias	~	'	Fog	86B8	x	float	X
KsStart	✓	'	Texture	86C8	X	fixed	X
dKsdx	✓	'	Texture	86D0	x	fixed	X
dKsdyDom	~	'	Texture	86D8	X	fixed	X
KdStart	~	~	Texture	86E0	X	fixed	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
TextTGlyphAddr0	X	~	Raster- izer	8700	x	integer	×
TextRender2DGlyph0	X	~	Raster- izer	8708	X	bitfield	~
TextTGlyphAddr1	X	~	Raster- izer	8710	x	integer	×
TextRender2DGlyph1	X	~	Raster- izer	8718	X	bitfield	~
TextTGlyphAddr2	X	~	Raster- izer	8720	X	integer	×
TextRender2DGlyph2	X	~	Raster- izer	8728	X	bitfield	~
TextTGlyphAddr3	X	~	Raster- izer	8730	X	integer	×
TextRender2DGlyph3	X	~	Raster- izer	8738	X	bitfield	~
TextTGlyphAddr4	X	~	Raster- izer	8740	X	integer	×
TextRender2DGlyph4	X	~	Raster- izer	8748	X	bitfield	~
TextTGlyphAddr5	X	~	Raster- izer	8750	X	integer	×
TextRender2DGlyph5	X	~	Raster- izer	8758	X	bitfield	~
TextTGlyphAddr6	X	~	Raster- izer	8760	X	integer	×
TextRender2DGlyph6	X	~	Raster- izer	8768	X	bitfield	~
TextTGlyphAddr7	X	~	Raster- izer	8770	X	integer	×
TextRender2DGlyph7	×	~	Raster- izer	8778	X	bitfield	~
RStart	~	~	Color DDA	8780	X	fixed	×
dRdx	~	~	Color DDA	8788	X	fixed	×
dRdyDom	~	•	Color DDA Delta	8790	х	fixed	×
GStart	~	~	Color DDA	8798	X	fixed	X
dGdx	~	~	Color DDA	87A0	X	fixed	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
dGdyDom	~	~	Color DDA	87A8	x	fixed	×
BStart	~	~	Color DDA	87B0	X	fixed	X
dBdx	~	~	Color DDA	87B8	x	fixed	×
dBdyDom	~	~	Color DDA	87C0	x	fixed	×
AStart	~	~	Color DDA	87C8	x	fixed	×
dAdx	~	~	Color DDA	87D0	x	fixed	×
dAdyDom	~	~	Color DDA	87D8	X	fixed	
ColorDDAMode	~	~	Color DDA	87E0	X	bitfield	
ConstantColor	~	~	Color DDA	87E8	x	bitfield	
Color	~	~	Color DDA	87F0	x	bitfield	×
AlphaTestMode	~	•	Alpha Blend & Alpha Test	8800	X	bitfield	×
AntialiasMode	~	~	Alpha test	8808	X	bitfield	×
DitherMode	~	/	Dither	8818	X	bitfield	×
FBSoftwareWriteMask	~	~	Logic Ops	8820	X	integer	×
LogicalOpMode	~	~	Logic Op	8828	x	bitfield	×
RouterMode	~	/	Router	8840	X	bitfield	X
LBReadFormat	~	~	LB Read	8888	x	bitfield	X
LBStencil	×	~	Host Out	88A8	X	bitfield	×
LBDepth	×	~	LB Read/H ost Out	88B0	X	integer	X
LBWriteMode	~	/	LB Write	88C0	x	bitfield	X
LBWriteFormat	~	/	LB Write		x	bitfield	×
TextureData	×	~	Localbuf fer R/W		X	integer	×

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
TextureDownloadOffset	~	'	Localbuf	88F0	X		×
			fer R/W				
HostInID	~	'	Host In	8900	X		X
Security	~	'	Host In	8908	X	bitfield	X
FlushWriteCombining	×	'	Host In	8910	X	integer	X
HostInState	~	'	Host In	8918	X	integer	X
HostInDMAAddress	~	X	Host In	8938	x	integer	X
HostInState2	~	'	Host In	8940	X	integer	X
Window	~	/	Stencil	8980	x	bitfield	X
StencilMode	~	'	Stencil	8988	x	bitfield	X
StencilData	~	/	Stencil	8990	X	bitfield	
Stencil	✓	/	Stencil	8998	x	bitfield	✓ X
DepthMode	✓	/	Depth	89A0	X	bitfield	X
Depth	~	/	Depth	89A8	x	integer	✓ ×
ZStartU	✓	/	Depth	89B0	x	fixed	X
ZStartL	~	~	Depth &	89B8	x	fixed	×
			Fog				
dZdxU	~	/	Depth &	89C0	x	fixed	X
			Fog				
dZdxL	~	/	Depth &	89C8	X	fixed	X
			Fog				
dZdyDomU	~	/	Depth &	89D0	X	fixed	X
			Fog				
dZdyDomL	'	/	Depth &	89D8	X	bitfield	X
			Fog				
FastClearDepth	'	/	Depth	89E0	X	integer	X
FBColor	1	X	FB Write	8A98	X	n/a	X
FBWriteMode	~	/	FB Write	8AB8	X	bitfield	
FBHardwareWriteMask	V	/	FB Write		x	mask	×
FBBlockColor	V	X	FB Read	8AC8	x	integer	×
FilterMode	'	/	Host	8C00	x	bitfield	X
			Out				
StatisticMode	'	/	Host	8C08	X	bitfield	X
			Out				
MinRegion	V	/	Host	8C10	x	bitfield	X
			Out				
MaxRegion	v	/	Host	8C18	x	bitfield	
			Out				
ResetPickResult	X	'	Host	8C20	x	tag	/
			Out				
MinHitRegion	X	/	Host	8C28	x	bitfield	~
0		1	Out				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
MaxHitRegion	×	~	Host	8C30	x	bitfield	'
			Out				
PickResult	×	✓	Host	8C38	X	bitfield	~
			Out				
Sync	×	✓	Host	8C40	X	bitfield	~
			Out				
RLEMask	~	~	Host	8C48	X	bitfield	×
			Out				
SuspendUntilFrameBlank	×	~	Framebu	8C78	X	bitfield	~
			ffer				
			Write				
KsRStart	~	~	Texture	8C80	X	fixed	×
			Applicati				
			on				
dKsRdx	✓	/	Texture	8C88	X	fixed	X
dKsRdyDom	✓	/	Texture	8C90	X	fixed	X
KsGStart	~	~	Texture	8C98	X	fixed	×
			Applicati				
1F 0.1			on	0010		C 1	
dKsGdx	✓	/	Texture	8CA0	X	fixed	X
dKsGdyDom	✓	/	Texture	8CA8	X	fixed	X
KsBStart	✓	~	Texture	8CB0	X	fixed	×
			Applicati				
dKsBdx		/	On	8CB8		fixed	· · ·
dKsBdyDom	✓ ✓	V	Texture Texture	8CC0	X	fixed	X
KdRStart	<i>V</i>	V	Texture	8D00	X	fixed	X
dKdRdx	<i>V</i>	V	Texture	8D08	X	fixed	X
dKdRdyDom	· ·	~	Texture	8D10	X	fixed	×
KdGStart	· ·	V	Texture	8D18	X	fixed	X
dKdGdx	· ·	V	Texture	8D20	X	fixed	×
dKdGdyDom	· ·	V	Texture	8D28	X	fixed	X
KdBStart	· ·	~	Texture	8D30	X	fixed	×
dKdBdx	· ·	~	Texture	8D38	X	fixed	×
dKdBdyDom	<i>'</i>	'	Texture	8D40	X	fixed	×
ContextDump	X	'	Global	8DC0	X	bitfield	~
ContextRestore	×	'	Global	8DC8	X	bitfield	'
ContextData	×	/	Global	8DD0	x	bitfield	×
LUT[015]	V	V	LUT	8E80	x	bitfield	X
YUVMode	V	/	YUV	8F00	x	bitfield	X
			Unit				

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
ChromaUpper	~	/	Color	8F08	x	bitfield	×
••			DDA &				
			Alpha				
			Blend				
ChromaLower	~	~	Color	8F10	X	bitfield	×
			DDA &				
			Alpha				
			Blend				
ChromaTestMode	~	'	Color	8F18	X	bitfield	×
			DDA &				
			Alpha				
			Blend				
FeedbackX		'	Host	8F88	X	integer	×
			Out				
FeedbackY		'	Host	8F90	X	integer	×
			Out				
EndOfFeedback	~	'	Host	8FF8	X	unused	X
			Out				
V0FloatS1	'	'	Delta	9000	X	float	X
V0FloatT1	'	'	Delta	9008	X	float	X
V0FloatQ1	~	'	Delta	9010	X	float	X
V0FloatPackedDiffuse	X	'	Delta	9048	X	bitfield	X
V0FloatKsR	~	'	Delta	9050	X	float	X
V0FloatKsG	'	'	Delta	9058	X	float	X
V0FloatKsB	~	'	Delta	9060	X	float	
V0FloatKdR	'	'	Delta	9068	X	float	X
V0FloatKdG	'	'	Delta	9070	X	float	X
V0FloatKdB	'	'	Delta	9078	X	float	X
V1FloatS1	'	'	Delta	9080	X	float	X
V1FloatT1	'	'	Delta	9088	X	float	X
V1FloatQ1	~	'	Delta	9090	X	float	X
V1FloatPackedDiffuse	X	'	Delta	90C8	X	bitfield	X
V1FloatKsR	'	'	Delta	90D0	X	float	X
V1FloatKsG	'	'	Delta	90D8	X	float	X
V1FloatKsB	✓	/	Delta	90E0	X	float	X
V1FloatKdR	~	'	Delta	90E8	X	float	X
V1FloatKdG	/	/	Delta	90F0	X	float	X
V1FloatKdB	'	'	Delta	90F8	X	float	X
V2FloatS1	'	'	Delta	9100	X	float	X
V2FloatT1	'	'	Delta	9108	X	float	X
V2FloatQ1	~	'	Delta	9110	X	float	X
V2FloatPackedDiffuse	X	'	Delta	9148	X	bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
V2FloatKsR	✓ ✓	~	Delta	9150	X	float	X
V2FloatKsG	· ·	'	Delta	9158	X	float	X
V2FloatKsB	· ·	'	Delta	9160	X	float	X
V2FloatKdR	· ·	'	Delta	9168	X	float	X
V2FloatKdG	<i>'</i>	'	Delta	9170	X	float	X
V2FloatKdB	V	V	Delta	9178	X	float	X
V0FloatS	~	V	Delta	9180	X	float	X
V0FloatT	~	/	Delta	9188	X	float	X
V0FloatQ	V	V	Delta	9190	X	float	X
V0FloatR	V	V	Delta	91A8	X	float	X
V0FloatG	V	V	Delta	91B0	X	float	X
V0FloatB	V	V	Delta	91B8	X	float	X
V0FloatA	V	/	Delta	91C0	X	float	X
V0FloatF	~	V	Delta	91C8	X	float	X
V0FloatX	~	V	Delta	91D0	X	float	X
V0FloatY	~	V	Delta	91D8	X	float	X
V0FloatZ	~	/	Delta	91E0	X	float	X
V0FloatPackedColor	×	/	Delta	91F0	X	bitfield	X
V0FloatPackedSpecularFog	×	/	Delta	91F8	X	bitfield	X
V1FloatS	~	/	Delta	9200	X	float	×
V1FloatT	~	/	Delta	9208	X	float	×
V1FloatQ	~	/	Delta	9210	X	float	X
V1FloatR	~	/	Delta	9228	X	float	X
V1FloatG	~	/	Delta	9230	X	float	X
V1FloatB	~	/	Delta	9238	X	float	X
V1FloatA	✓	/	Delta	9240	X	float	X
V1FloatF	✓	/	Delta	9248	X	float	X
V1FloatX	~	/	Delta	9250	X	float	X
V1FloatY	✓	/	Delta	9258	X	float	X
V1FloatZ	~	/	Delta	9260	X	float	X
V1FloatPackedColor	×	/	Delta	9270	X	bitfield	X
V1FloatPackedSpecularFog	×	/	Delta	9278	X	bitfield	X
V2FloatS	~	/	Delta	9280	X	float	X
V2FloatT	~	/	Delta	9288	X	float	X
V2FloatQ	~	/	Delta	9290	X	float	X
V2FloatR	~	'	Delta	92A8	X	float	X
V2FloatG	✓	'	Delta	92B0	X	float	X
V2FloatB	✓	'	Delta	92B8	x	float	X
V2FloatA	~	'	Delta	92C0	X	float	X
V2FloatF	✓	'	Delta	92C8	X	float	X
V2FloatX	✓	'	Delta	92D0	X	float	X
V2FloatY	✓	~	Delta	92D8	X	float	X

Name	Read	Write	Unit	Offset	Reset	Format	Com-
	back		Name		Value		mand
V2FloatZ	✓	/	Delta	92E0	x	float	X
V2FloatPackedColor	X	/	Delta	92F0	X	bitfield	X
V2FloatPackedSpecularFog	X	/	Delta	92F8	x	bitfield	X
DeltaMode	✓	/	Delta	9300	X	bitfield	X
DrawTriangle	X	/	Delta	9308	X	bitfield	✓
RepeatTriangle	X	/	Delta	9310	X	tag	✓
DrawLine0	X	/	Delta	9318	X	fixed	✓
DrawLine1	X	/	Delta	9320	X	fixed	✓
RepeatLine	X	/	Delta	9328	X	tag	✓
DrawPoint	X	/	Delta	9330	x	bitfield	✓
ProvokingVertex	✓	/	Delta	9338	X	bitfield	✓
TextureLODScale	✓	/	Texture	9340	X	float	X
			coord				
TextureLODScale1	✓	/	Texture	9348	X	float	X
			coord				
DeltaFormatControl	✓	/	Delta	9350	X	bitfield	X
ProvokingVertexMask	✓	/	Delta	9358	X	bitfield	X
XBias	✓	/	Delta	9480	X	float	X
YBias	/	/	Delta	9488	X	float	X
PointSize	✓	/	Delta	9498	X	integer	X
AAPointSize	✓	/	Delta	94A0	x	float	X
LineMode	✓	/	Delta	94A8	X	bitfield	X
LineWidth	✓	✓	Delta	94B0	x	integer	X
LineWidthOffset	✓	/	Delta	94B8	X	integer	X
AALineWidth	✓	✓	Delta	94C0	X	float	X
RectangleHeight	✓	/	Delta	94E0	X	float	X
LineCoord0	X	✓	Delta	9760	x	bitfield	X
DrawLine2D10	X	/	Delta	9768	X	bitfield	✓
LineCoord1	X	/	Delta	9770	X	bitfield	X
DrawLine2D01	X	/	Delta	9778	X	bitfield	~
DMAAddr	X	/	Host In	A980	X	integer	X
DMACount	X	/	Host In	A988	X	integer	X
Command Interrupt	X	/	Host In	A990	X	bitfield	X
DMARectangle Read	X	/	Host In	A9A8	X	bitfield	X
DMARectangleReadAddress	✓	/	Host In	A9B0	X	integer	X
DMARectangleRead LinePitch	✓	/	Host In	A9B8	X	integer	X
DMARectangleRead Target	✓	'	Host In	A9C0	X	bitfield	X
DMARectangleWrite	X	'	Host In	A9C8	X	bitfield	X
DMARectangleWrite Address	✓	/	Host In	A9D0	x	integer	X
DMARectangleWriteLinePitch	✓	/	Host In	A9D8	X	integer	X
DMAOutput Address	X	/	Host In	A9E0	X	integer	X
DMAOutputCount	X	/	Host In	A9E8	X	integer	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
DMAContinue	X	~	Host In	A9F8		integer	✓
DMAFeedback		V	Host In	AA10	X	integer	
DeltaModeAnd	X	V	Delta	AAD0	X	integer bitfield	X
DeltaModeOr	X	V	Delta			bitfield	X
LineModeAnd	X		Delta	AAD8 AAF0	X	bitfield	X
LineModeOr	X	/			X	bitfield	X
	X	/	Delta	AAF8	X		X
DeltaFormatControlAnd DeltaFormatControlAnd	X	/	Delta	AB20	X	bitfield	X
DeltaFormatControlOr	×	/	Delta	AB28	X	bitfield	X
WindowAnd	×	/	Stencil	AB80	X	bitfield	X
WindowOr	×	/	Stencil	AB88	X	bitfield	X
RasterizerModeAnd	×	~	Raster- izer	ABA0	X	bitfield	×
RasterizerModeOr	×	~	Raster- izer	ABA8	x	bitfield	×
ScissorModeAnd	×	~	Scissor	ABB0	X	bitfield	X
ScissorModeOr	×	~	Scissor	ABB8	x	bitfield	X
LineStippleModeAnd	×	~	Stipple	ABC0	X	bitfield	X
LineStippleModeOr	×	~	Stipple	ABC8	X	bitfield	X
AreaStippleModeAnd	×	~	Stipple	ABD0	X	bitfield	X
AreaStippleModeOr	×	~	Stipple	ABD8	X	bitfield	×
ColorDDAModeAnd	×	~	Color DDA	ABE0	X	bitfield	×
ColorDDAModeOr	X	~	Color	ABE8	x	bitfield	×
AlphaTestModeAnd	×	V	DDA Alpha	ABF0	X	bitfield	×
,			Blend & Alpha Test				
AlphaTestModeOr	×	~	Alpha Blend & Alpha Test	ABF8	X	bitfield	×
AntialiasModeAnd	×	~	Alpha test	AC00	X	bitfield	×
AntialiasModeOr	×	~	Alpha test	AC08	X	bitfield	X
FogModeAnd	×	/	Fog	AC10	x	bitfield	×
FogModeOr	×	'	Fog	AC18	X	bitfield	X
TextureCoordModeAnd	×	~	Texture coord	AC20	X		×
TextureCoordModeOr	X	'	Texture coord	AC28	x	bitfield	×

Name	Read	Write		Offset	Reset	Format	Com-
	back		Name		Value		mand
TextureReadMode0And	X	•	Texture Read	AC30	X	bitfield	X
TextureReadMode0Or	×	•	Texture Read	AC38	X	bitfield	×
TextureApplication ModeAnd	×	~	Texture Applicati on	AC50	X	bitfield	X
TextureApplication ModeOr	×	'	Texture Applicati on	AC58	X	bitfield	X
StencilModeAnd	×	/	Stencil	AC60	x	bitfield	×
StencilModeOr	X	/	Stencil	AC68	X	bitfield	X
DepthModeAnd	X	/	Depth	AC70	X	bitfield	X
DepthModeOr	X	/	Depth	AC78	X	bitfield	X
LBWriteModeAnd	X	/	LB Write	AC80	X	bitfield	X
LBWriteModeOr	×	/	LB Write	AC88	X	bitfield	×
FBDestReadModeAnd	×	/	FB Read	AC90	X	bitfield	×
FBDestReadModeOr	X	/	FB Read	AC98	X	bitfield	X
FBSourceReadModeAnd	×	/	FB Read	ACA0	X	bitfield	×
FBSourceReadModeOr	×	/	FB Read	ACA8	X	bitfield	×
AlphaBlendColorModeAnd	×	~	Alpha blend	ACB0	X	bitfield	×
AlphaBlendColorModeOr	×	•	Alpha blend	ACB8	x	bitfield	×
ChromaTestModeAnd	×	•	Color DDA & Alpha Blend	ACC0	X	bitfield	×
ChromaTestModeOr	×	•	Color DDA & Alpha Blend	ACC8	X	bitfield	×
DitherModeAnd	X	/	Dither	ACD0	x	bitfield	×
DitherModeOr	X	V	Dither	ACD8	X	bitfield	×
LogicalOpModeAnd	×	~	Logic Op	ACE0	X	bitfield	×
LogicalOpModeOr	×	~	Logic Op	ACE8	X	bitfield	×
FBWriteModeAnd	X	/	FB Write	ACF0	x	bitfield	×
FBWriteModeOr	X	V	FB Write		x	bitfield	X
FilterModeAnd	×	~	Host Out	AD00	X	bitfield	X

x x x x x x x	\(\times \)	FB Read Alpha blend Alpha	AD08 AD10 AD18 AD20 AD28 AD30	x x x x x x x	bitfield bitfield bitfield bitfield bitfield	mand X X X X X
x x x x x	\(\bullet \)	Out Host Out Host Out FB Read FB Read Alpha blend Alpha	AD10 AD18 AD20 AD28 AD30	x x x	bitfield bitfield bitfield bitfield	X X X
X X X X	\(\times \)	Host Out Host Out FB Read FB Read Alpha blend Alpha	AD18 AD20 AD28 AD30	x x x	bitfield bitfield bitfield	×
X X X X	\(\times \)	Out Host Out FB Read FB Read Alpha blend Alpha	AD18 AD20 AD28 AD30	x x x	bitfield bitfield bitfield	×
X X X	\(\times \)	Host Out FB Read FB Read Alpha blend Alpha	AD20 AD28 AD30	x x	bitfield bitfield	X X
X X X	\(\times \)	Out FB Read FB Read Alpha blend Alpha	AD20 AD28 AD30	x x	bitfield bitfield	X X
x x x	<i>v v</i>	FB Read FB Read Alpha blend Alpha	AD28 AD30	x	bitfield	X
x x x	<i>v v</i>	FB Read Alpha blend Alpha	AD28 AD30	x	bitfield	X
×	V	Alpha blend Alpha	AD30			
×	V	blend Alpha		X	bitfield	
×		Alpha			bitticia	×
×		-				
	~		AD38	X	bitfield	×
	/	blend				
×	1 -	Texture	AD40	X	bitfield	×
X		Read				
1	'	Texture	AD48	X	bitfield	×
		Read				
X	'	Texture	AD50	X	bitfield	X
X	'	Texture	AD58	X	bitfield	X
X	'	LUT	AD70	X	bitfield	X
X	~	LUT	AD78	X	bitfield	X
'	~	Fog	ADD8	X	integer	X
'	~	FB Read	AE80	X	integer	X
'	'	FB Read	AEA0	X	integer	X
'	~	FB Read	AEC0	X	integer	X
'	'	FB Read	AEE0	X	bitfield	X
'	~	FB Read	AEE8	X	bitfield	X
'	'	FB Read	AF00	X	bitfield	X
'	/	FB Read	AF08	X	integer	X
'	/	FB Read	AF10	X	integer	X
'	'	FB Read	AF18	X	integer	X
•	•	Alpha blend	AF80	x	integer	×
~	•	Alpha blend	AF88	x	bitfield	X
~	~	Color DDA &	AF90	X	bitfield	X
		Blend	A EOO		1.40.11	
		DDA & Alpha	АРУ8	X	bittield	X
	X X V V V V V V		X V LUT X V LUT Y Fog Y FB Read V Color DDA & Alpha Blend V Color DDA & Color DDA &	X ✓ LUT AD70 X ✓ Fog ADD8 ✓ ✓ FB Read AE80 ✓ ✓ FB Read AEA0 ✓ ✓ FB Read AEC0 ✓ ✓ FB Read AEE8 ✓ ✓ FB Read AF00 ✓ ✓ FB Read AF10 ✓ ✓ FB Read AF18 ✓ ✓ FB Read AF80 blend ✓ Alpha AF88 blend ✓ Color AF90 DDA & Alpha Blend ✓ Color AF98 DDA & AF98	X ✓ LUT AD70 x X ✓ Fog ADD8 x ✓ ✓ FB Read AE80 x ✓ ✓ FB Read AEA0 x ✓ ✓ FB Read AEC0 x ✓ ✓ FB Read AEE0 x ✓ ✓ FB Read AF00 x ✓ ✓ FB Read AF08 x ✓ ✓ FB Read AF10 x ✓ ✓ FB Read AF10 x ✓ ✓ FB Read AF18 x ✓ ✓ Alpha AF80 x DDA & Alpha AF90 x DDA & AF98 x DDA & DDA & AF98 x	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
AlphaBlendColorMode	~	~	Alpha blend	AFA0	x	bitfield	×
AlphaBlendAlphaMode	~	~	Alpha blend	AFA8	x	bitfield	×
ConstantColorDDA	×	~	Color	AFB0	X	bitfield	×
FBWriteBufferAddr[03]	V	'	DDA FB Write	B000	X	integer	X
FBWriteBufferOffset[03]	<i>'</i>	'	FB Write		X	integer	X
FBWriteBufferWidth[03]	V	V	FB Write		X	integer	X
FBBlockColor[03]	V	/	FB Write		x	integer	×
FBBlockColorBack[03]	~	/	FB Write	B080	x	integer	×
FBBlockColorBack	~	/	FB Write	B0A0	X	integer	×
SizeOfFramebuffer	V	~	LB Read, FB Read, FB Write	B0A8	X	integer	×
VTGAddress	v	/	FB Write	B0B0	X	integer	'
VTGData	~	'	FB Write	B0B8	x	integer	'
ForegroundColor	~	~	Logic Ops	B0C0	x	integer	×
BackgroundColor	~	~	Logic Ops	B0C8	X	integer	×
FogTable[015]	v	/	Fog	B100	X	bitfield	×
FogTable[1631]	v	/	Fog	B180	X	bitfield	×
FogTable[3247]	V	/	Fog	B200	x	bitfield	X
FogTable[4863]	~	/	Fog	B280	X	bitfield	×
TextureCompositeMode	~	•	Texture Composi te	B300	X	bitfield	×
TextureCompositeColorMode0	V	~	Texture Composi te	B308	X	bitfield	X
TextureCompositeAlphaMode0	V	'	Texture Composi te	B310	X	bitfield	X
TextureCompositeColorMode1	V	~	Texture Composi te	B318	X	bitfield	X
TextureCompositeAlphaMode1	V	~	Texture Composi te	B320	X		X
TextureCompositeFactor0	<i>'</i>	•	Texture Composi te	B328	X	bitfield	

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com- mand
TextureCompositeFactor1	~	~	Texture Composi te	B330	X	bitfield	×
TextureIndexMode0	~	~	Texture Index	B338	x	bitfield	×
TextureIndexMode1	~	~	Texture Index	B340	X	bitfield	×
LodRange0	~	~	Texture Index	B348	X	bitfield	×
LodRange1	~	~	Texture Index	B350	X	fixed	×
InvalidateCache	×	~	Texture Read	B358	X	bitfield	•
SetLogicalTexturePage	~	~	Texture Read	B360	X	bitfield	×
UpdateLogicalTextureInfo	×	•	Texture Read	B368	X	tag	•
TouchLogicalPage	×	•	Texture Read	B370	X	bitfield	•
LUTMode	'	/	LUT	B378	X	bitfield	X
TextureCompositeColorMode0And	×	•	Texture Composi te	B380	X	bitfield	×
TextureCompositeColorMode0Or	×	~	Texture Composi te	B388	X	bitfield	×
TextureCompositeAlphaMode0And	X	~	Texture Composi te	B390	X	bitfield	X
TextureCompositeAlphaMode0Or	×	~	Texture Composi te	B398	X	bitfield	X
TextureCompositeColorMode1And	X	•	Texture Composi te	B3A0	X	bitfield	X
TextureCompositeColorMode1Or	×	~	Texture Composi te	B3A8	X	bitfield	X
TextureCompositeAlphaMode1And	×	~	Texture Composi te	B3B0	X	bitfield	X

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
TextureCompositeAlphaMode1Or	×	~	Texture Composi te	B3B8	X	bitfield	×
TextureIndexMode0And	X	~	Texture Index	B3C0	X	bitfield	×
TextureIndexMode0Or	X	'	Texture Index	B3C8	X	bitfield	×
TextureIndexMode1And	X	•	Texture Index	B3D0	X	bitfield	×
TextureIndexMode1Or	X	•	Texture Index	B3D8	X	bitfield	×
StencilDataAnd	X	/	Stencil	B3E0	X	bitfield	X
StencilDataOr	X	/	Stencil	B3E8	X	bitfield	X
TextureReadMode0	•	'	Texture Read	B400	X	bitfield	×
TextureReadMode1	•	•	Texture Read	B408	X	bitfield	×
TextureMapSize	~	'	Texture Read	B428	X	integer	×
HeadPhysicalPage Allocation[03]	~	•	Texture Read	B480	x	integer	×
TailPhysicalPage Allocation[03]	•	•	Texture Read	B4A0	x	integer	×
PhysicalPageAllocationTableAddr	~	•	Texture Read	B4C0	x	integer	×
BasePageOfWorking Set	•	•	Texture Read	B4C8	x	integer	×
LogicalTexturePage TableAddr	~	~	Texture Read	B4D0	X	integer	×
LogicalTexturePage TableLength	•	•	Texture Read	B4D8	X	integer	×
BasePageOfWorking SetHost	~	~	Texture Read	B4E0	X	integer	×
LBDestReadMode	~	'	LB Read	B500	x	integer	X
LBDestReadEnables	~	1	LB Read		X	bitfield	X
LBDestReadBufferAddr	~	/	LB Read	B510	x	integer	
LBDestReadBufferOffset	~	/	LB Read	B518	x	integer	
LBSourceReadMode	~	/	LB Read	B520	x	integer	X
LBSourceReadBufferAddr	~	/	LB Read	B528	x	integer	X
LBSourceReadBufferOffset	~	'	LB Read	B530	x	bitfield	X
GIDMode	~	'	LB Read	B538	x	bitfield	X
LBWriteBufferAddr	~	'	LB Write	B540	x	integer	X
LBWriteBufferOffset	'	✓	LB Write	B548	X	integer	×

Name	Read back	Write	Unit Name	Offset	Reset Value	Format	Com-
LBClearDataL	V	'	LB Read	B550	X	integer	X
LBClearDataU	V	/	LB Read	B558	X	integer	×
LBDestReadModeAnd	×	/	LB Read	B580	X	bitfield	×
LBDestReadModeOr	×	/	LB Read	B588	X	bitfield	×
LBDestReadEnables And	×	/	LB Read	B590	X	bitfield	X
LBDestReadEnables Or	×	/	LB Read	B598	x	bitfield	×
LBSourceReadMode And	×	/	LB Read	B5A0	X	bitfield	X
LBSourceReadModeOr	×	/	LB Read	B5A8	X	bitfield	×
GIDModeAnd	×	/	LB Read	B5B0	X	bitfield	×
GIDModeOr	×	/	LB Read	B5B8	X	bitfield	×
RectanglePosition	•	•	2D Set Up	B600	X	integer	×
GlyphPosition	~	'	2D Set Up	B608	X	integer	×
RenderPatchOffset	•	•	2D Set Up	B610	X	bitfield	×
Config2D	×	'	Global	B618	x	bitfield	X
Packed8Pixels	×	•	2D Set Up	B630	x	integer	~
Packed16Pixels	×	~	2D Set Up	B638	X	integer	~
Render2D	×	~	2D Set Up	B640	x	bitfield	×
Render2DGlyph	×	~	2D Set Up	B648	X	bitfield	×
Download Target	~	~	2D Set Up	B650	x		~
DownloadGlyphWidth	~	~	2D Set Up	B658	x	integer	×
GlyphData	×	~	2D Set Up	B660	X	integer	×
Packed4Pixels	×	~	2D Set Up	B668	X	integer	~
RLData	~	~	2D Set Up	B670	X	integer	×
RLCount	×	•	2D Set Up	B678	X	integer	×
IndexBaseAddress	V	/	Host In	B700	x	integer	X
VertexBaseAddress	~	/	Host In	B708	x	integer	X
IndexedTriangleList	×	/	Host In	B710	x	integer	X
IndexedTriangleFan	×	'	Host In	B718	x	integer	X
IndexedTriangleStrip	X	✓	Host In	B720	X	integer	×

6-57

Name	Read	Write	Unit	Offset	Reset	Format	Com-
	back		Name		Value		mand
IndexedLineList	X	/	Host In	B728	x	integer	X
IndexedLineStrip	×	/	Host In	B730	X	integer	X
IndexedPointList	×	/	Host In	B738	X	integer	X
IndexedPolygon	X	/	Host In	B740	X	integer	X
VertexTriangleList	×	/	Host In	B748	X	integer	X
VertexTriangleFan	×	~	Host In	B750	x	integer	X
VertexTriangleStrip	X	/	Host In	B758	X	integer	X
VertexLineList	×	/	Host In	B760	X	integer	X
VertexLineStrip	×	/	Host In	B768	X	integer	X
VertexPointList	×	/	Host In	B770	X	integer	X
VertexPolygon	X	/	Host In	B778	X	integer	X
DMAMemoryControl	✓	/	Host In	B780	x	bitfield	X
VertexValid	~	/	Host In	B788	X	integer	X
VertexFormat	~	/	Host In	B790	X	integer	X
VertexControl	✓	/	Host In	B798	x	bitfield	X
RetainedRender	✓	/	Host In	B7A0	X	bitfield	/
IndexedVertex	×	~	Host In	B7A8	x	integer	X
IndexedDoubleVertex	X	/	Host In	B7B0	X	integer	X
Vertex0	×	~	Host In	B7B8	x	integer	X
Vertex1	×	/	Host In	B7C0	X	integer	X
Vertex2	X	/	Host In	B7C8	X	integer	X
VertexData0	×	~	Host In	B7D0	X	integer	X
VertexData1	X	/	Host In	B7D8	x	integer	X
VertexData2	X	/	Host In	B7E0	x	integer	X
VertexData	X	/	Host In	B7E8	x	integer	X
VertexTagList[015]	v	/	Host In	B800	x	bitfield	X
VertexTagList[1631]	~	/	Host In	B880	X	bitfield	X

INDEX

4GEnable · 4-2

6

66MHz Capable · 4-20

\boldsymbol{A}

Access Decode Enable · 4-19 AGP Data Fifo throttle · 4-22

AGP High Priority · 4-22

AGP Long Read: requests · 4-22 AGP Long Read Disable · 4-22 AGP priority: using · 4-22

AGPEnable · 4-2 Area Stippling · 5-12 AreaStippleMode · 5-12

B

BIST \cdot 4-6

BorderColor · 5-17

Buffer: choosing; choosing · 4-39

Burst · 4-44

Bypass controller: memory apertures · 4-23

byte swap: and apertures · 4-39

byte swapping: local memory and; byte swapping

· 4-39

ByteDouble · 4-61

ByteSwap · 4-48

\boldsymbol{C}

Cache Line Size · 4-6

Capability ID · 4-7

Capability Ptr · 4-7

CardBus CIS Pointer · 4-8

CASLatency · 4-52

 $CFGCommand \cdot 5-48$

ChipConfig · 4-24

ColorFormat · 4-70

ColorOrder \cdot 4-70

context data · 5-25

ContextData · 5-25

Control DMA Interrupt Enable · 4-30

Control DMA Start Address · 4-25

ControlDMA Byte Swap Control · 4-25

Count · 4-47

CursorHotSpot · 4-84

CursorMode · 4-86

CursorPalette · 4-86

\boldsymbol{D}

DataRate · 4-2

DeviceID · 4-11

DEVSEL Timing · 4-20

DMA Count · 4-26

DMA transfers: byte address for · 4-43

DMACount · 5-47, 5-48, 5-102

DMAFeedback · 5-48

DMAOutputAddress · 5-48, 5-50

DoubleWrite · 4-40

DrawTriangle · 5-148

\boldsymbol{E}

EffectiveStride · 4-44, 4-48; and real stride · 4-39

EndOfFeedback · 5-48, 5-70

\boldsymbol{F}

Fast back-to-back capable · 4-20 FeedbackSelectCount · 5-70 FilterMode · 5-50, **5-70** Format · 4-44, 4-48 formatting pixels · 4-39 FWEnable · 4-2

I

Input FIFO Space · 4-30 **InterruptLine** · **4-61**

K

KClkControl · 4-96 KClkFeedbackScale · 4-97 KClkPreScale · 4-97

\boldsymbol{L}

Latency Timer Count · 4-14 LineStippleMode · 5-121

M

Major Rev · 4-3
Master Fast Back-to-Back Enable · 4-10
Maximum Latency · 4-14
MClkControl · 4-98
memory apertures · 4-23
memory controller: addressing · 4-23
MemType · 4-44
MinimumGrant · 4-15
Minor Rev · 4-3

0

Output FIFO Words · 4-33

P

PatchEnable · 4-44, 4-48; and apertures · 4-39
PatchOffsetX · 4-39, 4-44, 4-48
PatchOffsetY · 4-39, 4-44, 4-48
PCI deskew PLL status bits · 4-35
PCI Feedback Count · 4-34
pixel format: conversion · 4-39
PixelDouble · 4-99
PixelSize · 4-44, 4-48; defining · 4-39
planar YUV: converting to packed YUV · 4-41
PME_Support · 4-16
Power Management Bridge support · 4-17
Power Management Capability ID · 4-16
PowerState · 4-17
Prefetchable · 4-4

R

Rate · 4-3
RemoteMemControl · 4-56
Render · 5-54
RestoreContext · 5-25
RevisionID · 4-19
ROM Access · 4-23
RQ · 4-4
RQDepth · 4-2

S

SBA · 4-3 SBAEnable · 4-2 SERR driver enable · 4-10 Software Reset Flag · 4-35 Stencil · 5-156 StencilData · 5-158 StereoDoubleBuffer · 4-99 stride: in local memory · 4-42 Stride \cdot 4-49 SubsystemId \cdot 4-21 SubsystemVendorID \cdot 4-21 SVGA Palette Snoop Enable \cdot 4-10

\boldsymbol{T}

TexDMAAddress · 4-36 TextureDownloadControl · 4-37

$\boldsymbol{\mathit{U}}$

UpdateLineStippleCounters · 5-121 UStart · 4-40, 4-45, 4-46, 4-49

V

VGA Access · 4-23 Video Streams Control · 4-113 VideoControl · 4-65 VideoOverlayControl · 4-107 VSConfiguration · 4-129 VSDMACommandCount · 4-131 VSSerialBusControl · 4-133 VStart · 4-41

W

Window · 5-157

Y

YStart · 4-42, 4-46