# GLINT R4®

Reference Guide Volume II-Hardware Registers

## **DRAFT ONLY**

## PROPRIETARY AND CONFIDENTIAL INFORMATION



# 3Dlabs®

# GLINT R4®

Reference Guide Volume II-Hardware Registers

PROPRIETARY AND CONFIDENTIAL INFORMATION

**Issue 3** 

## **Proprietary Notice**

The material in this document is the intellectual property of **3D***labs*. It is provided solely for information. You may not reproduce this document in whole or in part by any means. While every care has been taken in the preparation of this document, **3D***labs* accepts no liability for any consequences of its use. Our products are under continual improvement and we reserve the right to change their specification without notice. **3D***labs* may not produce printed versions of each issue of this document. The latest version will be available from the **3D***labs* web site.

**3D***labs* products and technology are protected by a number of worldwide patents. Unlicensed use of any information contained herein may infringe one or more of these patents and may violate the appropriate patent laws and conventions.

**3D***labs* is the worldwide trading name of **3D***labs* Inc. Ltd.

**3D***labs*, GLINT and PERMEDIA are registered trademarks of **3D***labs* Inc. Ltd.

Microsoft, Windows and Direct3D are either registered trademarks or trademarks of Microsoft Corp. in the United States and/or other countries. OpenGL is a registered trademark of Silicon Graphics, Inc. All other trademarks are acknowledged and recognized.

© Copyright **3D***labs* Inc. Ltd. 1999. All rights reserved worldwide.

Email: info@3dlabs.com Web: http://www.3dlabs.com

3Dlabs Ltd.

Meadlake Place Thorpe Lea Road, Egham Surrey, TW20 8HE United Kingdom

Tel: +44 (0) 1784 470555 Fax: +44 (0) 1784 470699 3Dlabs K.K.

Shiroyama JT Mori Bldg 16F 40301 Toranomon Minato-ku, Tokyo, 105, Japan Tel: +81-3-5403-4653

Fax: +91-3-5403-4646

3Dlabs Inc.

480 Potrero Avenue Sunnyvale, CA 94086, United States

Tel: (408) 530-4700 Fax: (408) 530-4701

## **Change History**

Document	Issue	Date	Change
160.5.2	1	06 October 99	Creation
160.5.2	2	05 December 99	Consistent use of GLINT R4 nomenclature; changes to ChipConfig; include Test register set; add Profiling Registers, other corrections.
160.5.2	3	26 January 2000	Update address extension field in LocalMemControl; add LocalMemCapsLb and other *Lb Mem registers, RDWClk registers, RDStripe control, RDPanelControl; register bitfield updates, palette snoop in CFGCommand, CFGClassCode breakout, video timing register reset values, other updates.

## **Table of Contents**

4	HAR	DWARE REGISTERS	4-1
	4.1	PCI Configuration Region (0x00-0x30)	4-2
	4.2	Region 0 Control Status (0x0000-0x02FF)	4-23
	4.3	Region 0 Bypass Controls (0x0300-0x03FF)	4-61
	4.4	Region 0 Memory Control (0x1000-0x1FFF)	4-73
	4.5	Region 0 GP FIFO (0x2000-0x2FFF)	4-81
	4.6	Region 0 Video Control (0x3000-0x3FFF)	
	4.7	Region 0 RAMDAC	
	4.	7.1 Direct RAMDAC Registers (0x4000-0x4FFF)	4-97
	4.	1.2 Indirect RAMDAC Registers (0x200-0xFFF)	4-101
	4.8	Region 0 Video Stream Processing (0x5000-0x5FFF)	4-132
	4.9	Region 0 VGA Control (0x6000-0x6FFF)	
	4.	1.1 Graphics Index Register	4-138
	4.	1.2 Sequencer Registers	4-140
		Region 3 Indirect Addressing.	

4

## **Hardware Registers**

This chapter lists GLINT R4 hardware registers by region and functional offset group. Within each group, the registers are listed alphanumerically. Exceptionally, graphics core "software" registers (offset 8000-9FFF) are shown in chapter 5. Global cross-reference listings in alphanumeric and offset order are available in chapter 6.

Register details have the following format information:

Name The register's name.

**Type** The region in which the register functions.

**Offset** The offset of this register from the base address of the region.

**Format** Can be bitfield or integer.

Bit Name

**Read** Indicates whether the register bit can be read from. A ✓ mark indicates the register

can be read from, a X indicates the register bit is not readable.

Write Indicates whether the register bit can be written to. A ✓ mark indicates the register

can be written to, a X indicates the register bit is not writable.

**Reset** The value of the register following hardware reset.

**Description** In the register descriptions:

**Reserved** Indicates bits that may be used in future members of the Permedia family. To ensure

upwards compatibility, any software should not assume a value for these bits when

read, and should always write them as zeros.

**Not Used/** Indicates bits that are adjacent to numeric fields. These may be used in future

**Unused** members of the Permedia family, but only to extend the dynamic range of these

fields. The data returned from a read of these bits is undefined. When a Not Used field resides in the most significant position, a good convention to follow is to sign extend the numeric value, rather than masking the field to zero before writing the register. This will ensure compatibility if the dynamic range is increased in future.

For enumeration fields that do not specify the full range of possible values, only the specified values should be used. An example of an enumeration field is the comparison field in the **DepthMode** register. Future chips may define a meaning for the unused values.

## 4.1 PCI Configuration Region (0x00-0x30)

The configuration registers are accessed and modified by the use of PCI Configuration Read and Write commands, and will normally be initialised by BIOS or similar low-level code at system power-up and reset.

Sixty four bytes of the Configuration Registers are predefined within the PCI Specification and are supported by R4. These are defined below and are all implemented within the PCI Bus Interface. Registers are provided for device identification, PCI control and status, and as base address registers for the relocatable memory regions.

## **CFGAGPCommand**

Name	Type	Offset	Format
CFGAGPCommand	Config	0x48	Bitfield

Control register

Bits	Name	Read	Write	Reset	Descr	iption
02	DataRate	1	1	0x000 00000	0 = AGP disabled 2 = 2X transfer rate Setting this field to any oth	1 = 1X transfer rate 4 = 4X transfer rate er value will disable AGP
3	Reserved	1	X	0b	mastering.	
4	FWEnable	1	1	0	0 = Fast Write disabled	1 = Fast Write enabled
5	4GEnable	✓	1	0	0 = 4G Addressing disabled	1 = 4G Addressing enabled
67	Reserved	1	1	00b		
8	AGPEnable	✓	1	0	0 = AGP Mastering disabled	1 = AGP Mastering enabled
9	SBAEnable	✓	1	0	0 = sideband addressing disabled	1 = sideband addressing enabled
1023	Reserved	1	×	00.000 0.0000 .0000b		

2431	RQDepth	1	1	0	Maximum number of AGP requests that can be
					queued. The RQDepth set in this field should never
					exceed the value in the CFGAGPStatus register. The
					maximum RQDepth used internally is the lower of
					these two RQDepth fields in case this field has been
					programmed incorrectly.

Notes: This register controls the operation of the AGP interface.

- If AGP Capable is not set, writes to this register should be discarded.
- If SBACapable is not set and SBAEnable is set, AGP accesses should be disabled.
- AGP Capable is a term used to express the logical OR of AGP1X Capable with AGP2X Capable with AGP4X Capable.

## **CFGAGPRev**

Name	Type	Offset	Format
CFGAGPRev	Configuration	0x042	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Minor Rev	1	×	0	Configured by AGP Capbable
					0x00 if AGP Capable = 0. or 1. (sic)
47	Major Rev	1	×	See	Configured by AGP Capable
				Desc.	• $0x00$ when AGP Capable = 0.
					• $0x02$ when AGP Capable = 1. (sic)

Notes: This register reports the revision of the AGP specification to which the device conforms. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

## **CFGAGPStatus**

Name	Type	Offset	Format
CFGAGPStatus	Configuration	0x044	Bitfield

#### Control register

Bits	Name	Read	Write	Reset	Description	
02	Rate	1	X	see	Configured by AGP 1X Capable, Configured by	
				Desc.	AGP 2X Capable, Configured by AGP 4X Capable	
					0 = Configured by AGP 1X Capable	
					1 = Configured by AGP 2X Capable	
					2 = Configured by AGP 4X Capable	
3	Reserved	✓	X	0b		
4	FW	1	1	0b		
5	4G	1	1	0b		
68	Reserved	X	X	000b		
9	SBA	✓	X	see	Configured by AGP Capable Side Band Addressing	
				Desc.	0 when AGP Capable = $0$	
					1 when AGP Capable = 1 and SBACapable = 1	
1023	Reserved	1	X	00.000		
				0.0000		
				.0000b		
2431	RQ	1	×	see	Maximum number of AGP requests supported	
				Desc.	Configured by AGP Capable	
					0xoo if AGP Capable = $0$	
					0x1F if AGP Capable= 1 (=32 outstanding requests)	

Notes: This register describes the AGP capabilities of the device. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

## CFGBaseAddr0

Name	Type	Offset	Format
CFGBaseAddr0	Configuration	0x10	Bitfield

#### Control register

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	✓	×	0	0 = Region is in PCI memory space.
12	Address Type	✓	×	0	0 = Memory Space, not prefetchable, in 32 bit address space
3	Prefetchable	1	X	0	0 = Region is not prefetchable.
416	Size Indication	✓	×	0	0 = Control registers must be mapped into 128 Kbytes.
1731	Base Offset	✓	1	0	Loaded at boot time to set offset of the control register space (region 0)

Notes: Base Address 0 Register contains the GLINT R4 control space offset. The control registers are in memory space. They are not prefetchable and can be located anywhere in 32 bit address space.

## CFGBaseAddr1

Name	Type	Offset	Format
CFGBaseAddr1	Configuration	0x14	Bitfield

## Control register

Bits	Name	Read	Write	Reset	Description	
0	Memory Space Indicator	1	×	0	0 Region is in PCI memory space.	
12	Address Type	1	X	0	0 Locate anywhere in 32 bit address space	
3	Prefetchable	✓	X	0	0 = Region is not prefetchable if PrefetchEnable =0. 1= Region is prefetchable if PrefetchEnable = 1.	
426	Size Indication	1	×	0	0 = Region size of 64Mbytes.	
2731	Base Offset	✓	✓	0	Loaded at boot time to set offset of the memory space for aperture one.	

Notes: The Base Address 1 Register contains the GLINT R4 aperture one memory offset. It is prefetchable and can be located anywhere in 32 bit address space

## CFGBaseAddr2

Name	Type	Offset	Format
CFGBaseAddr2	Configuration	0x18	Bitfield

#### Control register

Bits	Name	Read	Write	Reset	Description	
0	Memory Space Indicator	1	×	0x000 0.0000	0 = Region is in PCI memory space.	
12	Address Type	1	X	0	0 = Locate anywhere in 32 bit address space	
3	Prefetchable	1	X	0	0 = Region is not prefetchable if PrefetchEnable =0. 1= Region is prefetchable if PrefetchEnable = 1.	
426	Size Indication	1	×	0	0 = Region size of 128Mbytes.	
2731	Base Offset	✓	1	0	Loaded at boot time to set offset of the memory space for aperture two.	

Notes: •

- The Base Address 2 Register contains the GLINT R4 aperture 2 memory offset. It is prefetchable and can be located anywhere in 32 bit address space
- The Base Address 3 Register contains the base address of the GLINT R4 Indirect IO aperture, and defines the size and type of this region.

## CFGBaseAddr3

Name	Type	Offset	Format
CFGBaseAddr3	Configuration	0x1C	Bitfield

## Control register

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	1	X	0x000 0.0000	1 = Region is in PCI I/O space.
1	Reserved	1	X	0.0000	
2,3	Size Indication	1	X	0	0 = Region size of 16 Bytes.
431	Base Address	1	1	0	Loaded at boot time to set base address of PCI region 3

Notes:

4-7

## **CFGBIST**

Name	Type	Offset	Format
CFGBIST	Configuration	0x0F	Integer

#### Control register

Bits	Name	Read	Write	Reset	Description
07	BIST	1	X	0x00	00 = BIST is unsupported by GLINT R4 over the
					PCI interface

Notes: Optional register used for control and status of Built-In Self Test (BIST).

## **CFGCacheLine**

Name	Type	Offset	Format
CFGCacheLine	Configuration	0x0C	Integer

#### Control register

Bits	Name	Read	Write	Reset	Description
07	Cache Line Size	1	×	0x00	00= Cache line size <i>unsupported</i>

Notes: This register specifies the cache line size in units of 32 bit words. It is only implemented for PCI bus masters that use the "memory write and invalidate" command. GLINT R4 does not use this command.

## **CFGCapID**

Name	Type	Offset	Format	
CFGCapID	Configuration	0x040	Integer	
_	Control register		-	

Bits	Name	Read	Write	Reset	Description
07	Capability ID	✓	×	see desc.	Configured by AGP Capable  0 when AGP Capable = 0  2 when AGP Capable = 1

Notes: This register specifies that the device has AGP capability. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable

## **CFGCapPtr**

Name	Type	Offset	Format
CFGCapPtr	Configuration	0x34	Integer

### Control register

Bits	Name	Read	Write	Reset	Description
07	Capability Ptr	1	×	0x4C	Pointer to Power Management capability, address 0x4C.
831	Reserved	X	×	0	

Notes: This register is an eight bit register used to provide an offset into the configuration space for the first item in a capabilities list. It is used to point to the Power Management Capability that commences at offset 0x48

## **CFGCardBus**

Name	Type	Offset	Format
CFGCardBus	Configuration	0x28	Integer

#### Control register

Bits	Name	Read	Write	Reset	Description
031	CardBus CIS Pointer	×	×	0	0 = Not implemented

Notes: This register is optional and not supported in R4.

## CFGClassCode[BaseClass]

Name	Type	Offset	Format
CFGClassCode[BaseClass]	Configuration	0x0B	Bitfield

### Control register

Bits	Name	Read	Write	Reset	Description
07	BaseClass	<b>/</b>	×	configured	Upper byte of ClassCode register, determines function type

Notes: The **ClassCode** register is read-only, and is used to identify the generic function of the R4. The register is best viewed as three byte-sized sub-registers, detailed below. The reset value of this register is determined by the *BaseClassZero* bit in the **ChipConfig** register, and also by whether fixed VGA addressing has been enabled

## CFGClassCode[SubClass]

Name	Type	Offset	Format
CFGClassCode[SubClass]	Configuration	0x0A	Bitfield

#### Control register

Bits	Name	Read	Write	Reset	Description
07	SubClass	<b>~</b>	×	Configured	Middle byte of ClassCode register

Notes: The **ClassCode** register is read-only, and is used to identify the generic function of the R4. The register is best viewed as three byte-sized sub-registers. The reset value of this register is determined by the *BaseClassZero* bit in the **ChipConfig** register, and also by whether fixed VGA addressing has been enabled.

## CFGClassCode[InterfaceClass]

Name	Type	Offset	Format
CFGClassCode[Interface	Configuration	0x09	Bitfield
ClassCode]			

#### Control register

Bits	Name	Read	Write	Reset	Description
07	Interface	•	×	Configured	Lower byte of ClassCode register.  00 = VGA or Other Display Controller

Notes: The Class Code register is read-only, and is used to identify the generic function of the R4. The register is best viewed as three byte-sized sub-registers. The reset value of this register is determined by the *BaseClassZero* bit in the **ChipConfig** register, and also by whether fixed VGA addressing has been enabled.

If the *BaseClassZero* bit in the ChipConfig register is zero, then the Base Class will be reported as 03h, since the R4 is a PCI display controller. If this bit is one then the Base Class will be reported as 00h (which will allow Windows 95 to boot, even though it does not interpret display controller class codes correctly). Fixed VGA addressing will be enabled if the *VGAFixed* and *VGAEnable* bits in the **ChipConfig** register are both one:

Configuration Pins							
BaseClass Zero (Config Bit)	Fixed SVGA Addressing	Base Class	Sub Class	Device Class	Generic Function		
0	Disabled	0x03	0x80	0x00	"Other" display controller		
0	Enabled	0x03	0x00	0x00	VGA Compatible Controller		
1	Disabled	0x00	0x00	0x00	Non-VGA Compatible Controller		
1	Enabled	0x00	0x01	0x00	VGA Compatible Device		

## **CFGCommand**

Name	Type	Offset	Format
CFGCommand	Configuration	0x04	Bitfield

#### Control register

Bits	Name	Read	Write	Reset	Descr	iption
0	I/O Space Enable	1	×	0	0 = Disable I/O Space Accesses	1 = Enable I/O Space Accesses
					If fixed SVGA addressing it I/O region is disabled, this	·
1	Memory Space Enable	✓	✓	0	0 = Disable memory Space Accesses	1 = Enable memory Space Accesses
2	Bus Master Enable	✓	✓	0	0 = Disable master access	1 = Enable master access
3	Special Cycle Enable	1	X	0	0 = GLINT R4 never resp accesses	onds to special cycle
4	Memory Write and Invalidate Enable	✓	×	0	0 = "Memory Write and Ingenerated.	validate" is never
5	SVGA Palette Snoop Enable	<b>√</b>	×	0	0 = Treat palette accesses like all other SVGA accesses	1 = Enable SVGA Palette snooping
6	Parity Error Response enable	1	×	0	0 = GLINT R4 does not st reporting	apport parity error
7	Address/Data stepping enable	1	X	0	0 = GLINT R4 does not p	erform stepping
8	SERR driver enable	✓	X	0	0 = GLINT R4 does not so reporting	apport parity error
9	Master Fast Back-to-Back Enable	1	×	0	0 = GLINT R4 master doe accesses 1 = Enable fast back-to-bac	
1015	Reserved	✓	X	0		
1631					See CFGStatus	

Notes: The command register provides control over a device's ability to generate and respond to PCI cycles. It contains sufficient control bits to fulfill the GLINT R4 PCI functionality. Writing 0 to this register disconnects the device from the PCI for all except configuration accesses.

VGA palette snooping when enabled, monitors writes to 0x3C6, 0x3C8 and 0x3C9 and posts the results to Bypass FIFO (if space in the FIFO permits).

## **CFGDeviceID**

Name	Type	Offset	Format
CFGDeviceID	Configuration	0x02	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGVendorID
1631	DeviceID	<b>√</b>	×	0x000D or: 0x0011	Device identification number: $0x000D = 3Dlabs R4$ device identification number If alternateDeviceID=1 then reset = $0x0011$

## **CFGHeaderType**

Name	Type	Offset	Format
CFGHeaderType	Configuration	0x0E	Integer

## Control register

Bits	Name	Read	Write	Reset	Description
015					See CFGLatTimer and CFGCacheLine
1623	Header Type.	1	X	0	PCI Definition: 0 = Single Function Device
2431					See CFGBist

## **CFGIndirectAddress**

Name	Type	Offset	Format
CFGIndirectAddress	Configuration	0x0F8	Bitfield

### Control register

Bits	Name	Read	Write	Reset	Description
025	Offset	1	1	0	Offset within the region.
2627	Reserved	1	X	0	
2931	Base Address	1	1	0	0 = Base Address $0$ $1 = $ Base Address $1$
	Select				2 = Base Address 2 3-6 = Reserved
					7 = ROM Region

Notes:

- 1. The Reserved Base Address Select values can be written to or read from the register, but in this case, indirect accesses are treated as if to Base Address 0.
- 2. Reading the indirect trigger register **CFGIndirectTrigger** returns the value at the location pointed to by the indirect address register. Indirect data register **CFGIndirectData** is written to the location pointed to by the indirect address register **CFGIndirectAddress** when the indirect trigger register is written.

## **CFGIndirectData**

Name	Type	Offset	Format	
CFGIndirectData	Configuration	0x0F4	Integer	
	Control register		-	

Bits	Name	Read	Write	Reset	Description
031	Data	✓	✓	0x000 00000	Data to be written indirectly

Notes:

- 1. This register is used to access regions 0 to 3 and the ROM region directly through the config space. The region to be accessed and the offset into that region are programmed into the **CFGIndirectAddress** register. Data written to the **CFGIndirectData** register will be written to the location pointed to by the CFGIndirectAddress register when the **CFGIndirectTrigger** register is written.
- 2. Reading the **CFGIndirectTrigger** register returns the value at the location pointed to by the **CFGIndirectAddress** register.

## CFGIndirectTrigger

Name	Type	Offset	Format
CFGIndirectTrigger	Configuration	0xFC	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Trigger	✓	✓	0x000	
				00000	

Notes: This register is used to trigger indirect accesses as specified by the indirect address and data registers, **CFGIndirectAddress** and **CFGIndirectData** 

## **CFGIntLine**

Name	Type	Offset	Format
CFGIntLine	Configuration	0x3C	Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Interrupt Line	✓	1	0	Not read or written by the GLINT R4 device itself.
831	_				See CFGMinGrant, CFGIntPin and CFGMaxLat

Notes: The Interrupt Line register in an 8-bit register used to communicate interrupt line routing information

## **CFGIntPin**

Name	Type	Offset	Format
CFGIntPin	Configuration	0x3D	Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Interrupt Pin	1	×	0x01	0x01 = GLINT R4 uses Interrupt pin INTAN

Notes: The Interrupt Pin register specifies the interrupt line that GLINT R4 uses.

## **CFGLatTimer**

Name	Type	Offset	Format
CFGLatTimer	Configuration	0x0D	Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Latency Timer	✓	1	0x00	Sets the max number of PCI Clock cycles for master
	Count				burst accesses

Notes: This register specifies, in PCI bus clocks, the value of the latency timer for this PCI bus master

## **CFGMaxLat**

Name	Type	Offset	Format
CFGMaxLat	Configuration	0x3F	Integer

Control register

Bits	Name	Read	Write	Reset	Description
05	Maximum	1	×	0xC0	00.0000b - always set to zero
	latency				
6	Maximum	1	×	0xC0	This is set to 1
	Latency[6]				
7	Maximum	1	X	0xC0	This is set to 1
	Latency[7]				

Notes: This register specifies how often the PCI device needs to gain access to the PCI bus.

## **CFGMinGrant**

Name	Type	Offset	Format
CFGMinGrant	Configuration	0x3E	Integer

#### Control register

Bits	Name	Read	Write	Reset	Description
0-5	Minimum grant[5:0]	1	×	0xC0	00.0000b - always set to zero
6	MinimumGrant [6]	1	X	0xC0	This is set to 1
7	MinimumGrant [7]	1	×	0xC0	This is set to 1

Notes: This register specifies how long a burst period the PCI device needs.

## **CFGNextPtr**

Name	Type	Offset	Format
CFGNextPtr	Configuration	0x041	Integer

## Control register

Bits	Name	Read	Write	Reset	Description
07	Next Ptr	1	X	0	00 = no further capabilities in list

Notes: This register points to the next capability data structure. However as there are no more, it is set to zero.

## **CFGPMC**

Name	Type	Offset	Format
CFGPMC	Configuration	0x4E	Bitfield

### Control register

Bits	Name	Read	Write	Reset	Description
02	Version	1	X	0x221	1=complies with Rev 1.0 of the PCI Power
					Management Interface Spec.
3	PME Clock	1	X	0x0	0=PME# not supported in any state
4	Aux Power	✓	X	0	0 = PME# is not supported in D3(cold)
	source				
5	DSI	✓	X	1	1 = GLINT R4 requires special initialization
					following transition to the D0 uninitialized state
68	Reserved	1	X	0	
9	D1_Support	✓	X	0x1	1 = D1 power level is supported
10	D2_Support	1	X	0	0 = D2 power level is not supported
1115	PME_Support	1	×	0	0 = PME# signal is not asserted in any power state

Notes:

## **CFGPMCapID**

Name	Type	Offset	Format
CFGPMCapID	Configuration	0x4C	Bitfield
•			

## Control register

Bits	Name	Read	Write	Reset	Description
07	Power Management Capability ID	✓	×	0x1	0x01 = Power Management Capability
831	reserved	X	×	x	

Notes: This register specifies that the device has Power Management capability

## **CFGPMCS**

Name	Type	Offset	Format
CFGPMCS	Configuration	0x50	Bitfield

#### Control register

Bits	Name	Read	Write	Reset	Description
01	PowerState	1	✓	0x00	Valid values are 0,1 and 3. If 2 is written to the register, the write is discarded (D2 is not supported) $0 = D0$ $1 = D1 \text{ (This drives the "Low Power" bit internally)}$ $3 = D3(hot)$
27	Reserved	1	X	0	
8	PME_EN	1	X	0	0 = PME# signal is not asserted in D3(cold)
912	Data_Select	1	X	0	0 = Data register not supported
1314	Data_scale	1	X	0	0 = Data register not supported
15	PME Status	1	X	0	0 = PME# signal is not asserted in D3(cold)

Notes:

## CFGPMCSR\_BSE

Name	Type	Offset	Format
CFGPMCSR_BSE	Configuration	0x52	Integer

## Control register

Bits	Name	Read	Write	Reset	Description
07	Power Management	<b>✓</b>	×	0	0x00 = GLINT R4 is not a bridge.
	Bridge support				

Notes: This register specifies the Power Management PCI-PCI bridge support

## **CFGPMData**

Name	Type	Offset	Format
CFGPMData	Configuration	0x53	Integer

## Control register

Bits	Name	Read	Write	Reset	Description
07	PMData	1	×	0x00	This register is reserved but not implemented

Notes: This register is the optional Power Management Data register

## **CFGPMNextPtr**

Name	Type	Offset	Format
CFGPMNextPtr	Configuration	0x4D	

#### Control register

Bits	Name	Read	Write	Reset	Description
07	Next Ptr	✓	X	See Desc.	0x00 = no further capabilities in list if AGP Capable $= 0$
					0x40 = point to AGP Capability if AGP Capable = 1
831	Reserved				

Notes: This register specifies the device has next capability item. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable.

## **CFGRevisionID**

Name	Type	Offset	Format
CFGRevisionID	Configuration	0x08	Integer

## Control register

Bits	Name	Read	Write	Reset	Description
07	RevisionID	1	×	0x1	Revision Identification Number
831					See CFGClassCode

Notes:

## **CFGRomAddr**

Name	Type	Offset	Format
CFGRomAddr	Configuration	0x30	Bitfield

## Control register

Bits	Name	Read	Write	Reset	Description
0	Access Decode	1	/	0	0- E-manaisa POM assessa disabled
0	Enable	/		0	0= Expansion ROM accesses disabled 1= Expansion ROM accesses enabled
110	Reserved	1	X	0.0000	-
				.0000b	
1115	Size Indication	1	×	0.0000	0 = Indicates that Expansion ROM must be mapped
				b	into 64Kbytes.
1631	Base Offset	1	1	0	Loaded at boot time to set base adress of the
					expansion ROM.

Notes: The expansion ROM base register is the base address offset for the expansion ROM.

## **CFGStatus**

Name	Type	Offset	Format
CFGStatus	Configuration	0x06	Bitfield

## Control register

Bits	Name	Read	Write	Reset	Description	n
03	Reserved	1	X	0		
4	Cap_List	✓	×	0x1	1 = GLINT R4 can accept additional beyond PCI2.1. These are power AGP (if AGP Capable is set in Capabl	r management and
5	66MHz Capable	✓	×	X		GLINT R4 is MHz capable
6	UDF Supported	✓	×	0	0 = GLINT R4 does not support configurations	rt user-definable
7	Fast back-to- back capable	✓	×	0x1	1 = GLINT R4 can accept fast l transactions	back-to-back PCI
8	Data Parity Error Detected	1	X	0	0 = Parity checking not impleme	ented on GLINT R4
910	DEVSEL Timing	1	X	0x1	1 = GLINT R4 asserts DEVSE	L# at medium speed
11	Signaled Target Abort	1	X	0	0 = GLINT R4 never signals Ta	arget-Abort
12	Received Target Abort	<b>√</b>	<b>√</b>	0	This bit is set by the GLINT R4 whenever its transaction is terminal Abort	
13	Received Master Abort	1	<b>√</b>	0	This bit is set by the GLINT R4 whenever its transaction is terminal Abort	
14	Signalled System Error	1	×	0	0 = GLINT R4 never asserts a s	system error
31	Detected Parity Error	1	×	0	0 = Parity checking is not imple R4	emented by GLINT

Notes: Writes to this register causes bits to be reset, but not set. A bit is reset whenever the register is loaded with the corresponding bit position set to one. AGP Capable is a term used to express the logical OR of AGP1XCapable with AGP2XCapable with AGP4XCapable

## **CFGSubsystemId**

Name	Type	Offset	Format
CFGSubsystemId	Configuration	0x02E	Integer

### Control register

Bits	Name	Read	Write	Reset	Description
015	SubsystemId	X	✓	see	See CFGSubsystemVendorID
			once	text	

Notes: This register is used to identify the add-in board on which the GLINT R4 device resides. It has two possible reset states: the value may be loaded from the ROM byte addresses 0xFFFE and 0xFFFF, or reset to the Device ID and then written to once before it becomes read only. The option is controlled by a configuration register

## **CFGSubsystemVendorId**

Name	Type	Offset	Format
CFGSubsystemVendorId	Configuration	0x02C	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	SubsystemVend orID	X	✓ once	see text	

Notes: This register is used to identify the vendor of the add-in board on which the GLINT R4 device resides. It has two possible reset states: The value may be loaded from the ROM byte addresses 0xFFFC and 0xFFFD, or reset to the vendor ID and then written to once before it becomes read-only. The option is controlled by a configuration register

## **CFGVendorID**

Name	Type	Offset	Format
CFGVendorID	Configuration	0x00	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	Vendor ID	1	×	0x3D3 D	3Dlabs Company Code
1631					See CFGDeviceID

Notes: Vendor Identification Number

## 4.2 Region 0 Control Status (0x0000-0x02FF)

The R4 Region Zero is a 128KByte region containing the control registers and ports to and from the graphics processor. The control space is mapped in twice within the 128KByte region. In the second 64K the registers are mapped to be byte swapped for big endian hosts.

A number of Control Status Registers are implemented within the PCI Bus Interface, including registers for interrupt and error handling, reporting graphics processor FIFO status, and DMA control. Mode control registers are provided for Memory Apertures One and Two.

Region Zero also contains Memory and Video Control registers, which are accessed using the bypass interface, and RAMDAC and VGA Control registers, which are accessed using their own particular interfaces.

Two memory apertures are provided, each being a PCI region with a fixed size of 128 MBytes.

The two memory apertures can also be programmed to allow reading and writing of the Expansion ROM instead of the memory. This ensures that the "ROM" is visible beyond system boot time, making it possible to program a FLASH or EEPROM device in the field.

## **AGPControl**

Name	Type	Offset	Format
AGPControl	Control Status	0x078	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
02	Reserved	1	X	0		
3	AGP Long	1	1	0	0 = AGP Long Read	1 = AGP Long Read
	Read Disable				Requests may be	Requests disabled.
					generated.	
4	Reserved	1	X	0		
5	AGP Data Fifo	1	1	0	0 = RBF# throttle start	1 = Only request data
	throttle				of data transfer for low	when space is available in
					priority reads.	AGP data fifo to start
						receiving the burst
						(RBF# never asserted)
6	AGP High	1	1	0	0 = Use AGP Low	1 = Use AGP High
	Priority				Priority reads.	Priority reads
731	Reserved	1	X	0		

Notes: The AGP control register sets up the AGP master.

## ApertureOne ApertureTwo

Name	Type	Offset	Format
ApertureOne	Control Status	0x50	Bitfield
ApertureTwo	Control Status	0x58	Bitfield

Control register

Bits	Name	Read	Write	Reset	Descr	iption
07	Reserved	1	X	0		
8	VGA Access	✓	✓	0	0 = Address memory controller directly.	1 = Address memory through SVGA subsystem.
9	ROM Access	✓	✓	0	0 = Use this aperture to access memory (SVGA or direct).	1 = Use this aperture to access the Expansion ROM.
1031	Reserved					

Notes: Two memory apertures are provided, each being a PCI region with a fixed size of 64 MBytes. A variety of different access modes are possible - these are now controlled in the Bypass controller registers. The ApertureOne and ApertureTwo registers allow the Apertures to be used to access the SVGA or the ROM instead of the memory controller

## **AutoCalCount**

Name	Type	Offset	Format
AutoCalCount	Control Status	0x00F8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
012	AutoCalCount	✓	×	0x007F.FFFF	Fixed part, read only
1231	AutoCalCount	<b>√</b>	1		Programmable part

Notes: Controls the Auto Calibration period for the AGP 4X. – number of clocks between calibrations . In order to avoid a zero count, the bottom 12 bits are always set

## ChipConfig

Name	Type	Offset	Format

ChipConfig	Control Status	0x70	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	BaseClassZero	<b>√</b>	1	X	0 = Use the correct PCI Base Class Code
					1 = Force PCI Base Class Code to be zero
1	VGAEnable	1	1	X	0 = Disable internal SVGA subsystem
					1 = Enable internal SVGA subsystem
2	VGAFixed	1	1	X	0 = Disable SVGA fixed address decoding
					1 = Enable SVGA fixed address decoding
34	Reserved	1	X	X	
5	RetryDisable	<b>✓</b>	1	X	0 = Enable PCI Retry using "Disconnect-Without- Data" 1 = Disable PCI Retry using "Disconnect-Without-
					Data"
6	Reserved	1	×	X	
7	ShortReset	1	1	X	0 = Generate normal "AReset" pulse to rest of the
					chip
					1 = Generate short "AReset" pulse (BusReset+ 64
					clocks)
8	SBA Capable	1	1	X	0 = AGP sideband Addressing Disable
					1 = AGP sideband Addressing Enable
9	AGP 1X	1	1	X	0 = Not AGP 1X Capable
	Capable				1 = AGP 1X Capable
10	AGP 2X	1	1	X	0 = Not 2X Capable
	Capable				1 = 2X Capable
11	AGP 4X	1	1	X	0 = Not 4X Capable
	Capable				1 = 4X Capable
12	Subsystem	1	1	X	0 = Leave subsystem registers with reset values
	FromRom				1 = Load subsystem registers from ROM after reset
13	IndirectIO	1	1	X	0 = Base Address 3 disabled - Indirect IO accesses
	Enable				cannot be performed
					1 = IndirectIO accesses enabled
14	WC Enable	1	✓	X	0 = Upper half of region zero is a byte swapped version of lower half
					1 = Upper half of region zero is flagged as a Write combined version of the lower half
15	Prefetch Enable	✓	1	X	0 = Regions 1 and 2 marked as not prefetchable
					1 = Regions 1 and 2 marked as prefetchable
16	Alternate	✓	×	X	0=Device ID=0x0D
	Device				1=Device ID=0x11
	IDEnable	1			

17	AutoCal Enable	1	×	X	0=Disable
					1=Enable
1827	Reserved	1	×	X	(all bits zero)
2831	Mask rev	1	X	See	Value gives the Mask Revision. The initial revision is
				Desc.	0x0.

Notes: Most of the sampled values from the configuration pins are loaded into the ChipConfig register on the trailing edge of reset. This register can then be read back over the PCI bus, to allow the host to determine how the GLINT R4 chip has been configured, and to modify various fields of the configuration if required.

## ControlDMAAddress

Name	Type	Offset	Format
ControlDMAAddress	Control Status	0x28	Integer
	0 . 1		

Control register

Bits	Name	Read	Write	Reset	Description
031	Control DMA Start Address	✓	1	0	PCI start address for PCI master read transfer to the graphics processor input fifo.

Notes: When using the GPIn FIFO DMA controller to load the graphics processor, the Control DMA Start Address register should be loaded with the PCI address of the first word in the buffer to be transferred. Writing to the Control DMA Start Address register loads the address into the Control DMA address counter. Once a DMA has been set off, the next Control DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is already underway.

## **ControlDMAControl**

Name	Type	Offset	Format
ControlDMAControl	Control Status	0x60	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
	0 10164			0.000		
0	ControlDMA	✓	✓	0x000	This field should only be changed when the	
	Byte Swap			0.0000	ControlDMA controller	
	Control				0 = Standard. $1 = $ Byte Swapped is idle.	
1	ControlDMA	1	1	0	0 = DMA uses PCI Master	
	using AGP				1 = DMA uses AGP Master	
231	Reserved	1	X	0		

Notes: The DMA control register sets up the data transfer modes for the DMA controller. Data transfer can be set to byte swapped for big endian hosts.

#### **ControlDMACount**

Name	Type	Offset	Format
ControlDMACount	Control Status	0x30	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	Control DMA Count	1	1	0	Number of words to be transferred in the DMA operation. The valid range for this register is 0 to 65535. The register behaviour is undefined if it is written to while non-zero and Mastering is enabled. Mastering is enabled if <i>ControlDMAUseAGP</i> = 0 and PCI Bus Master Enabled or <i>ControlDMAUseAGP</i> = 1 and AGP Master is enabled. See <b>DMAControlRegister</b> .
1631	Reserved	1	×	0x000 0	

#### Notes:

- 1. When using the GPIn FIFO DMA controller to load the graphics processor, the Control DMA Start Address register should be loaded with the PCI address of the first word in the buffer to be transferred. Writing to the Control DMA Start Address register loads the address into the Control DMA address counter. Once a DMA has been set off, the next Control DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is already underway.
- 2. Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop.

# **ErrorFlags**

Name	Type	Offset	Format
ErrorFlags	Control Status	0x0038	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Input FIFO Error Flag	1	1	0x000 0.0000	Flag set on write to full input FIFO.  0 = No error. 1 = Error outstanding.
1	Output FIFO Error Flag	1	1	0	Flag set on read from empty output FIFO.  0 = No error. 1 = Error outstanding.
2	Reserved	✓	X	0b	
3	Control DMA Error Flag	✓	✓	0	Flag set for direct or register access to input FIFO while DMA is in progress (i.e. when the Control DMACount register is not zero).  0 = No error. 1 = Error outstanding.
4	Video Fifo Underflow Error Flag	1	1	0	Flag set when video FIFO underflows  0 = No error
5,6	reserved	1	1	0	
7	PCI Master Error Flag	✓	✓ 	0	Flag set when either Master abort or Target abort occurs while PCI Master access in progress The CFGStatus register can be read to determine the type of error.  0 = No error.
8	GPOutDMA Error Flag	<b>√</b>	<b>✓</b>	0	Flag set for slave access to output FIFO while DMA is in progress  0 = No error. 1 = Error outstanding.
9	Control DMA Count Overwrite Error Flag	1	<b>√</b>	0	Flag set if an attempt is made to write the Control DMACount register when it is not zero.  0 = No error. 1 = Error outstanding.
10	GPOutDMA Feedback Error Flag	1	1	0	Flag set if a feedback error occurs.  0 = No error. 1 = Error outstanding.
11	VSA Invalid Interlace Error Flag	1	1	0	Reserved
12	VSB Invalid Interlace Error Flag	<b>√</b>	1	0	Reserved

13	HostIn DMA	1	1	0	Flag set if HostIN DMA error occurs
	Error Flag				0 = No error $1 = $ Error Outstanding
1431	Reserved	1	X	0	

Notes: The Error Flags register shows which errors are outstanding in GLINT R4. Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write.

#### **FIFODiscon**

Name	Type	Offset	Format
FIFODiscon	Control Status	0x68	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Input FIFO	✓	✓	0	0 = Disabled
	Disconnect				1 = Enabled
	Enable				
1	Output FIFO	1	1	0	0 = Disabled
	Disconnect				1 = Enabled
	Enable				
2	Texture FIFO	1	1	0	0 = Disabled
	Disconnect				1 = Enabled
	Enable				
331	Reserved	1	X	0	

Notes: The FIFODiscon register enables the input and output FIFO disconnect signals, which drive two physical pins on the GLINT R4. Disconnects are disabled at reset. It also allows protocol disconnects to be enabled for the Texture FIFO.

## **GPOutDMAAddress**

Name	Type	Offset	Format
GPOutDMAAddress	Control Status	0x080	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	GPOutDMAA ddress				Next address to be issued to the DMA Arbiter.

Notes: The *GPOutDMA* Address register can be used to monitor the progress of the GPOutDMA controller. It returns the next address to be issued to the DMA arbiter.

## **HostTextureAddress**

Name	Type	Offset	Format
HostTextureAddress	Control Status	0x0100	Integer
	Control mariatan		

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
431	HostTexture	1	1	X	
	Address				

Notes: Used in "Slave Download Mode" to supply the address of the first word of a texture

## **InFIFOSpace**

Offset	Format
0x0018	Integer
X	0018

Control register

Bits	Name	Read	Write	Reset	Description
031	Input FIFO	1	×		The number of empty words in the input FIFO.
	Space			0.008	This number of words can be updated before
				0	checking InFIFOSpace again.

Notes: The **InFIFOSpace** register shows the number of words that can currently be written to the input FIFO. This register can be read at any time. If the DMA controller for the FIFO is in use, the value read is a snapshot of the current FIFO status.

### **IntEnable**

Name	Type	Offset	Format
IntEnable	Control Status	0x08	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Control DMA	1	1	0	0 = Disable interrupt.
		•	•	0	1 = Enable interrupt.
	Interrupt				1 – Eliable interrupt.
	Enable	_	_		
1	Sync Interrupt	✓	1	0	0 = Disable interrupt.
	Enable				1 = Enable interrupt
2	Reserved	1	X	0	
3	Error Interrupt	1	1	0	0 = Disable interrupt.
	Enable				1 = Enable interrupt.
4	Vertical Retrace	1	✓	0	0 = Disable interrupt.
	Interrupt				1 = Enable Interrupt
	Enable				
5	Scanline	1	1	0	0 = Disable interrupt.
	Interrupt				1 = Enable Interrupt
	Enable				·
6	Texture	1	1	0	0 = Disable interrupt.
	DownLoad				1 = Enable interrupt
	Interrupt				
	Enable				

7	Bypass DMA	1	✓	0	0 = Disable interrupt.
	Read Interrupt				1 = Enable interrupt
	Enable				
8	Reserved	1	1	0	
9	Reserved	1	1	0	
10	VS Serial	1	1	0	0 = Disable interrupt.
	Interrupt				1 = Enable interrupt.
	Enable				
11	VidDDC	1	✓	0	0 = Disable interrupt.
	Interrupt				1 = Enable interrupt
	Enable				
12	VS External	1	✓	0	0 = Disable interrupt.
	Interrupt				1 = Enable interrupt
	Enable				
13	Bypass DMA	1	1	0	0 = Disable interrupt.
	Write				1 = Enable interrupt
	Interrupt				
	Enable				
14	HostIn	1	1	0	0 = Disable interrupt.
	Command				1 = Enable interrupt.
	Interrupt				
	Enable				
15	VS DMA	1	✓	0	0 = Disable interrupt
	Interrupt				1 = Enable interrupt
	enable				
1631	Reserved	1	X	0	Read Only.

Notes: The **IntEnable** register selects which internal conditions are permitted to generate a bus interrupt. At reset all interrupt sources are disabled

## **IntFlags**

Name	Type	Offset	Format
IntFlags	Control Status	0x10	Bitfield

Control register

Bits	Flag Name	Read	Write	Reset		Description
0	Control DMA	1	✓	0	0 = No interrupt.	1 = Interrupt outstanding.
1	Sync	1	✓	0	0 = No interrupt.	1 = Interrupt outstanding
2	Reserved	1	X	0		
3	Error	1	✓	0	0 = No interrupt.	1 = Interrupt outstanding.
4	Vertical Retrace	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
5	Scanline	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
6	Texture Download	1	✓	0	0 = No interrupt.	1 = Interrupt outstanding
7	Bypass Read DMA	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
8	Reserved	1	1	0		
9	Reserved	1	1	0		
10	VS Serial	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
11	VidDDC	1	1	0	0 = No interrupt.	1 = Interrupt outstanding
12	VS External	1	1	0	0 = No interrupt.	1 = Interrupt outstanding.
13	Bypass Write DMA	✓	1	0	0 = No interrupt.	1 = Interrupt outstanding.
14	HostIn Command DMA	<b>√</b>	1	0	0 = No interrupt.	1 = Interrupt outstanding
15	VS DMA	1	1	0	0 = No interrupt	1 = Interrupt Outstanding
1630	Reserved	1	×	0	•	,
31	VGA Interrupt Line	1	X	0	0 = No interrupt.	1 = Interrupt asserted.

Notes: The IntFlags register shows which interrupts are outstanding. Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write. (The exception is bit 31, which is read-only and reflects the state of the interrupt line from the VGA. The VGA Interrupt must be enabled and reset by accessing the VGA directly, but is visible in this register for convenience.)

## LogicalTexturePage

Name	Type	Offset	Format
LogicalTexturePage	Control Status	0x118	Integer

Control register

Bits	Name	Read	Write	Reset	Description
015	LogicalTexture Page	3	5	X	
1631	Reserved	3	5	0	

Notes: Used with Slave Download Mode to complete the Texture FIFO protocol..

## **OutFIFOWords**

Name	Type	Offset	Format
OutFIFOWords	Control Status	0x0020	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Output FIFO	1	×	0x000	The number of valid words in the output FIFO.
	Words			0.0000	This number of words can be read before checking
					"OutFIFOWords" again.

Notes: The **OutFIFOWords** register shows the number of words currently in the output FIFO. This register can be read at any time.

## **PCIAbortAddress**

Name	Type	Offset	Format
PCIAbortAddress	Control Status	0x098	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	PCIAbort	1	×	0	
	Address				

Notes: The PCIAbortAddress register contains the first PCI Address issued by the PCI Master to cause an Abort.

#### **PCIAbortStatus**

Name	Type	Offset	Format
PCIAbortStatus	Control Status	0x090	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
06	ReadSource	1	×	0	The read source in the DMA Arbiter that caused the Abort.
7	ReadStatus	1	×	0	0 = No read abort 1 = Read abort
814	WriteSource	1	×	0	The Write source in the DMA Arbiter which caused the Abort.
15	WriteStatus	1	X	0	0 = No Write abort $1 = $ Write abort.
1631	Reserved	1	X	0	

Notes: The **PCIAbortStatus** register reports whether a PCI Master read or write operation has caused an abort (either a Master Abort or Target Abort.) . The **PCIAbortAddress** register can be read to determine the first PCI Address issued which caused an abort. The **PCIAbortStatus** register can be cleared by writing any value to the register.

#### **PCIFeedbackCount**

Name	Type	Offset	Format
PCIFeedbackCount	Control Status	0x088	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	PCI Feedback Count	✓	×	0	Number of words that have been transferred in the DMA operation.

Notes: The PCIFeedbackCount register can be read to monitor the progress of a Feedback DMA. The value returned is the number of double words transferred in the current DMA

### **PCIPLLStatus**

Name	Type	Offset	Format
PCIPLLStatus	Control Status	0x00F0	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
08	PCIPLLSetup	1	1		Provides 9 bits of setup for the deskew PLL.
911	PCIPLL	1	1	0x1	Divide by 2
	PostScale				
12	PCIPLL Enable	1	1	0x1	
1330	Reserved	1	X	0	0
31	Deskew PLL	1	X	0	Deskew lock
	Lock				

Notes: The PCIPLLStatus register controls the PCI deskew PLL status bits.

### PclkProfCount0

Name	Type	Offset	Format
PclkProfCount0	Control Status	0x260	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	PclkProf	✓	✓	0x0	
	Count0				

Notes: Counts the evet flags determined by A0 and B0 inverts and masks..

### PclkProfCount1

Name	Type	Offset	Format
PclkProfCount1	Control Status	0x288	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	PclkProf	1	1	0 <b>x</b> 0	
	Count1				

Notes: Counts the evet flags determined by A0 and B0 inverts and masks..

## PclkProfInvertA0

Name	Type	Offset	Format
PclkProfInvertA0	Control Status	0x240	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	PclkProfInvert	✓	1	0x0	
	A0				

Notes: Bitwise inverts the "A" set of event flags to profiling counter 0.

#### PclkProfInvertA1

Name	Type	Offset	Format
PclkProfInvertA1	Control Status	0x270	Integer
	Control register		

Control register

Bits	Name	Read	Write	Reset	Description
031	PclkProfInvert A1	1	1	0x0	

Notes: Bitwise inverts the "A" set of event flags to profiling counter 1.

## PclkProfInvertB0

Name	Type	Offset	Format
PclkProfInvertB0	Control Status	0x248	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	PclkProfInvert B0	✓	✓	0x000 0.0000	

Notes: Bitwise inverts the "B" set of event flags to profiling counter 0.

## PclkProfInvertB1

Name	Type	Offset	Format
PclkProfInvertB1	Control Status	0x270	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	PclkProfInvert B1	✓	1	0x0	

Notes: Bitwise inverts the "B" set of event flags to profiling counter 1.

## PclkProfMaskA0

Name	Type	Offset	Format
PclkProfMaskA0	Control Status	0x250	Integer

Bits	Name	Read	Write	Reset	Description
0	Always	1	1	X	
1	SlaveWriteAddr	1	1	X	
2	SlaveWritebusy	1	1	X	
3	SlaveWriteWait	1	1	X	
4	SlaveWriteData	1	1	X	
5	SlaveReadAddr	1	1	X	
6	SlaveReadBusy	1	✓	X	
7	SlaveReadWait	1	1	X	
8	SlaveReadData	1	✓	X	
9	SlaveTgtStop	1	✓	X	
10	MasterRequest	1	✓	X	
11	MasterWrite Addr	1	1	X	
12	MasterWrite Wait	1	1	X	
13	MasterWrite Data	1	1	X	
14	MasterRead Addr	1	1	X	
15	MasterRead Wait	1	1	X	
16	MasterRead Data	✓	✓	X	
17	MasterTgt Stop	1	1	X	
18	AgpData BusBusy	1	1	X	
19	AgpData MasDelay	✓	✓	X	
20	AgpData Transfer	1	1	X	
21	AgpArb FifoFull	1	1	X	
22	AgpCtrl FifoFull	✓	✓	X	
23	AgpAddr FifoFull	✓	✓	X	

24	AgpData FifoEmpty	1	1	X			
25	MasInCtrl FifoFull	1	1	X			
26	MasInData FifoEmpty	1	1	X			
27	MasOutCtrl FifoFull	1	1	X			
28	MasOutData FifoFull	1	1	X			
29	Reserved	1	×	X			
30	Mode	1	1	X	1=AND	2=OR	
31	Reserved	1	X	X			

Notes: Masks the "A" set of event flags to profile counter 0 (1=masked).

## PclkProfMaskA1

Name	Type	Offset	Format
PclkProfMaskA1	Control Status	0x278	Integer

Bits	Name	Read	Write	Reset	Description
0	Always	1	1	X	
1	SlaveWriteAddr	1	1	X	
2	SlaveWritebusy	1	1	X	
3	SlaveWriteWait	1	1	X	
4	SlaveWriteData	1	1	X	
5	SlaveReadAddr	1	1	X	
6	SlaveReadBusy	1	1	X	
7	SlaveReadWait	1	1	X	
8	SlaveReadData	1	1	X	
9	SlaveTgtStop	1	1	X	
10	MasterRequest	1	1	X	
11	MasterWrite Addr	✓	✓	X	
12	MasterWrite Wait	✓	✓	X	
13	MasterWrite Data	1	1	X	
14	MasterRead Addr	1	1	X	
15	MasterRead Wait	1	1	X	
16	MasterRead Data	1	1	X	
17	MasterTgt Stop	1	1	X	
18	AgpData BusBusy	1	1	X	
19	AgpData MasDelay	1	1	X	
20	AgpData Transfer	1	1	X	
21	AgpArb FifoFull	1	1	X	
22	AgpCtrl FifoFull	1	1	X	
23	AgpAddr FifoFull	1	1	X	

24	AgpData FifoEmpty	1	1	X			
25	MasInCtrl FifoFull	1	1	X			
26	MasInData FifoEmpty	1	1	X			
27	MasOutCtrl FifoFull	1	1	X			
28	MasOutData FifoFull	1	1	X			
29	Reserved	1	×	X			
30	Mode	1	1	X	1=AND	2=OR	
31	Reserved	1	X	X			

Notes: Masks the "A" set of event flags to profile counter 1 (1=masked).

## PclkProfMaskB0

Name	Type	Offset	Format
PclkProfMaskA0	Control Status	0x258	Integer

Bits	Name	Read	Write	Reset	Description
0	ByInFifo Full	1	1	X	
1	ByInFifoEmpty	1	1	X	
2	ByDMA Write Running	✓	✓	X	
3	ByDMA WriteEmpty	1	✓	X	
4	ByDMARead Running	1	✓	X	
5	ByDMA ReadFull	1	✓	X	
6	GpIn Fifo Full	1	1	X	
7	GpIn FifoEmpty	1	1	X	
8	GpInDMA Running	1	✓	X	
9	GpInDMA Ctrl Full	1	✓	X	
10	GpInDMA DataFull	1	✓	X	
11	TXDMA Running	1	✓	X	
12	TXDMA Ctrl Full	1	✓	X	
13	TXDMA DataFull	1	✓	X	
14	VSDMA Running	1	✓	X	
15	VSDMACtrl Full	1	✓	X	
16	VSDMAData Empty	1	✓	X	
17	VSDMAData Full	✓	1	X	
18	MemDMA Running	✓	1	X	
19	MemDMA CtrlFull	1	✓	X	

20	MemDMA	1	1	X	
	Data Empty				
21	GpOut FifoFull	✓	1	X	
22	GpOut	✓	1	X	
	FifoEmpty				
23	GpOutDMA	✓	1	X	
	Running				
24	GpOutDMA	✓	1	X	
	Ctrl Empty				
25	GpOutDMA	✓	1	X	
	CtrlFull				
26	GpOutDMA	1	1	X	
	DataEmpty				
27	GpOutDMA	1	1	X	
	DataFull				
2831	Reserved	1	×	X	

Notes: Masks the "B" set of event flags to profile counter 0 (1=masked).

## PclkProfMaskB1

Name	Type	Offset	Format
PclkProfMaskB1	Control Status	0x258	Integer

Bits	Name	Read	Write	Reset	Description
0	ByInFifo Full	1	1	X	
1	ByInFifoEmpty	1	1	X	
2	ByDMA Write Running	1	1	X	
3	ByDMA WriteEmpty	1	✓	X	
4	ByDMARead Running	1	✓	X	
5	ByDMA ReadFull	1	✓	X	
6	GpIn Fifo Full	1	1	X	
7	GpIn FifoEmpty	1	✓	X	
8	GpInDMA Running	1	✓	X	
9	GpInDMA Ctrl Full	1	1	X	
10	GpInDMA DataFull	✓	✓	X	
11	TXDMA Running	✓	✓	X	
12	TXDMA Ctrl Full	1	1	X	
13	TXDMA DataFull	1	✓	X	
14	VSDMA Running	1	✓	X	
15	VSDMACtrl Full	1	✓	X	
16	VSDMAData Empty	✓	1	X	
17	VSDMAData Full	✓	✓	X	
18	MemDMA Running	✓	1	X	
19	MemDMA CtrlFull	1	✓	X	

20	MemDMA	✓	✓	X	
	Data Empty				
21	GpOut FifoFull	1	1	X	
22	GpOut	1	1	X	
	FifoEmpty				
23	GpOutDMA	1	1	X	
	Running				
24	GpOutDMA	1	1	X	
	Ctrl Empty				
25	GpOutDMA	1	1	X	
	CtrlFull				
26	GpOutDMA	1	1	X	
	DataEmpty				
27	GpOutDMA	1	1	X	
	DataFull				
2831	Reserved	1	X	X	

Notes: Masks the "B" set of event flags to profile counter 0 (1=masked).

#### **ResetStatus**

Name	Type	Offset	Format
ResetStatus	Control Status	0x00	Integer

Control register

Bits	Name	Read	Write	Reset	Description
030	Reserved	1	X	0x000	
				0.0000	
31	Software Reset	1	1	0x000	0 = GP is ready for use.
	Flag			0.0000	1 = GP is being reset and
					must not be used

Notes: Writing to the reset status register causes a software reset of the graphics processor (GP). The software reset does not reset the bus interface. The reset takes a number of cycles to complete during which the graphics processor should not be used. A flag in the register shows that the software reset is still in progress.

## **TexDMAAddress**

Name	Type	Offset	Format
TexDMAAddress	Control Status	0x120	Integer
	Control register		

	Bits	Name	Read	Write	Reset	Description
(	031	TexDMA	1	×	X	
		Address				

Notes: This register returns the address of the last data returned in response to a texture read operation.

## **TestInputControl**

Name	Type	Offset	Format
TestInputControl	Control Status	0x200	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Test Input Hostin	1	1	0	
1	Test Input Delta0	1	✓	0	
2	Test Input Delta1	1	1	0	
3	Test Input TwoD	1	✓	0	
4	Test Input Rasterizer	1	1	0	
5	Test Input Scissor	1	✓	0	
6	Test Input Router	1	✓	0	
7	Test Input LBRead	1	✓	0	
8	Test Input Stencil	1	✓	0	
9	Test Input LBWrite	1	✓	0	
10	Test Input ColorDDA	1	✓	0	

					T
11	Test Input TX	✓	✓	0	
	Coord				
12	Test Input TX	1	✓	0	
	Index				
13	Test Input TX	1	1	0	
	Read				
14	Test Input TX	1	1	0	
17	LUT	•	•		
15		,		0	
13	Test Input TX	1	✓	0	
4.5	Filter				
16	Test Input TX	✓	✓	0	
	Comp				
17	Test Input TX	✓	✓	0	
	App				
18	Test Input Fog	✓	✓	0	
19	Test Input	✓	1	0	
	YUV				
20	Test Input	1	1	0	
	AlphaTest				
21	Test Input	1	1	0	
	FBRead	•			
22	Test Input	1	1	0	
	ABlend	•			
23	Test Input	1	1	0	
23	Dither	•			
24	Test Input	1	1	0	
24	Logicop	•	•		
25		1	1	0	
23	Test Input	1	•	0	
26	FBWrite			0	
26	Test Input	1	1	0	
	Hostout				
27	Test Input	✓	✓	0	
	Read Monitor				
28	Test Input	✓	✓	0	
	DeltaSwitch				
29	Test Input	✓	1	0	
	DeltaMux0				
30	Test Input	1	1	0	
	DeltaMux1				
31	Readback	1	1	0	
	Disable				
	I	1			l

Notes: This register sets the FIFO to which test writes are sent. The register must be enabled (bit 31) before any test writes or reads can take place.

4-51

# TestInputRdy

Name	Type	Offset	Format
TestInputRdy	Control Status	0x208	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Test Input	1	1	0x03ff.	
	Hostin Ready			ffff	
1	Test Input	1	1	0x03ff.	
	Delta0 Ready			ffff	
2	Test Input	1	1	0x03ff.	
	Delta1 Ready			ffff	
3	Test Input	1	1	0x03ff.	
	TwoD Ready			ffff	
4	Test Input	1	1	0x03ff.	
	Rasterizer			ffff	
	Ready				
5	Test Input	1	1	0x03ff.	
	Scissor Ready			ffff	
6	Test Input	1	1	0x03ff.	
	Router Ready			ffff	
7	Test Input	1	1	0x03ff.	
	LBRead Ready			ffff	
8	Test Input	1	1	0x03ff.	
	Stencil Ready			ffff	
9	Test Input	✓	1	0x03ff.	
	LBWrite Ready			ffff	
10	Test Input	✓	1	0x03ff.	
	ColorDDA			ffff	
	Ready				
11	Test Input TX	1	1	0x03ff.	
	Coord Ready			ffff	
12	Test Input TX	1	1	0x03ff.	
	Index Ready			ffff	
13	Test Input TX	1	1	0x03ff.	
	Read Ready			ffff	
14	Test Input TX	1	1	0x03ff.	
	LUT Ready			ffff	
15	Test Input TX	1	1	0x03ff.	
	Filter Ready			ffff	
16	Test Input TX	1	1	0x03ff.	
	Comp Ready			ffff	

17	Test Input TX	✓	1	0x03ff.	
	App Ready			ffff	
18	Test Input Fog	✓	1	0x03ff.	
	Ready			ffff	
19	Test Input	1	1	0x03ff.	
	YUV Ready			ffff	
20	Test Input	✓	1	0x03ff.	
	AlphaTest			ffff	
	Ready				
21	Test Input	1	1	0x03ff.	
	FBRead Ready			ffff	
22	Test Input	✓	1	0x03ff.	
	ABlend Ready			ffff	
23	Test Input	✓	1	0x03ff.	
	Dither Ready			ffff	
24	Test Input	✓	1	0x03ff.	
	Logicop Ready			ffff	
25	Test Input	✓	1	0x03ff.	
	FBWrite Ready			ffff	
26	Test Input	✓	1	0x03ff.	
	Hostout Ready			ffff	
27	Test Input	✓	✓	0x03ff.	
	Read Monitor			ffff	
	Ready				
28	Test Input	✓	1	0x03ff.	
	DeltaSwitch			ffff	
	Ready				
29	Test Input	✓	1	0x03ff.	
	DeltaMux0			ffff	
	Ready				
30	Test Input	✓	1	0x03ff.	
	DeltaMux1			ffff	
	Ready				
31	Readback	✓	1	0x03ff.	
	Disable Ready			ffff	

Notes: This register shows the input status of all the core FIFOs when read. A write to this register sets a write pulse to the FIFO pointed at by the TestInputControl.

# **TestOutputControl**

Name	Type	Offset	Format
TestOutputControl	Control Status	0x210	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Test Output GPInFifo	1	<b>✓</b>	0	
1	Test Output Delta Switch0	1	✓	0	
2	Test Output Delta Switch1	1	✓	0	
3	Test Output Delta Mux	1	1	0	
4	Test Output TwoD	1	1	0	
5	Test Output Rasterizer	✓	✓	0	
6	Test Output Scissor	✓	✓	0	
7	Test Output ReadMonitor	1	1	0	
8	Test Output LBRead	✓	✓	0	
9	Test Output Stencil	✓	✓	0	
10	Test Output LBWrite	✓	✓	0	
11	Test Output ColorDDA	✓	✓	0	
12	Test Output TX Coord	✓	✓	0	
13	Test Output TX Index	1	1	0	
14	Test Output TX Read	1	✓	0	
15	Test Output TX LUT	1	✓	0	
16	Test Output TX Filter	1	✓	0	
17	Test Output TX Comp	1	✓	0	

Notes: Sets the source location for FIFO test reads..

# **TestOutputRdy**

Name	Type	Offset	Format
TestOutputRdy	Control Status	0x218	Bitfield

Bits	Name	Read	Write	Reset	Description
0	Test Output GPInFifo Ready	<b>✓</b>	1	0	
1	Test Output Delta Switch0 Ready	1	1	0	
2	Test Output Delta Switch1 Ready	1	1	0	
3	Test Output Delta Mux Ready	1	1	0	
4	Test Output TwoD Ready	✓	1	0	
5	Test Output Rasterizer Ready	1	1	0	
6	Test Output Scissor Ready	1	1	0	
7	Test Output ReadMonitor Ready	1	1	0	
8	Test Output LBRead Ready	1	<b>√</b>	0	
9	Test Output Stencil Ready	1	1	0	
10	Test Output LBWrite Ready	1	✓	0	
11	Test Output ColorDDA Ready	✓	1	0	
12	Test Output TX Coord Ready	1	1	0	
13	Test Output TX Index Ready	1	1	0	

14	Test Output TX Read Ready	✓	1	0	
15	Test Output TX LUT Ready	✓	1	0	
16	Test Output TX Filter Ready	✓	✓	0	
17	Test Output TX Comp Ready	✓	<b>√</b>	0	
18	Test Output TX App Ready	✓	1	0	
19	Test Output Fog Ready	✓	1	0	
20	Test Output YUV Ready	<b>√</b>	1	0	
21	Test Output AlphaTest Ready	✓	<b>√</b>	0	
22	Test Output FBRead Ready	<b>&gt;</b>	1	0	
23	Test Output ABlend Ready	<b>&gt;</b>	✓	0	
24	Test Output Dither Ready	<b>&gt;</b>	1	0	
25	Test Output Logicop Ready	✓	✓	0	
26	Test Output FBWrite Ready	✓	✓	0	
27	Test Output Hostout Ready	✓	✓	0	
28	Test Output HostIn Ready	<b>&gt;</b>	✓	0	
29	Test Output Delta0 Ready	<b>&gt;</b>	✓	0	
30	Test Output Delta1 Ready	✓	1	0	
31	Test Output Router Ready	✓	✓	0	

Notes: Sets the source location for FIFO test reads..

#### **TestReadData**

Name	Type	Offset	Format
TestReadData	Control Status	0x238	Integer

Control register

Bits	Name	Read	Write	Reset	Description
04	TestReadData	1	1	0x000 0.0000	Data

Notes: This register reads data from the register selected by **TestReadSelect**.

## **TestReadSelect**

Name	Type	Offset	Format
TestWriteSelect	Control Status	0x230	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
04	TestReadSelect	1	1	0x0	0=FIFO Tag 1=FIFO Data (31:0)
					2=FIFO Data (63:32) 3=FIFO Data (95:64)
					4=FIFO Data (127:96) 5= FIFO Data (159:128)
					6= FIFO Data (129:160)
					Other values have undefined behaviour.

Notes: This register controls which portion of the data/Tag is read from the selected FIFO when the **TestReadData** register is read. The register post-increments after the data is read, i.e. Write 0 to **TestReadSelect** selects the FIFOtag, read data (**TestReadData**) comes from the FIFO Tag, and **TestReadSelect** auto-increments to 1 so the next **TestReadData** comes from FIFO Data bits 0...31.

#### **TestWriteSelect**

Name	Type	Offset	Format
TestWriteSelect	Control Status	0x220	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
04	TestWriteSelect	1	1	0x0	0=FIFO Tag 1=FIFO Data (31:0) 2=FIFO Data (63:32) 3=FIFO Data (95:64) 4=FIFO Data (127:96) 5= FIFO Data (159:128) 6= FIFO Data (129:160)

Notes: This register controls which portion of the data/Tag is written to in the selected FIFO when the **TestWriteData** register is written to. The register post-increments after the data is written, i.e. Write 0 to **TestWriteSelect** selects the FIFOtag, written data (**TestWriteData**) goes to the FIFO Tag, and **TestWriteSelect** auto-increments to 1 so the next **TestWriteData** goes to FIFO Data bits 0...31.

#### **TestWriteData**

Name	Type	Offset	Format
TestWriteData	Control Status	0x0228	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description	
031	TestWriteData	1	✓	0x000	Data	
				0.0000		

Notes: Writes to this register are sent to the FIFO selected by **TestWriteSelect** 

## **TexFIFOSpace**

Name	Type	Offset	Format
TexFIFOSpace	Control Status	0x128	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	TexFIFOSpace	1	X	0x10	

Notes: This register returns number of 128-bit spaces in the Texture Data FIFO. space is decremented by 1 after four 32-bit writes to the FIFO region. Software must always write in multiples of four 32-bit words.

## **TextureDownloadControl**

Name	Type	Offset	Format
TextureDownloadControl	Control Status	0x108	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Texture Download	<b>√</b>	1	0	
	Enable				
1	Texture Download Busy	1	×	0	
2	Texture MemType	1	✓	0	0 = PCI, 1 = AGP Download
37	TextureGranula rity	1	1	0	
812	TextureThresh old	1	1	0	
13	SlaveTextureD ownload	1	1	0	0 = Use Texture DMA for downloads - Slave Writes to the FIFO are discarded. 1 = Use Slave writes into the FIFO. (slave Reads of FIFO return zero)
1431	Reserved	1	×	0	

Notes:

# **TextureOperation**

Name	Type	Offset	Format
TextureOperation	Control Status	0x110	Integer

Control register

Bits	Name	Read	Write	Reset	Description
08	Length	1	X	X	
910	Memory Pool	1	X	X	
11	Host Virt	1	X	X	
1231	Reserved	1	X	X	

Notes: Required in Slave Download Mode to complete the Texture FIFO protocol.

## **VCIkRDacCtI**

Name	Type	Offset	Format
VClkRDacCtl	Control Status	0x40	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	VidCtl(0) pin	✓	1	0x000	
				0.0000	
1	VidCtl(1) pin	1	1	0	

Notes: This 2 bit register is used to select which set of RAMDAC control registers is used to control the DClk PLL.

## 4.3 Region 0 Bypass Controls (0x0300-0x03FF)

The bypass unit is used to access the memory, the memory control registers, the video unit, and the VGA. It holds two DMA engines, one for reading from system memory and writing to local memory (DMARead) and one for writing to system memory and reading from local memory (DMAWrite). There is also byte swapping for upload and download, and conversion to and from YUV planar data format.

The DMA engines are controlled from a buffer of commands held in memory. DMARead takes commands from system memory, DMAWrite takes commands from local memory. Each command has the format:

Word 0: address of data in system memory, 128 bit aligned.

Word 1: address of data in local memory, 128 bit aligned.

Word 2: lower 16 bits = byte enable mask to apply to first transfer, upper 16 bits = mask to apply to last transfer.

Word 3: count of 128 bit items to transfer.

The command mechanism allows for full gather-scatter DMA, one important use is the ability to access non-contiguous system memory.

This unit does not throttle PCI read requests on room in the fifo to memory, but relies on the speed of the memory to rarely stall the bus. Throttling is not possible because the bypass fifo is shared by all sources, so the amount of room in it is unpredictable. There is control over the size of each DMA request, both reads and writes, to prevent very long bursts that hog the bus. There is also control to align DMA transfers to cache line (64 bytes) boundaries. DMAWrite data is loaded into a storage fifo before being sent to the PCI. There is data throttling on this fifo, as any data returned must be removed from the bypass return data fifo to allow direct reads to complete.

Arbitration for access to local memory is done in a strict priority, with any direct access being handled immediately. The second priority goes to DMARead (i.e. write to local memory) so that any data delivered by the bus is cleared immediately. If there are no other requests, the DMAWrite unit is allowed to read local memory and store the data ready for transfer over the PCI. The memory is used efficiently because request to the PCI are for bursts. The PCI will complete one burst before moving to the next.

The DirectAccess port from the PCI is required to supply the lower 2 bits of the 32 bit aligned address in the Offset field of the fifo. This is used to steer the data correctly for targets that have a 32 bit interface. The same offset is returned to the PCI for all read operations, including reads from memory. Data is always transmitted along the correct byte lanes, with byte enables set appropriately.

# ByAperture1Mode ByAperture2Mode

Name	Type	Offset	Format
ByAperture1Mode	Bypass Control	0x0300	Bitfield
ByAperture2Mode	Bypass Control	0x0328	Bitfield

Bits	Name	Read	Write	Reset	Description	
01	ByteSwap	1	✓	0	Controls byte swapping on writing to or reading from local memory.	
					0 = ABCD  (no swap) $2 = CDAB$	
					1 = BADC (byte (half word swapped)	
					$\begin{array}{ccc} \text{Swapped} & \text{Swapped} \\ \text{Swapped} & \text{Swapped} \end{array}$	
2	PatchEnable	1	1	0	Organizes accesses to local memory to fit 2	
					dimensional patch.	
					0 = Off $1 = On$	
34	Format	1	1	0	Pixel format. YUV formats are converted from	
					planar 420 to 422 format on writing, and from 422 to	
					planar 420 on reads:	
					0 = Raw $1 = YUYV$	
					2 = UYVY $3 = Reserved$	
56	PixelSize	1	1	0	0 = 8  bits $2 = 32  bits$	
					1 = 16  bits $3 = Reserved$	
78	EffectiveStride	1	1	0	Stride used to calculate patched address. Should	
					always be bigger or equal to the real stride of the	
					display"	
					0 = 1024 $1 = 2048$	
					2 = 4096 3 = 8192	
915	PatchOffsetX	1	1	0	Adjusts X position within patch.	
1620	PatchOffsetY	1	1	0	Adjusts Y position within patch.	
21	Buffer	1	1	0	0 = Framebuffer	
2224	DoubleWrite	1	1	0	Do two writes for every one received. Defines the	
					boundary on which the second write occurs. A write	
					to an odd multiple of the segment specified causes a	
					write to the corresponding even segment; a write to	
					an even segment causes a write to the odd segment.	
					0 = Off $1 = 1 Mbyte$	
					2 = 2  Mbytes $3 = 4  Mbytes$	
					4 = 8  Mbytes $5 = 16  Mbytes$	
					6 = 32  Mbytes $7 = Reserved$	
2531	Reserved	1	X	0		

Notes: These registers allow the required byte swapping and memory packing modeto be selected for each of the **CFGBaseAddr** memory apertures.

# ByAperture1UStart ByAperture2UStart

Name	Type	Offset	Format
ByAperture1UStart	Bypass Control	0x0318	Integer
ByAperture2UStart	Bypass Control	0x0340	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	UStart	1	1	X	Number of 128 bit transfers before interpreting data as U.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

# ByAperture1VStart ByAperture2VStart

Name	Type	Offset	Format
ByAperture1VStart	Bypass Control	0x0320	Integer
ByAperture2VStart	Bypass Control	0x0348	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	VStart	1	1	X	Number of 128 bit transfers before interpreting data as V.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

## ByAperture1YStart ByAperture2YStart

Name	Type	Offset	Format
ByAperture1YStart	Bypass Control	0x0310	Integer
ByAperture2YStart	Bypass Control	0x0338	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	YStart	1	1	X	Number of 128 bit transfers before interpreting data as Y.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

## ByAperture1Stride ByAperture2Stride

Name	Type	Offset	Format
ByAperture1Stride	Bypass Control	0x0308	Integer
ByAperture2Stride	Bypass Control	0x0330	Integer

Control register

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Number of pixels per line.
1231	Reserved	1	X	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

## ByDMAReadCommandBase

Name	Type	Offset	Format
By DMARe ad Command Base	Bypass Control	0x0378	Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	X	
431	Address	✓	✓	X	Base address of command buffer for DMA transfers from system memory to local memory. Always in system memory. Address is 128 bit aligned.

Notes:

## **ByDMAReadCommandCount**

Name	Type	Offset	Format
ByDMAReadCommand	Bypass Control	0x0380	Integer
Count			

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	1	1	X	Number of command packets to transfer.

## **ByDMAReadMode**

Name	Type	Offset	Format
ByDMAReadMode	Bypass Control	0x0350	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description			
01	ByteSwap	1	✓	0	Controls byt		n writing to or	reading
					0 = ABCD (no swap)	1 = BADC (byte swapped)	2 = CDAB (half word swapped)	3 = DCBA
2	PatchEnable	1	1	0	Organizes ac dimensional 0 = Off	cesses to local	memory to fit $1 = On$	: 2
34	Format	1	<b>√</b>	0	Pixel format. YUV formats are converted from plan 420 to 422 format on writing, and from 422 to planar 420 on reads.  0 = Raw  1 = YUYV			422 to
56	PixelSize	1	1	0	0 = 8 bits		1 = 16 bi	ts
78	EffectiveStride	1	1	0	2 = 4096			
915	PatchOffsetX	1	1	0	Adjusts X po	sition within	patch.	
1620	PatchOffsetY	1	1	0	Adjusts Y po	sition within	patch.	
21	Buffer	1	1	0	0 = Framebu	ıffer	1 = Local	buffer
22	Active	✓	✓	0	Indicates the status of the DMA.  0 = DMA Idle 1 = DMA Running		ng	
23	MemType	1	1	0	Type of bus protocol to use for DMA.			
					0 = PCI	-	1 = AGP	
2426	Burst	1	1	0	Size of burst	defined as log	2 of burst size	
27	Align	1	✓	0			efers to 64 byte 1 = On	
2831	Reserved	1	×	0				

Notes: Controls the operation of the DMA controller reading data from system memory and writing it to local memory.

## **ByDMAReadStride**

Name	Type	Offset	Format
ByDMAReadStride	Bypass Control	0x0358	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Number of pixels per line.
1231	Reserved	1	X	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

## **ByDMAReadUStart**

Name	Type	Offset	Format
ByDMAReadUStart	Bypass Control	0x0368	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	UStart	✓	<b>✓</b>	X	Number of 128 bit transfers before interpreting data as U.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

#### **ByDMAReadVStart**

Name	Type	Offset	Format
ByDMAReadVStart	Bypass Control	0x0370	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	VStart	1	1	X	Number of 128 bit transfers before interpreting data as V.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

## **ByDMAReadYStart**

Name	Type	Offset	Format
ByDMAReadYStart	Bypass Control	0x0360	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	YStart	1	1	X	Number of 128 bit transfers before interpreting data as Y.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

## **ByDMAWriteCommand Base**

Name	Type	Offset	Format
ByDMAWriteCommand	Bypass Control	0x03B0	Integer
Base			

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	X	
431	Address	1	1	X	Base address of command buffer for DMA transfers
					from local memory to system memory. Always in
					local memory. Address is 128 bit aligned.

Notes:

## **ByDMAWriteCommandCount**

Name	Type	Offset	Format
ByDMAWriteCommand	Bypass Control	0x03B8	Integer
Count			

Control register

Bits	Name	Read	Write	Reset	Description	
031	Count	1	1	X	Number of command packets to transfer.	

Makes			
Notes:			

## **ByDMAWriteMode**

Name	Type	Offset	Format
ByDMAWriteMode	Bypass Control	0x0388	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
01	ByteSwap	1	✓	0	Controls byte swapping on writing to or reading from local memory.  0 = ABCD (no swap)  1 = BADC (byte swapped)  2 = CDAB (half word swapped)  3 = DCBA	
2	PatchEnable	✓	<b>√</b>	0	Organizes accesses to local memory to fit 2 dimensional patch.  0 = Off	
34	Format	✓	✓	0	Pixel format. YUV formats are converted from planar 420 to 422 format on writing, and from 422 to planar 420 on reads.  0 = Raw	
56	PixelSize	✓	1	0	0 = 8 bits 1 = 16 bits 2 = 32 bits 3 = Reserved	
78	EffectiveStride	1	1	0	Stride used to calculate patched address. Should always be bigger or equal to the real stride of the display.  0 = 1024	
915	PatchOffsetX	1	1	0	Adjusts X position within patch.	
1620	PatchOffsetY	1	1	0	Adjusts Y position within patch.	
21	Buffer	1	1	0	0 = Framebuffer $1 = Localbuffer$	
22	Active	✓	✓	0	Indicates the status of the DMA.  0 = DMA Idle	
23	MemType	✓	✓	0	Type of bus protocol to use for DMA. $0 = PCI \qquad 1 = AGP$	
2426	Burst	1	1	0	Size of burst defined as log2 of burst size.	
27	Align	1	✓	0	Enables alignment of transfers to 64 byte boundaries.	
2831	Reserved	1	×	0		

Notes: Controls the operation of the DMA controller reading data from local memory and writing it to system memory.

## **ByDMAWriteStride**

Name	Type	Offset	Format
ByDMAWriteStride	Bypass Control	0x0390	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Number of pixels per line.
1231	Reserved	1	X	X	

Notes: Sets the stride of the buffer in local memory. Only used when patching or doing YUV format conversions.

## **ByDMAWriteUStart**

Name	Type	Offset	Format
ByDMAWriteUStart	Bypass Control	0x03A0	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
023	UStart	1	1	X	Number of 128 bit transfers before interpreting data
					as U.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as U.

#### **ByDMAWriteVStart**

Name	Type	Offset	Format
ByDMAWriteVStart	Bypass Control	0x03A8	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	VStart	1	1	X	Number of 128 bit transfers before interpreting data as V.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as V.

### **ByDMAWriteYStart**

Name	Type	Offset	Format
ByDMAWriteYStart	Bypass Control	0x0398	Integer

Control register

Bits	Name	Read	Write	Reset	Description
023	YStart	✓	1	X	Number of 128 bit transfers before interpreting data as Y.
2431	Reserved	1	X	X	

Notes: Used to control the conversion of planar YUV to packed YUV, this register sets the number of transfers to do before interpreting the data as Y.

#### 4.4 Region 0 Memory Control (0x1000-0x1FFF)

#### LocalMemCaps

NameTypeOffsetFormatLocalMemCapsMemory Control0x1018BitfieldCommand register

Bits	Name	Read	Write	Reset	Description
03	Column Address	1	<b>✓</b>	0	Address bits to use for column address.
47	RowAddress	1	1	0	Address bits to use for row address.
811	BankAddress	1	1	0	Address bits to use for bank address.
1215	ChipSelect	1	1	0	Address bits to use for chip select.
1619	PageSize	✓	✓	0	Page size (units = full width of memory) $0 = 32 \text{ units} \qquad 1 = 64 \text{ units, etc}$
2023	RegionSize	1	✓	0xF	Region size (units = full width of memory) $0 = 32 \text{ units} \qquad 1 = 64 \text{ units, etc}$
24	NoPrecharge Opt	1	✓	0	0 = off $1 = on$
25	SpecialMode Opt	1	✓	0	0 = off $1 = on$
26	TwoColor BlockFill	1	✓	0	0 = off $1 = on$
27	Combine Banks	1	1	0	0 = off $1 = on$
28	NoWriteMask	1	1	0x1	0 = off $1 = on$
29	NoBlockFill	1	1	0x1	0 = off $1 = on$
30	HalfWidth	1	1	0x1	0 = off $1 = on$
31	NoLookAhead	1	1	0x1	0 = off $1 = on$

Notes: 1. The ColumnAddress, RowAddress, BankAddress, and ChipSelect fields select the bits of the absolute physical address that are to be used to define corresponding parameters. Each value follows on from the previous one, so the ChipSelect value starts at ColumnAddress + RowAddress + BankAddress and continues for ChipSelect bits.

2. The PageSize field defines the size of the page, and the RegionSize field defines the size of the region of memory that each of the four page detectors should be assigned to (so that it is set to one quarter of the memory size).

#### LocalMemCapsLb

NameTypeOffsetFormatLocalMemCapsMemory Control0x1040Bitfield

Command register

Bits	Name	Read	Write	Reset	Description
03	Column Address	✓	<b>√</b>	0	Address bits to use for column address.
47	RowAddress	1	1	0	Address bits to use for row address.
811	BankAddress	1	1	0	Address bits to use for bank address.
1215	ChipSelect	1	✓	0	Address bits to use for chip select.
1619	PageSize	✓	✓	0	Page size (units = full width of memory) $0 = 32 \text{ units} \qquad 1 = 64 \text{ units, etc}$
2023	RegionSize	✓	1	0xF	Region size (units = full width of memory) $0 = 32 \text{ units} \qquad 1 = 64 \text{ units, etc}$
24	Reserved	×	X	0	
25	SpecialMode Opt	✓	1	0	0 = off $1 = on$
26	TwoColor BlockFill	1	1	0	0 = off $1 = on$
27	Combine Banks	1	1	0	0 = off $1 = on$
28	NoWriteMask	1	1	0x1	0 = off $1 = on$
29	NoBlockFill	1	1	0x1	0 = off $1 = on$
30	HalfWidth	1	1	0x1	0 = off $1 = on$
31	NoLookAhead	1	1	0x1	0 = off $1 = on$

- 1. The Lb registers apply to R4 only
- 2. The Reset state guarantees access to the lower 512 bytes of memory.
- 3. The ColumnAddress, RowAddress, BankAddress, and ChipSelect fields select the bits of the absolute physical address that are to be used to define corresponding parameters. Each value follows on from the previous one, so the ChipSelect value starts at ColumnAddress + RowAddress + BankAddress and continues for ChipSelect bits.
- 4. The PageSize field defines the size of the page, and the RegionSize field defines the size of the region of memory that each of the four page detectors should be assigned to (so that it is set to one quarter of the memory size).

# LocalMemControl LocalMemControlLb

NameTypeOffsetFormatLocalMemControlMemory Control0x1028BitfieldLocalMemControlLbMemory Control0x1050Bitfield

Command register

Bits	Name	Read	Write	Reset	Description
02	CASLatency	1	1	0x3	0 = 0 clocks 1 = 1 clock 2 = 2 clocks 3 = 3 clocks 4 = 4 clocks 5 = 5 clocks
	<u> </u>			_	6 = 6 clocks 7 = 7 clocks
3	Interleave	<b>√</b>	1	0	0 = off 1 = on
46	Address Extension			0	Redeploys Memory Controller Bank Select signals as address lines to enable use of larger memory devices:  0: no change  1: BankSelect0=>Address12 BankSelect2=>BankSelect0 BankSelect3=>BankSelect2  2: BankSelect0=>Address12 BankSelect1=>Address13 BankSelect2=>BankSelect0 BankSelect3=>BankSelect1  3: BankSelect3=>Address12 BankSelect1=>Address13 BankSelect1=>Address13 BankSelect2=>Address14 BankSelect3=>Address14 BankSelect1=>Address12 BankSelect0=>Address14 BankSelect1=>Address13 BankSelect1=>Address13 BankSelect1=>Address13 BankSelect1=>Address13 BankSelect1=>Address13 BankSelect2=>Address14 BankSelect3=>Address14 BankSelect3=>Address14
721	Reserved	1	X	0	=meeteete 11da1eee1e
2231	Mode	1	1	0x030	Mode register value used to configure memory. Bit 22 coresponds to bit 0 of register, bit 31 corresponds to bit 9 of register.

Notes: 1.

- 1. **LocalMemControlLb** is supported on GLINT R4 only.
- 2. Values are for delays from the current operation to the next. If the delay is set to zero the next operation can follow the current one in the next CLK cycle.

  This generally means that the value loaded into the register is the corresponding data sheet value minus one. For example, the data sheet may specify the block write cycle time to be 2 clocks, so the register value would be one because there has to be a one clock delay between block writes.
- 3. Bits 22 and 31 of LocalMemControl register correspond respectively to bits 0 and 9 of the mode register in the memory device.
- 4. *AddressExtension*: The procedure to set up for different configurations of 32MB and 64MB devices is described in the *GLINT R4 Reference Guide* volume IV: Memory System.

## LocalMemPowerDown LocalMemPowerDownLb

Name	Type	Offset	Format
LocalMemPowerDown	Memory Control	0x1038	Bitfield
LocalMemPowerDownLb	Memory Control	0x1060	Bitfield
	Command register		

Bits	Name	Read	Write	Reset	Description	
0	Enable	1	1	0	0 = Off	1 = On
116	Reserved	1	×	0		
1731	Delay	1	1	0	Timeout in 32 clock units	

Notes: Timeout between reseting memory to low power mode in 32 clock units.

#### LocalMemProfileMask0

Name	Type	Offset	Format
Local Mem Profile Mask 0	Memory Control	0x1068	Bitfield
	Command register		

Bits	Name	Read	Write	Reset	Description	
0	Always	1	1	0	0 = Exclude	1 = Include
1	Idle	✓	X	0	@@@@	
1731	Delay	1	1	0	Timeout in 32 clock units	

Notes: Lb signals apply to GLINT R4 only.

#### LocalMemRefresh LocalMemRefreshLb

Name	Type	Offset	Format
LocalMemRefresh	Memory Control	0x1030	Bitfield
LocalMemRefreshLb	Memory Control	0x1058	Bitfield

Command register

Bits	Name	Read	Write	Reset	Description	
0	Enable	1	1	1	0 = Off	1 = On
17	RefreshDelay	1	1	0		
831	Reserved	1	X	0	Delay in 32 clock units	

Notes: Delay between refresh cycles in 32 clock units.

# LocalMemTiming LocalMemTimingLb

NameTypeOffsetFormatLocalMemTimingMemory Control0x1020BitfieldLocalMemTimingLbMemory Control0x1048Bitfield

Command register

Bits	Name	Read	Write	Reset		Description
01	TurnOn	1	<b>√</b>	0x3	0 = 0 clocks	2 = 2 clocks
					3 = 3 clock	1 = 1 clock
23	TurnOff	1	1	0x3	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clock
45	RegisterLoad	1	1	0x3	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clock
67	BlockWrite	1	✓	0x3	0 = 0 clocks	1 = 1 clock
					2 = 2 clocks	3 = 3 clock
810	ActivateTo	1	✓	0 <b>x</b> 7	0 = 0 clocks	1 = 1 clock
	Command				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6  clocks	7 = 7 clocks
1113	PrechargeToAc	1	✓	0 <b>x</b> 7	0 = 0 clocks	1 = 1 clock
	ti vate				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6  clocks	7 = 7 clocks

1416	BlockWriteTo	1	1	0x7	0 = 0 clocks	1 = 1 clock
1410		•	•	UX /	0 = 0 clocks 2 = 2 clocks	3 = 3 clocks
	Pr echarge					
					4 = 4  clocks	5 = 5 clocks
					6 = 6 clocks	7 = 7 clocks
1719	WriteTo	✓	✓	0x7	0 = 0 clocks	$1 = 1 \operatorname{clock}$
	Precharg e				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6  clocks	7 = 7 clocks
2023	ActivateTo	1	1	0xF	0 = 0 clocks	1 = 1 clock
	Precharge				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6  clocks	7 = 7 clocks
					8 = 8  clocks	9 = 9 clocks
					10 = 10  clocks	11 = 11 clocks
					12 = 12 clocks	13 = 13 clocks
					14 = 14 clocks	15 = 15 clocks
2427	RefreshCycle	1	1	0xF	0 = 0 clocks	1 = 1 clock
	,				2 = 2 clocks	3 = 3 clocks
					4 = 4 clocks	5 = 5 clocks
					6 = 6  clocks	7 = 7 clocks
					8 = 8 clocks	9 = 9 clocks
					10 = 10  clocks	11 = 11 clocks
					12 = 12 clocks	13 = 13 clocks
					14 = 14 clocks	15 = 15 clocks
28 31	Reserved	1	×	0		
2831	Reserved	1	X	0	14 - 14 CIOCKS	13 — 13 CIOCKS

Notes: Values are for delays from the current operation to the next. If the delay is set to zero the next operation can follow the curent one in the next clock cycle. This generally means that the value loaded into the register is the corresponding data sheet value minus one. For example, the data sheet may specify the block write cycle time to be 2 clocks, so the register value would be 1 because there has to be a one clock delay between block writes.

## MemBypassWriteMask

Name	Type	Offset	Format
MemBypassWriteMask	Memory Control	0x1008	Integer
	Command register		

Bits	Name	Read	Write	Reset	Description
031	Mask	✓	✓	0xFFF FFFF	Per bit control: 0 = mask write, 1 = allow write
				F	

Notes: This register determines the bits that get written to memory by way of the bypass.

#### **MemCounter**

NameTypeOffsetFormatMemCounterMemory Control0x1000Integer

Command register

Bits	Name	Read	Write	Reset	Description
031	Count	1	X	0	

#### **MemScratch**

NameTypeOffsetFormatMemScratchMemory Control0x1010Integer

Command register

Bits	Name	Read	Write	Reset	Description
031		1	1	0	Scratch memory

Notes: Scratch memory

#### RemoteMemControl

NameTypeOffsetFormatRemoteMemControlMemory Control0x1100Integer

Command register

Bits	Name	Read	Write	Reset	Descr	ription
0	TxReadType	1	1	0	0 = PCI	1 = AGP
131	Reserved	1	X	0		

## 4.5 Region 0 GP FIFO (0x2000-0x2FFF)

No 0x2000 series registers are listed.

#### 4.6 Region 0 Video Control (0x3000-0x3FFF)

#### **DisplayData**

Name	Type	Offset	Format
DisplayData	Video Control	0x3068	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description	
0	DataIn	1	X	X	0 = Data line is low	1 = Data line is high
1	ClkIn	1	X	X	0 = Clock line is low	1 = Clock line is high
2	DataOut	1	1	1	0 = Drive data line low	1 = Tri-state data line
3	ClkOut	1	1	1	0 = Drive clock line low 1 = Tri-state clock line	
4	LatchedData	1	X	0	0 = Data latched at 0	1 = Data latched at 1
5	DataValid	1	1	0	0 = DataIn not valid	1 = DataIn valid
6	Start	✓	✓	0	0 = Has not passed through start state	
					1 = Has passed through start state	
7	Stop	✓	✓	0	0 = Has not passed through stop state	
					1 = Has passed through stop	state
8	Wait	1	1	0	0 = Do not insert wait states	
					1 = Insert wait states	
9	UseMonitorID	1	1	0	0 = Use DDC	1 = Use MonitorID
1011	MonitorIDIn[1.	1	X	X	0 = Data line is low, clock lin	ne is low
	.0]				1 = Data line is high, clock is	s high
12	Reserved	1	X	0		
1314	MonitorIDOut	×	1	0x3	0 = Drive data line low	
	[10]				1 = Tri-state data line	
1531	Reserved	1	X	0	Read back as zeros.	

- Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are *DataValid*, *Start* and *Stop*.
- *UseMonitorID* (bit 9) allows the programmer to chose whether to drive the VIDDDC clock and data pins (AG33, AG34) by setting bits 0...3 or bits 10, 11, 13 and 14 the latter being primarily intended for Macintosh compatibility.
- Reset value = 000.000.000.000.111X.XX00.0000.11XX

#### **FifoControl**

Name	Type	Offset	Format
FifoControl	Video Control	0x3078	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
04	LowThreshold	1	1	0x10	Request data from memory with low priority when there are this many spaces in the fifo.
57	Reserved	1	X	0	
812	High Threshold	1	1	0x10	Request data from memory with high priority when there are this many spaces in the fifo.
1315	Reserved	1	X	0	
16	Underflow	1	√	0	This bit is set by the by the behavioural code. It is cleared by writing a 1 to this bit.  0 = underflow has not occurred  1 = underflow has occurred
1731	Reserved	1	X	0	

Notes: Reset = 0000.0000.0000.0001.0000.0001.0000

#### **HbEnd**

Name	Type	Offset	Format
HbEnd	Video Control	0x3020	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
010	HbEnd	1	1	X	First 128 bit unit out of horizontal blank
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

## **HgEnd**

Name	Type	Offset	Format
HgEnd	Video Control	0x3018	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HgEnd	1	1	X	Last 128 bit unit in gate period
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### **HsEnd**

Name	Type	Offset	Format
HsEnd	Video Control	0x3030	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HsEnd	<b>√</b>	<b>√</b>	X	First 128 bit unit out of horizontal sync.
1131	Reserved	1	×	0	

Notes: 000.000.000.000.000.0XXX.XXX.XXX

#### **HsOffset**

Name	Type	Offset	Format
HsOffset	Video Control	0x3098	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HsEnd	1	1	X	First 128 bit unit out of horizontal sync.
1131	Reserved	1	X	0	

Notes: Used to compensate for clocking in Genlock - the start of the locked Hsync is HsStart + HsOffset. See *Multi-rasterizer Setup* in Volume I, chapter 5.

000.000.000.000.000.0XXX.XXX.XXX

#### **HsStart**

Name	Type	Offset	Format
HsStart	Video Control	0x3028	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HsStart	1	1	X	First 128 bit unit in horizontal sync.
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### **HTotal**

Name	Type	Offset	Format
HTotal	Video Control	0x3010	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	HTotal	✓	1	X	Last 128 bit unit (including horizontal blank period)
					on screen
1131	Reserved	1	X	0	

Notes: Reset value = 000.000.000.000.000.0XXX.XXX.XXX

## InterruptLine

Name	Type	Offset	Format
InterruptLine	Video Control	0x3060	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	InterruptLine	1	1	X	Generate interrupt at start of this line
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### **MiscControl**

Name	Type	Offset	Format
MiscControl	Video Control	0x3088	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	StripeEnable	1	1	0	0 = off $1 = primary$
23	Reserved	1	X	0	
46	StripeSize	✓	1	0	0 = 1 line 1 = 2 lines 2 = 4 lines 3 = 8 lines 4 = 16 lines
7	ByteDouble	1	1	0	

Notes: Reset = 000.000.00XX.XXXX.XXXX.XXXX.XXXX.XXXX

#### **ScreenBase**

Name	Type	Offset	Format
ScreenBase	Video Control	0x3000	Integer

Control register

Bits	Name	Read	Write	Reset	Description
020	ScreenBase	1	1	X	Base address of screen in 128 bit units.
2131	Reserved	X	X	0	

## ScreenBaseRight

Name	Type	Offset	Format
ScreenBaseRight	Video Control	0x3080	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
020	ScreenBase Right	✓	1	X	Base address of right screen in 128 bit units.
2131	Reserved	X	X	0	

## **StripeStride**

Name	Type	Offset	Format
StripeStride	Video Control	0x3090	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
021	ScreenStride	1	1	X	Stride between stripes in 128 bit units.
2231	Reserved	X	X	0	

#### **VbEnd**

Name	Type	Offset	Format
VbEnd	Video Control	0x3040	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
010	VbEnd	1	1	X	First scanline out of vertical blank
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### **VerticalLineCount**

Name	Type	Offset	Format
VerticalLineCount	Video Control	0x3070	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	VerticalLineCo unt	1	×	X	Current vertical line.
1131	Reserved	1	×	0	

#### **VideoControl**

Name	Type	Offset	Format
VideoControl	Video Control	0x3058	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Enable	1	1	0	0 = GP video disabled
					1 = GP video enabled
1	BlankCtl	1	1	0	0 = Active High 1 = Active Low
2	LineDouble	1	1	0	0 = Off  1 = On
34	HSyncCtl	1	1	0	0 = Forced High 1 = Active High
					2 = Forced Low 3 = Active Low
56	VSyncCtl	1	1	0	0 = Forced High 1 = Active High
					2 = Forced Low 3 = Active Low
7	BypassPending	1	×	0	Read only bit set when ScreenBase register is loaded.
					It is cleared when new value in ScreenBase has been
					used (i.e. during VBlank)
					0 = ScreenBase register data from bypass used
					1 = ScreenBase register data from bypass not used
					yet.
8	Reserved	1	X	0	
910	BufferSwap	1	1	0	0 = SyncOnFrameBlan k $1 = FreeRunning.$
					2 = LimitToFrameRate 3 = Reserved
11	Stereo	1	1	0	0 = Disabled $1 = Enabled.$
12	RightEyeCtl	1	1	0	0 = Active high $1 = $ Active low
13	RightFrame	1	X	0	0 = Display left frame $1 = Display right frame$
14	ExtControl	1	X	0	0 = low, $1 = high$ .
15	LockToVSB	1	✓	0	Reserved
1617	SyncMode	1	✓	0	0 = Independent $1 = reserved$
					2 = Reserved $3 = Reserved$
18	PatchEnable	1	1	0	0 = Off  1 = On
1920	PixelSize	1	1	0	0 = 8  bits $1 = 16  bits$
					2 = 32  bits $3 = Reserved$
21	DisplayDisable	1	✓	0	0 = Off  1 = On
2227	PatchOffsetX	1	1	0	
2831	PatchOffsetY	1	✓	0	

Notes: The ExtControl bit (14) drives the Video External Control pin (AT15) directly for use controlling external devices.

## VideoOverlayBase0 VideoOverlayBase1 VideoOverlayBase2

Name	Type	Offset	Format
VideoOverlayBase0	Video Overlay	0x3120	Bitfield
	Control		
VideoOverlayBase1	Video Overlay	0x3128	Bitfield
	Control		
VideoOverlayBase2	Video Overlay	0x3130	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
025	Address	1	1	X	Pixel address.
2629	Reserved	✓	X	0	
3031	MemoryType	1	1	X	0 = Framebuffer $1 = Localbuffer$
					2 = Reserved $3 = Reserved$

Notes:

## VideoOverlayFieldOffset

Name	Type	Offset	Format
VideoOverlayFieldOffset	Video Overlay	0x3170	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
427	Offset	1	1	X	Scale factor as 12.12 2's complement fixed point value.
2831	Reserved	1	×	0	

## VideoOverlayFIFOControl

Name	Type	Offset	Format
VideoOverlayFIFOControl	Video Overlay	0x3110	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
015	Low threshold	1	1	0	Low threshold
1631	High	1	1	0xFF	High threshold

Notes:

## VideoOverlayHeight

Name	Type	Offset	Format
VideoOverlayHeight	Video Overlay	0x3148	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
011	Height	1	1	X	Height of overlay buffer in lines.
1231	Reserved	1	X	0	

Notes:

## VideoOverlayIndex

Name	Type	Offset	Format
VideoOverlayIndex	Video Overlay	0x3118	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
01	Index	1	1	X	Base address register to use when BufferSync is Manual
230	Reserved	1	×	0	
31	Field	1	1	X	0 = Odd $1 = Even$

## VideoOverlayMode

Name	Type	Offset	Format
VideoOverlayMode	Video Overlay	0x3108	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	De	escription
0	Enable	1	<b>√</b>	0	0 = Off	1 = On
13	BufferSync	1	1	0	0 = Manual	1 = reserved
	·				2 = reserved	37 = Reserved
4	FieldPolarity	1	✓	0	0 = Normal	1 = Invert
56	PixelSize	1	1	0	0 = 8  bits	1 = 16 bits
					2 = 32  bits	3 = Reserved
79	ColorFormat	1	✓	0	0 = RGB8888	1 = RGB4444
					2 = RGB551	3 = RGB565
					4 = RGB332	5 = CI8
					6 = reserved	7 = reserved
1011	YUV	1	1	0	0 = RGB	1 = YUV422
					2 = YUV444	3 = Reserved
12	ColorOrder	1	1	0	0 = BGR	1 = RGB
13	LinearColorExt	✓	✓	0	0 = Off	1 = On
	e nsion					
1415	Filter	✓	✓	0	0 = Off	1 = Full
					2 = Partial	3 = Reserved
					(X with zoom)	
1617	DeInterlace	✓	✓	0	0 = Off	1 = Bob
					23 = Reserved	
1819	PatchMode	1	1	0	0 = Off	1 = On
					23 = Reserved	
2022	Flip	1	1	0	0 = Video	17 = reserved
23	MirrorX	1	1	0	0 = Off	1 = On
24	MirrorY	1	1	0	0 = Off	1 = On
2531	Reserved	1	X	0		

Notes:		
INOLES.		

The following table shows the bit positions of each component in each color format:

			Interna	l Color (	Channels
Color Format	Color Order	Name	R	G	В
0	0	8:8:8:8	<u>8@0</u>	<u>8@8</u>	<u>8@16</u>
1	0	4:4:4:4	<u>4@0</u>	<u>4@4</u>	<u>4@8</u>
2	0	5:5:5:1	<u>5@0</u>	<u>5@5</u>	<u>5@10</u>
3	0	5:6:5	<u>5@0</u>	<u>6@5</u>	<u>5@11</u>
4	0	3:3:2	<u>3@0</u>	<u>3@3</u>	<u>2@6</u>
0	1	8:8:8:8	<u>8@16</u>	<u>8@8</u>	<u>8@0</u>
1	1	4:4:4:4	<u>4@8</u>	<u>4@4</u>	<u>4@0</u>
2	1	5:5:5:1	<u>5@10</u>	<u>5@5</u>	<u>5@0</u>
3	1	5:6:5	<u>5@11</u>	<u>6@5</u>	<u>5@0</u>
4	1	3:3:2	<u>3@5</u>	<u>3@2</u>	<u>2@0</u>
5	1	C18	<u>8@0</u>	<u>8@0</u>	<u>8@0</u>

In YUV422 or YUV444 mode the ColorFormat field is ignored. The following bit positions are used:

			Interna	al Color	Channels
YUV	Color Order	Name	Y	U	V
0	0	RGB	-	-	-
1	0	YUV444	<u>8@0</u>	<u>8@8</u>	8@16
2	0	YUV422	<u>8@0</u>	<u>8@8</u>	<u>8@8</u>
3	0	Reserved	-	-	-
0	1	RGB	_	-	-
1	1	YUV444	8@16	<u>8@8</u>	<u>8@0</u>
2	1	YUV422	<u>8@8</u>	<u>8@0</u>	<u>8@0</u>
3	1	Reserved	-	_	-

In YUV422 mode the U and V components share the same bits in alternate pixels; U is always in the lower 16 bits and V in the upper 16 bits.

## VideoOverlayOrigin

Name	Type	Offset	Format
VideoOverlayOrigin	Video Overlay	0x3150	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
011	XOrigin	1	1	X	X origin of data to display within source buffer.
1215	Reserved	1	×	0	
1627	YOrigin	1	1	X	Y origin of data to display within source buffer.
2831	Reserved	1	X	0	

Notes:

## VideoOverlayShrinkXDelta

Name	Type	Offset	Format
VideoOverlayShrinkXDelta	Video Overlay	0x3158	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	<b>√</b>	X	0	
427	Delta	✓	✓	X	Scale factor as 12.12 2's complement fixed point
					value.
2831	Reserved	1	X	0	

## VideoOverlayStatus

Name	Type	Offset	Format
VideoOverlayStatus	Video Overlay	0x3178	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
0	FIFOUnderflo w	1	1	0	Set by overlay unit, cleared by writing 1.
131	Reserved	X	X	0	

Notes:

## VideoOverlayStride

Name	Type	Offset	Format
VideoOverlayStride	Video Overlay	0x3138	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
011	Stride	1	1	X	Stride of overlay buffer in pixels.
1231	Reserved	1	×	0	

Notes:

## VideoOverlayUpdate

Name	Type	Offset	Format	
VideoOverlayUpdate	Video Overlay	0x3100	Integer	
	Control			

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	1	1	0	Set to 1 to enable update, cleared following update.
131	Reserved	1	X	0	

## VideoOverlayWidth

Name	Type	Offset	Format
VideoOverlayWidth	Video Overlay	0x3140	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
011	Width	1	1	X	Width of overlay buffer in pixels.
1231	Reserved	1	X	0	

Notes:

## VideoOverlayYDelta

Name	Type	Offset	Format
VideoOverlayYDelta	Video Overlay Control	0x3168	Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
427	Delta	1	1	X	Scale factor as 12.12 2's complement fixed point
					value.
2831	Reserved	1	X	0	

Notes:

## Video Overlay Zoom XDelta

Name	Type	Offset	Format
VideoOverlayZoomXDelta	Video Overlay	0x3160	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	0	
416	Delta	1	1	X	Scale factor as 1.12 unsigned
1731	Reserved	1	X	0	

#### **VsEnd**

Name	Type	Offset	Format
VsEnd	Video Control	0x3050	Integer

Control register

Bits	Name	Read	Write	Reset	Description
100	VsEnd	1	1	X	First scanline out of vertical sync - 1
3111	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### **VsStart**

Name	Type	Offset	Format
VsStart	Video Control	0x3048	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	VsStart	1	1	X	First scanline in vertical sync – 1.
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### **VTotal**

Name	Type	Offset	Format
VTotal	Video Control	0x3038	Integer

Control register

Bits	Name	Read	Write	Reset	Description
010	VTotal	1	1	X	Last scanline on screen, including vertical blank period.
1131	Reserved	1	X	0	

Notes: Reset = 000.000.000.000.000.0XXX.XXX.XXX

#### 4.7 Region 0 RAMDAC

Direct and Indirect RAMDAC registers are listed separately.

#### 4.7.1 Direct RAMDAC Registers (0x4000-0x4FFF)

#### **RDIndexControl**

Name	Type	Offset	Format
RDIndexControl	RAMDAC	0x4038	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Descr	ription
0	AutoIncrement	1	1	0	0 = Disabled	1 = Enabled
17	Reserved	1	X	0		

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

#### **RDIndexedData**

Name	Type	Offset	Format
RDIndexedData	RAMDAC	0x4030	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	1	1	X	

- A read or write to this register will access the register pointed to by the RDIndex register.
  Following a read or write to this register, the index will be incremented if AutoIncrement is
  enabled in RDIndexControl.
- The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

#### **RDIndexHigh**

Name	Type	Offset	Format
RDIndexHigh	RAMDAC	0x4028	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
02	Index	1	1	000.0x	
				XX	
37	Reserved	1	X	0	

Notes:

- 1. This register, with RDIndexLow, selects the register that will be accessed when the RDIndexedData register is written or read.
- 2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

#### **RDIndexLow**

Name	Type	Offset	Format
RDIndexLow	RAMDAC	0x4020	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Index	1	1	X	

- 1. This register, with RDIndexHigh, selects the register that will be accessed when the RDIndexedData register is written or read.
- 2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

#### **RDPaletteData**

Name	Type	Offset	Format
RDPaletteData	RAMDAC	0x4008	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	1	1	X	

Notes:

- 1. If the color resolution is 6 bits, bits 6 and 7 are returned as zero for reads and ignored for writes. In this mode, bits 0 to 5 are read from, or written to, bits 2 to 7 of the palette. A read auto-increments RDPaletteReadAddress and RDPaletteWriteAddress, whereas a write autoincrements the RDPallettWriteAddress only.
- 2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

#### **RDPaletteReadAddress**

Name	Type	Offset	Format
RDPaletteReadAddress	RAMDAC	0x4018	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Address	1	1	X	

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

#### **RDPaletteWriteAddress**

Name	Type	Offset	Format
RDPaletteWriteAddress	RAMDAC	0x4000	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Address	1	1	0	

Notes: The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary.

#### **RDPixelMask**

Name	Type	Offset	Format
RDPixelMask	RAMDAC	0x4010	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Mask	1	1	X	

Notes: 1.

- 1. The contents of this register is ANDed with the index into the color palette. The same mask is applied separately to red, green, and blue components.
- 2. The register is accessed directly by reading or writing to the defined address. It is a byte wide and set on an 8 byte boundary in the PCI address range. When accessed from the SVGA it is set on a byte boundary

### 4.7.2 Indirect RAMDAC Registers (0x200-0xFFF)

#### **RDCheckControl**

Name	Type	Offset	Format
RDCheckControl	RAMDAC	0x018	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
0	Pixel	1	1	0	Set to start checksum, cleared when complete.
					0 = Disabled $1 = Enabled$
1	LUT	1	1	0	Set to start checksum, cleared when complete.
					0 = Disabled $1 = Enabled$
27	Reserved	1	X	0	

Notes:

- This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
- You can use this register to tell the RAMDAC to sum the R, G and B values for a scan line.
   Typically, wait for Vblank, enable checksum before or after LUT, wait for RAMDAC to sum first active scanline (after which enable bits are Reset) then read RDCheckLUT\* or RDCheckPixel\* registers for the corresponding RGB component values...

#### **RDCheckLUTBlue**

Name	Type	Offset	Format
RDCheckLUTBlue	RAMDAC	0x01E	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	X	X	Checksum for blue component after look-up table.

#### **RDCheckLUTGreen**

Name	Type	Offset	Format
RDCheckLUTGreen	RAMDAC	0x01D	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	×	X	Checksum for green component after look-up table.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

#### **RDCheckLUTRed**

Name	Type	Offset	Format
RDCheckLUTRed	RAMDAC	0x01C	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	X	X	Checksum for red component after look-up table.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

#### **RDCheckPixelBlue**

Name	Type	Offset	Format
RDCheckPixelBlue	RAMDAC	0x01B	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	X	X	Checksum for blue component after pixel processing.

### **RDCheckPixelGreen**

Name	Type	Offset	Format
RDCheckPixelGreen	RAMDAC	0x01A	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	✓	×	X	Checksum for green component after pixel processing.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## **RDCheckPixelRed**

Name	Type	Offset	Format
RDCheckPixelRed	RAMDAC	0x019	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	CheckSum	1	X	X	Checksum for red component after pixel processing.

#### **RDColorFormat**

Name	Type	Offset	Format
RDColorFormat	RAMDAC	0x004	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
04	ColorFormat	<b>√</b>	1	X	See table below
5	RGB	1	✓	X	Color ordering, see table below.
6	LinearColorExt ension	<b>V</b>	<b>V</b>	X	<ul> <li>0 = Disabled - pad low order bits of components less than 8 bits with zeros.</li> <li>1 = Enabled - linearly extend low order bits of components less than 8 bits.</li> </ul>
7	Reserved	1	×	0	

Notes: 1.

- 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
- 2. The table below shows the bit positions for each color format specified. The color format is defined in the form number of bits @ bit position, where the bit position defines the first bit of the component with successive bits at incresing bit positions.

			Interna	al Colo	r Chanı	nels
ColorFormat	RGB	Name	R	G	В	O
0	0	8:8:8:8	<u>8@0</u>	<u>8@8</u>	8@16	8@24
1	0	5:5:5:1Front	<u>5@0</u>	<u>5@5</u>	<u>5@10</u>	1@15
2	0	4:4:4:4	<u>4@0</u>	<u>4@4</u>	<u>4@8</u>	<u>4@12</u>
3	0	Reserved	<u>8@0</u>	<u>8@8</u>	8@16	8@,24
4	0	Reserved	<u>8@0</u>	8 <u>@</u> 8	8@16	8@24
5	0	3:3:2Front	<u>3@0</u>	<u>3@3</u>	<u>2@6</u>	0
6	0	3:3:2Back	<u>3@8</u>	<u>3@11</u>	2@14	0
7	0	Reserved	<u>8@0</u>	<u>8@8</u>	8@16	8@24
8	0	Reserved	<u>8@0</u>	8@8	8@16	8@24
9	0	2:3:2:1Front	<u>2@0</u>	<u>3@2</u>	<u>2@5</u>	1@7
10	0	2:3:2:1 Back	2@8	3@10	2@13	1@15
11	0	2:3:2FrontOff	2@0	3@2	<u>2@5</u>	0
12	0	2:3:2BackOff	2@8	3@10	2@13	0
13	0	5:5:5:1Back	5@16	5@21	5@26	1@31
14	0	CI8	1	-	1	-
15	0	Reserved	<u>8@0</u>	<u>8@8</u>	8@16	8@24
16	0	5:6:5Front	<u>5@0</u>	<u>6@5</u>	<u>5@11</u>	0
17	0	5:6:5Back	<u>5@16</u>	<u>6@21</u>	<u>5@27</u>	0
18	0	Reserved	<u>8@0</u>	<u>8@8</u>	8@16	8@24

			Interna	al Colo	r Chan	nels
ColorFormat	RGB	Name	R	G	В	О
1931	0	Reserved	<u>8@0</u>	8@8	8@16	8@24
0	1	8:8:8:8	8@16	8@8	8@0	8@24
1	1	5:5:5:1Front	5@10	<u>5@5</u>	<u>5@0</u>	1@15
2	1	4:4:4:4	<u>4@8</u>	4@4	4@0	4@12
3	1	Reserved	8@16	<u>8@8</u>	<u>8@0</u>	<u>8@24</u>
4	1	Reserved	8@16	8@8	<u>8@0</u>	8@24
5	1	3:3:2Front	<u>3@5</u>	<u>3@2</u>	<u>2@0</u>	0
6	1	3:3:2Back	3@13	3@10	2@8	0
7	1	Reserved	8@16	8@8	<u>8@0</u>	8@24
8	1	Reserved	8@16	<u>8@8</u>	<u>8@0</u>	<u>8@24</u>
9	1	2:3:2:1Front	<u>2@5</u>	3@2	2@0	1@7
10	1	2:3:2:1Back	2@13	3@10	<u>2@8</u>	<u>1@15</u>
11	1	2:3:2FrontOff	<u>2@5</u>	3@2	<u>2@0</u>	0
12	1	2:3:2BackOff	2@13	3@10	<u>2@8</u>	0
13	1	5:5:5:1Back	<u>5@26</u>	5@21	<u>5@16</u>	<u>1@31</u>
14	1	CI8	-	-	-	-
15	1	Reserved	8@16	8@8	8@0	8@24
16	1	5:6:5Front	<u>5@11</u>	<u>6@5</u>	<u>5@0</u>	0
17	1	5:6:5Back	5@27	6@21	<u>5@16</u>	0
1931	1	Reserved	8@16	8@8	8@0	8@24

## **RDCursorControl**

Name	Type	Offset	Format
RDCursorControl	RAMDAC	0x006	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
0	DoubleX	1	1	0	0 = Disabled. $1 = Enabled.$
1	DoubleY	1	1	0	0 = Disabled. $1 = Enabled.$
2	Readback	1	1	0	0 = Disabled - readback last value written.
	Position				1 = Enabled - readback position in use.
37	Reserved	1	X	0	

## **RDCursorHotSpotX**

Name	Type	Offset	Format
RDCursorHotSpotX	RAMDAC	0x00B	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
05	X	1	1	X	X position of hot spot in cursor.
67	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## **RDCursorHotSpotY**

Name	Type	Offset	Format
RDCursorHotSpotY	RAMDAC	0x00C	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
05	Y	1	1	X	Y position of hot spot in cursor.
67	Reserved	✓	X	0	

#### **RDCursorMode**

Name	Type	Offset	Format
RDCursorMode	RAMDAC	0x005	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
0	CursorEnable	1	1	0	0 = Disabled. $1 = Enabled.$
13	Format	1	1	0	0 = 64x64 (2 bits per entry, partitions 0, 1, 2, and 3).
					1 = 32x32 (2 bits per entry, partition 0).
					2 = 32x32 (2 bits per entry, partition 1).
					3 = 32x32 (2 bits per entry, partition 2).
					4 = 32x32 (2 bits per entry, partition 3).
					5 = 32x32 (4 bits per entry, partitions 0 and 1).
					6 = 32x32 (4 bits per entry, partitions 2 and 3).
45	Туре	1	1	0	0 = Microsoft Windows. 1 = X Windows
					2 = 3 Color 3 = 15 color
6	ReversePixel	1	✓	0	0 = Disabled (incrementing pixel index goes left to
	Order				right on screen).
					1 = Enabled (incrementing pixel index goes right to
					left on screen).
7	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

# RDCursorPalette[0...44]

Name	Type	Offset	Format
RDCursorPalette[044]	RAMDAC	0x303 to 0x32F	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Color	1	1	X	Stores the red, green, and blue color components for
					15 cursor colors. These index from 1 to 15.

## RDCursorPattern[0...1023]

Name	Type	Offset	Format
RDCursorPattern[01023]	RAMDAC	0x400 to 0x7FF	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Pattern	1	1	X	Bitmap for the cursor

Notes: These registers are accessed indirectly by first loading the indexes into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

# **RDCursorXHigh**

Name	Type	Offset	Format
RDCursortXHigh	RAMDAC	0x008	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	XHigh	1	1	X	The high order bits of the cursor X position.
47	Reserved	1	X	0	

Notes: 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

## **RDCursorXLow**

Name	Type	Offset	Format
RDCursortXLow	RAMDAC	0x007	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	XLow	1	1	X	The low order bits of the cursor X position.

Notes:

- 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
- 2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register

## **RDCursorYHigh**

Name	Type	Offset	Format	
RDCursorYHigh	RAMDAC	0x00A	Integer	
	Control			

Control register

Bits	Name	Read	Write	Reset	Description
03	YHigh	1	1	X	The high order bits of the cursor Y position.
47	Reserved	1	X	0	

Notes:

- 1. This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.
- 2. Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

#### **RDCursorYLow**

Name	Type	Offset	Format
RDCursorYLow	RAMDAC	0x009	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	YLow	1	1	X	The low order bits of the cursor Y position.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

Value at readback is determined by the ReadbackPosition field in the RDCursorControl register.

### **RDDACControl**

Name	Type	Offset	Format
RDDACControl	RAMDAC	0x002	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	De	escription
02	DACPower Ctl	1	1	0		
					0 = Normal operation.	1 = LowPower
3	SyncOnGreen	<b>√</b>	1	0	0 = Disabled.	1 = Enabled
4	BlankRedDAC	<b>√</b>	1	0	0 = Disabled.	1 = Enabled.
5	BlankGreen	✓	1	0	0 = Disabled.	1 = Enabled.
	DAC					
6	BlankBlueDAC	✓	1	0	0 = Disabled.	1 = Enabled.
7	BlankPedestal	✓	1	0	0 = Disabled. 1 =	= Enabled.

### RDDClk0FeedbackScale

Name	Type	Offset	Format
RDDClk0FeedbackScale	RAMDAC	0x202	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x7	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

### RDDClk0PostScale

Name	Type	Offset	Format
RDDClk0PostScale	RAMDAC	0x203	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
02	Scale	✓	✓	0	0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16	3 = Divide by 8.
37	Reserved					

## RDDClkPostScale RDDClk1PostScale

Name	Type	Offset	Format
RDDClkPostScale	RAMDAC	0x206	Integer
	Control		
RDDClk1PostScale	RAMDAC	0x210	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	De	scription
02	Scale	✓	<b>√</b>	X	0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2 3 = Divide by 8. 57 = Reserved
37	Reserved	1	X	0	,	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

# RDDClk2PostScale RDDClk3PostScale

Name	Type	Offset	Format
RDDClk2PostScale	RAMDAC	0x209	Integer
	Control		
RDDClk3PostScale	RAMDAC	0x20C	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
02	Scale	1	1	X	0 = Divide by 1.
37	Reserved	./	Y	0	4 = Divide by 16. 57 = Reserved

#### RDDClk0PreScale

Name	Type	Offset	Format
RDDClk0PreScale	RAMDAC	0x201	Integer
	Control		

Control register

	Bits	Name	Read	Write	Reset	Description
07	7	Value	1	1	0x4	

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

#### RDDClk1FeedbackScale

Name Type	Offset	Format	
RDDClk1FeedbackScale RAMDAC	0x24F	Integer	
Control			

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x4F	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

#### RDDClk1PreScale

Name	Type	Offset	Format
RDDClk1PreScale	RAMDAC	0x28	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x28	

# RDDClk2FeedbackScale RDDClk3FeedbackScale

Name	Type	Offset	Format	
RDDClk2FeedbackScale	RAMDAC	0x208	Integer	
	Control			
RDDClk3FeedbackScale	RAMDAC	0x20B	Integer	
	Control			

#### Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	X	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

# RDDClk2PreScale RDDClk3PreScale

Name	Type	Offset	Format
RDDClk2PreScale	RAMDAC Control	0x207	Integer
RDDClk3PreScale	RAMDAC Control	0x20A	Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	X	

#### **RDDCIkControl**

Name	Type	Offset	Format
RDDClkControl	RAMDAC	0x200	bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
0	Clock	1	1	1	0 = Disable	1 = Enable
1	Lock	1	X	X	0 = Not locked.	1 = Locked.
23	State	1	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Reserved
45	Source	1	✓	0	0 = PLL	1 = reserved
					2 = reserved	3 = External
67	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

### **RDKCIkControl**

Name	Type	Offset	Format
RDKClkControl	RAMDAC	0x20D	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
0	Clock	✓	1	1	0 = Disable	1 = Enable
1	Lock	1	X	0	0 = NotLocked	1 = Locked
23	State	1	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Low Power
46	Source	1	✓	0	0 = PClk	1 = PClk/2
					2 = PLL	37 = Reserved
7	Reserved	1	X	0		

#### **RDKCIkFeedbackScale**

Name	Type	Offset	Format
RDKClkFeedbackScale	RAMDAC	0x20F	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x20	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## **RDKClkPreScale**

Name	Type	Offset	Format
RDKClkPreScale	RAMDAC	0x20E	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Value	1	1	0x10	

#### **RDKCIkPostScale**

Name	Type	Offset	Format
RDKClkPostScale	RAMDAC	0x206	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Des	scription
02	Scale	✓	✓	X	0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2 3 = Divide by 8. 57 = Reserved
37	Reserved	1	X	0	4 – Divide by 16.	5/ – Reserved

Notes: This register is accessed indirectly by first loading the index into the *RDIndexLow* and *RDIndexHigh* registers, and then reading or writing the *RDIndexedData* register.

#### **RDMCIkControl**

Name	Type	Offset	Format
RDMClkControl	RAMDAC	0x211	Bitfield
	Control		

Command register

Bits	Name	Read	Write	Reset		Description
0	Clock	1	1	1	0 = Disable	1 = Enable
1	Reserved	✓	X	0		
23	State	✓	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Low Power
46	Source	✓	1	0x2	0 = PClk	1 = PClk/2
					2 = Reserved	3 = ExternalMClk/2
					4 = ExternalMclk	5 = KClk PLL/2
					6 = KClk PLL	7 = Reserved
7	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the **RDIndexLow** and **RDIndexHigh** registers, and then reading or writing the **RDIndexedData** register.

When sourcing from KClk (Source=5 or Source=6) note that the KClk value is always set to the PLL, not to the value determined by the **KclkControl** register.

# **RDMergeControl**

Name	Type	Offset	Format
RDMergeControl	RAMDAC	0x012	Bitfield
	Control		

Command register

Bits	Name	Read	Write	Reset	Description
0	ClockIn	1	1	Xx00.	0 = use internal clk $1 = $ use external clk
				0000	
1	StrobeOut	1	1		0 = drive external strobe low
					1 = drive CClk times 2 out
2	SyncIn	1	1	0 = use internal sync	
					1 = use external sync
3`	SyncOut	1	1		0 = drive external sync lines inactive
					1 = drive syncs out
4	DataIn	1	1		0 = ignore external data $1 = use$ external data
5	DataOut	1	1		0 = drive external video bus to $0$
					1 = drive data to external video bus
6,7	Reserved	1	X		

Notes:

# **RDMergeSkew**

Name	Type	Offset	Format
RDMergeSkew	RAMDAC	0x013	Bitfield
	Control		

Command register

Bits	Name	Read	Write	Reset	Description
05	Compensation	1	1	0000.0	Compensation for skew between external clock and sync
6,7	Reserved	1	X		

### **RDMiscControl**

Name	Type	Offset	Format
RDMiscControl	RAMDAC	0x000	Bitfield
	Control		

Command register

Bits	Name	Read	Write	Reset	Description
0	HighColor Resolution	<b>✓</b>	<b>/</b>	0	Controls the width of the palette data.  0 = Disabled - use 6 bits per entry.  1 = Enabled - use 8 bits per entry.
1	PixelDouble	1	1	0	0 = Disabled. 1 = Enabled.
2	LastRead Address	1	<b>√</b>	0	Controls data returned by read from  RDPaletteReadAddress register.  0 = Disabled - return palette access state.  1 = Enabled - return last palette read address.
3	DirectColor	1	1	0	0 = Disabled. $1 = Enabled.$
4	Overlay	1	1	0	0 = Disabled. $1 = Enabled.$
5	PixelDouble Buffer	✓	✓	0	0 = Disabled. 1 = Enabled.
6	BlankToZero	1	1	0	Forces data to zero during blank:  0 = Disabled
7	StereoDouble	1	1	0	0 = Disabled 1 = Enabled  Controls per-pixel double buffering in 5551 color
	Buffer				format.  0 = Disabled.  1 = Enabled.

## **RDOverlayKey**

Name	Type	Offset	Format
RDOverlayKey	RAMDAC Control	0x00D	Integer

Control register

Bits	Name	Read	Write	Reset	Description
07	Key	✓	✓	X	Indicates the overlay bit pattern that should be treated as transparent.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## **RDPan**

Name	Type	Offset	Format
RDPan	RAMDAC	0x00E	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	1	1	X	Delay data by 32 bits.
1	Gate	1	1	X	Discard first 64 bits on line.
72	Reserved	1	X	X	

#### **RDPanelControl**

Name	Type	Offset	Format
RDPanelControl	RAMDAC	0x014	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
0,1	DataOut	1	✓	0.0000	0 = off	1 = Panel24 (24 bit port)
				000	2 = Panel48 (48 bit	t port)
					3 = reserved	
2	Clock	1	1		0 = fast	1 = slow
3	HsyncCtl	1	1		0 = ActiveLow	1 = ActiveHigh
4	HsyncOverride	1	✓		0 = off	1 = on
5	VsyncCtl	1	✓		0 = ActiveLow	1 = ActiveHigh
6	VSyncOverride	1	✓		0 = off	1 = on
7	BlankCtl	1	1		0 = ActiveLow	1 = ActiveHigh

Notes: Clock is used to adjust the RAMDAC frequency to the pixel bus - see Multi-rasterizer Setup in Volume I.

This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

#### **RDPixelSize**

Name	Type	Offset	Format
RDPixelSize	RAMDAC	0x003	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
02	Pixel Size	1	1	X	0 = 8 bits.	1 = 16 bits.
					2 = 32  bits.	3 = Reserved
					4 = 24 bits.	57 = Reserved
37	Reserved	1	X	0		

#### **RDSCIkControl**

Name	Type	Offset	Format
RDSClkControl	RAMDAC	0x215	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description	
0	Clock	1	1	1	0 = Disable	1 = Enable
1	Reserved	1	X	0		
23	State	1	1	0x2	0 = Drive Low	1 = Drive High
					2 = Run	3 = Low Power
46	Source	1	1	0x0	0 = PClk/2	1 = PClk
					2 = Reserved	3 = ExternalSClk/2
					4 = ExternalSClk	5 = KClk/2
					6 = KClk	7 = Reserved
7	Reserved	1	X	0		

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

#### **RDScratch**

Name	Type	Offset	Format
RDScratch	RAMDAC	0x001F	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description	
07	Scratch	1	1	X	User definable register for storing state.	

#### **RDSense**

Name	Type	Offset	Format
RDSense	RAMDAC	0x00F	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
0	Red	1	X	X	
1	Green	1	X	X	
2	Blue	1	X	X	
37	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## **RDStripe**

Name	Type	Offset	Format
RDStripe	RAMDAC	0x010	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description	
02	Size	1	1	0.000	Size of stripe in scanlines, as power of 2:	
				000	0=single line, striping disabled	
					1=2 lines 2=4 lines	
					3=8 lines 4=16 lines	
					etc.	
3,4	Count	1	1		Number of rasterizer chips	
57	Owner	1	1		Stripe number owned by this chip	

Notes: This register is used to control analog video striping. Analog striping combines the video sognals by current summing analog signals - the RAMDAC is blanked for stripes it doesn't own. This is simple but may produce visible artefacts due to changes in the characteristics of DACs

## **RDStripeOffset**

Name	Type	Offset	Format
RDStripeOffset	RAMDAC	0x011	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Offset	1	1	0000.0	Number of lines to offset stripe calculation, used when panning in Y

Notes: This register is used with **RDStripe** to control analog video striping

# **RDSyncControl**

Name	Type	Offset	Format
RDSyncControl	RAMDAC	0x001	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset	Description	
02	HSyncCtl	1	1	0	0 = Active low at pin.	1 = Active high at pin.
					2 = Tri-state at pin.	3 = Force active
					4 = Force inactive	57 = Reserved
35	VSyncCtl	1	1	0	0 = Active low at pin.	1 = Active high at pin.
					2 = Tri-state at pin.	3 = Force active.
					4 = Force inactive.	57 = Reserved
6	HSyncOverride	1	1	0	0 = As set by HsyncCtl	1 = Force high
7	VSyncOverride	1	1	0	0 = As set by VsyncCtl	1 = Force high

Decimal values for
MSBs used
0 = 0%
64 = 25%
128 = 50%
192 = 75%

# RDVideoOverlayBlend

Name	Type	Offset	Format
RDVideoOverlayBlend	RAMDAC	0x002C	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
05	Reserved	1	X	0	
67	Factor	1	1	X	Proportion to blend main image and overlay, enabled by BlendSrc field of RDVideoOverlay Control Field register. $0 = 0\%$ $0x1 = 25\%$
					0x2 = 59% $0x3 = 75%$

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

# **RDVideoOverlayControl**

Name	Type	Offset	Format
RDVideoOverlayControl	RAMDAC	0x020	Bitfield
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
0	Enable	1	1	0	0 = Disabled.	1 = Enabled.
12	Mode	1	1	X	0 = MainKey	1 = OverlayKey
					2 = Always	3 = Blend
3	DirectColor	1	✓	X	0 = Disabled.	1 = Enabled.
4	BlendSrc	✓	✓	X	0 = Main.	1 = Register.
5	Key	1	1	X	0 = Color.	1 = Alpha.
67	Reserved	1	X	0		

### **RDVideoOverlayKeyB**

Name	Type	Offset	Format
RDVideoOverlayKeyB	RAMDAC	0x02B	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Blue	1	1	X	The blue component for color key checking

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## **RDVideoOverlayKeyG**

Name	Type	Offset	Format
RDVideoOverlayKeyG	RAMDAC	0x02A	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	Green	1	1	X	The green component for color key checking

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## **RDVideoOverlayKeyR**

Name	Type	Offset	Format	
RDVideoOverlayKeyR	RAMDAC	0x029	Integer	
	Control			

Control register

Bits	Name	Read	Write	Reset	Description
07	Red	✓	✓	X	The red component for color key checking is also used to hold the alpha value during alpha test.

# RDVideoOverlayXEndHigh

Name	Type	Offset	Format
RDVideoOverlayXEndHigh	RAMDAC	0x026	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	XEndHigh	1	1	X	High order bits of right hand edge of video overlay.
47	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayXEndLow

Name	Type	Offset	Format
RDVideoOverlayXEndLow	RAMDAC	0x025	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	XEndLow	1	1	X	Low order bits of right hand edge of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

## RDVideoOverlayXStart High

Name	Type	Offset	Format
RDVideoOverlayXStart	RAMDAC	0x022	Integer
High	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	XStartHigh	1	1	X	High order bits of left hand edge of video overlay.
47	Reserved	1	X	0	

## **RDVideoOverlayXStartLow**

Name	Type	Offset	Format
RDVideoOverlayXStartLow	RAMDAC	0x021	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	XStartLow	1	1	X	Low order bits of left hand edge of video overlay.

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayYEndHigh

Name	Type	Offset	Format
RDVideoOverlayYEndHigh	RAMDAC	0x028	Integer
	Control		
	Control register		

Bits	Name	Read	Write	Reset	Description
03	YEndHigh	1	1	X	High order bits of last line of video overlay.
47	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

# RDVideoOverlayYEndLow

Name	Type	Offset	Format
RDVideoOverlayYEndLow	RAMDAC	0x027	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	YEndLow	1	1	X	Low order bits of last line of video overlay.

# **RDVideoOverlayYStartHigh**

Name	Type	Offset	Format
RDVideoOverlayYStartHigh	RAMDAC	0x024	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
03	YStartHigh	1	1	X	High order bits of first line of video overlay.
47	Reserved	1	X	0	

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register.

## RDVideoOverlayYStartLow

Name	Type	Offset	Format
RDVideoOverlayYStartLow	RAMDAC	0x023	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
07	YStartLow	1	1	X	Low order bits of first line of video overlay.

#### **RDWClkControl**

Name	Type	Offset	Format
RDWClkControl	RAMDAC	0x219	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset		Description
0	Clock	✓	1	X110.	0=disable	
				10x0	1=enable	
1	Lock	1	X	X110.	0=not locked	
				10x0	1=locked	
2,3	State	✓	1	X110.	0=drive low	1=drive high
				10x0	2=Run	3=reserved
4,5	Feedback	1	1			
6	Prescale	1	1			
7	Reserved	X	X			

Notes: This register is accessed indirectly by first loading the index into the RDIndexLow and RDIndexHigh registers, and then reading or writing the RDIndexedData register

#### **RDWCIkDivider**

Name	Type	Offset	Format
RDWClkDivider	RAMDAC	0x21B	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
06	Value	1	1	X000. 0001	
7	Reserved	X	X		

# **RDWCIkMultiplier**

Name	Type	Offset	Format
RDWClkMultiplier	RAMDAC	0x21A	Integer
	Control		

Control register

Bits	Name	Read	Write	Reset	Description
05	Value	1	✓	X000. 0001	
6	ClockOut	1	1		
7	Reserved	X	X		

# 4.8 Region 0 VS GP and VSCtl (0x5000-0x5FFF)

# **VSConfiguration**

NameTypeOffsetFormatVSConfigurationVideo stream0x5800Bitfield

Control register

Bits	Name	Read	Write	Reset	Descrip	tion
02	Unit mode	1	1	0	0 = ROM Access	
					15 reserved	
					6 = Drive flat panels	
					7 = Default to mode 0.	
3	GPModeA	1	1	0	0 = Operate GP bus in Mod	le B
					1 = Operate GP bus in Mode	e A
4	VActiveVideoA	1	✓	1	0 = Ignore VActive for Vide	o data
					1 = Gate Video data with VA	Active
5	VActiveVideoB	1	1	1	0 = Ignore VActive for Vide	o data
					1 = Gate Video data with VA	Active
6	GPStopPolarity	1	1	0	0 = Active low at pin	
					1 = Active high at pin	
78	Reserved	1	X	0x7		
9	HRefPolarityA	1	1	0	0 = Active low	1 = Active high
10	VRefPolarityA	1	1	0	0 = Active low	1 = Active high
11	VActivePolarity A	✓	1	0	0 = Active low	1 = Active high
12	UseFieldA	1	1	0	0 = Disabled	1 = Enabled
13	FieldPolarityA	1	1	0	0 = Active low	1 = Active high
14	FieldEdgeA	1	1	0	0 = Inactive edge	1 = Active edge
15	VActiveVBIA	1	1	0	0 = Ignore VActive for VBI	data
					1 = Gate VBI data with VAc	tive
16	InterlaceA	1	1	0	0 = Video is not interlaced	
					1 = Video is interlaced	
17	ReverseDataA	1	1	0	0 = Disabled	1 = Enabled
18	HRefPolarityB	1	1	0	0 = Active low	1 = Active high
19	VRefPolarityB	1	1	0	0 = Active low	1 = Active high
20	VActivePolarity	1	1	0	0 = Active low	1 = Active high
	В					
21	UseFieldB	1	1	0	0 = Disabled	1 = Enabled
22	FieldPolarityB	1	1	0	0 = Active low	1 = Active high
23	FieldEdgeB	1	1	0	0 = Inactive edge	1 = Active edge

24	VActiveVBIB	1	1	0	0 = Ignore VActive for VBI of 1 = Gate VBI data with VAc	
25	InterlaceB	1	1	0	0 = Video is not interlaced 1 = Video is interlaced	
26	ColorSpaceB	1	1	0	0 = YUV	1 = RGB
27	ReverseDataB	1	1	0	0 = Disabled	1 = Enabled
28	DoubleEdgeB	1	1	0	0 = Disabled	1 = Enabled
29	CCIR656A	1	✓	0	0 = Disabled	1 = Enabled
30	InvertDoubleE dgeB	✓	✓	0	0 = Disabled	1 = Enabled
31	Reserved	1	X	0		

### **VSDMACommandBase**

NameTypeOffsetFormatVSDMACommandBaseVideo stream0x5AC8Integer

Control register

Bits	Name	Read	Write	Reset	Description
03	Reserved	1	X	X	
431	Address	1	1	0	

Notes:

## **VSDMACommandCount**

NameTypeOffsetFormatVSDMACommandCountVideo stream0x5AD0Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Count	1	1	0	

Notes:

## **VSDMAMode**

NameTypeOffsetFormatVSDMAModeVideo stream0x5AC0Bitfield

Control register

Bits	Name	Read	Write	Reset	Desc	cription
021	Reserved	1	X	0		
22	Active	1	1	0	0 = DMA complete	1 = DMA running
23	MemType	1	1	0	0 = PCI	1 = AGP
2425	Burst	1	1	0	Log2 of burst length	
26	Reserved	1	X	0		
27	Align	1	1	0	0 = Disable	1 = Enable
2831	Reserved	1	X	0		

Notes:

### **VSSerialBusControl**

NameTypeOffsetFormatVSSerialBusControlVideo stream0x5810Bitfield

Control

Control register

Bits	Name	Read	Write	Reset	Description
0	DataIn	1	X	X	0 = Data line is low $1 = Data$ line is high
1	ClkIn	1	X	X	0 = Clock line is low $1 = $ Clock line is high
2	DataOut	1	1	1	0 = Drive data line low $1 = $ Tri-state data line
3	ClkOut	✓	1	1	0 = Drive Clock line low
					1 = Tri-state clock line
4	LatchedData	1	X	0	0 = Data latched at $0$ $1 = Data$ latched at $1$
5	DataValid	1	1	0	0 = DataIn not valid 1 = DataIn valid
6	Start	1	1	0	0 = Has not passed through start state
					1 = Has passed through start state
7	Stop	✓	1	0	0 = Has not passed through stop state
					1 = Has passed through stop state
8	Wait	1	1	0	0 = Do not insert wait states  1 = Insert wait states
931	Reserved	1	×	0	

Notes: Some bits in this register are set during operation and cleared by writing to the register with those bits set. The bits are DataValid, Start and Stop.

#### **VSStatus**

NameTypeOffsetFormatVSStatusVideo stream0x5808Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	GPBusTimeOu t	1	✓	0	cleared by writing 1
17	Reserved	1	×	0	
8	FifoOverflowA	1	1	0	cleared by writing 1
9	FieldOne0A	1	×	0	
10	FieldOne1A	1	×	0	
11	FieldOne2A	1	×	0	
12	InvalidInterlace A	1	×	0	
13	BufferFieldA0	1	X	0	
14	BufferFieldA1	1	×	0	
15	BufferFieldA2	1	×	0	
16	FifoUnderflow B	1	1	0	cleared by writing 1
17	FieldOne0B	1	×	0	
18	FieldOne1B	1	×	0	
19	FieldOne2B	1	×	0	
20	InvalidInterlace B	1	X	0	
21	BufferFieldB0	1	X	0	
22	BufferFieldB1	1	X	0	
23	BufferFieldB2	1	X	0	
2431	Reserved	1	X	0	

Notes:
--------

#### 4.9 Region 0 VGA Control (0x6000-0x6FFF)

The VGA registers generally follow industry VGA conventions. The registers described below are chip-specific variants accessible both via VGA I/O and addressable memory (described here), togather with the index registers which support them (*GraphicsIndexReg* and *SequencerIndexReg*.). To read or write an indexed register first write the index value to the indexing register, then read/write the memory-mapped address (or VGA I/O Port).

#### 4.9.1 Graphics Index Register

#### **GraphicsIndexReg**

Name Type Offset Format GraphicsIndexReg VGA 0x63CE Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
3:0	Index	V	<b>v</b>	X	This index points to one of the Graphics registers which will get read or written on the next I/O access to the GraphicsPort (0x3cf). The registers and their corresponding indices are:  0x0
7:4	Reserved	~	×	0	Reserved

Notes: Writes to a register denoted 'None' have no effect as the write is simply discarded. Reading from a register denoted 'None' just returns zero.

### Mode640Reg

Name Type Offset Format Mode640Reg VGA 0x63CF Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
2:0	BankA[2:0]	~	~	00	This field provides the additional address bits needed when the horizontal screen resolution is 640 pixels and a host address is beign made to the 64K region starting at address 0xa0000.
5:3	BankB[2:0]	~	V	00	This field provides the additional address bits needed when the horizontal screen resolution is 640 pixels and a host address is beign made to the 64K region starting at address 0xb0000.
6	StartAddress16	~	~	00	The most significant bit of the StartAddress when mode 640 is enabled.
7	Enable	•	•	00	<ul> <li>No action.</li> <li>The VGA core operates in 640 resolution mode.</li> </ul>

Notes: This register supports the 640 horizontal resolution modes used in SVGA. The BankA and BankB parts of this register are now obsolete. Programmers should use the sequencer registers BankALowReg, BankAHighReg, BankBLowReg, BankBHighReg instead. This register may be removed from future hardware

### 4.9.2 Sequencer Registers

# SequencerIndexReg

Name Type Offset Format SequencerIndexReg VGA 0x63C4 Bitfield

Control Register

Bits	Name	Read	Write	Reset	Description
5:0	Index			X	This index points to one of the sequencer registers which will get read or written on the next I/O access to the SequencerPort (0x3c5). The registers and their corresponding indices are:  0x00 ResetReg 0x01 ClockModeReg 0x02 MapMaskReg 0x03 CharacterMapSelectReg 0x04 MemoryModeReg 0x05 VGAControlReg 0x06 LockExtended1Reg 0x07 LockExtended2Reg 0x08 BankALowReg 0x09 BankAHighReg 0x00 BankBHighReg 0x0a BankBLowReg 0x0b BankBHighReg 0x0c PCIControlReg 0x0d HLockShiftReg 0x0d WLockShiftReg 0x0f GenLockControlReg 0x10 0x1f ScratchRegs 0x20 0x23 IndirectBaseRegs 0x27 0x3f None
7:6	Reserved	V	X	0	Reserved

Notes: •

- This register indexes data for the memory mapped VGAControlReg register and others shown below. To write to VGAControlReg first write a 0x05 to this register, then write data to VGAControlReg
- Writes to a register denoted 'None' have no effect as the write is simply discarded. Reading from a register denoted 'None' just returns zero.

#### 4.9.2.1 Sequenced Registers

# **BankAHighReg**

Name Type Offset Format
BankAHighReg VGA 0x635C index Bitfield

0x09

Control register

Bits	Name	Read	Write	Reset	Description
0,1	BankA9_8	<b>✓</b>	<b>✓</b>		This field holds the 2 high order bits of the 10-bit
					BankA base address. The 8 low order bits can be
					found in the BankALowReg. The BankA base address
					is used for bank switching the 0xa0000 region through
					the bypass (if enabled). The BankA bits provide the
					HBankA signals to the PCI interface.
27	Reserved	~	X	0	

Notes: To read/write this register, first write 0x0F to SequencerIndexReg. Not to be confused with

Mode640Reg.BankA, which will become obsolete

### **BankALowReg**

Name Type Offset Format
BankALowReg VGA 0x635C Bitfield

index 0x08

Control register

Bits	Name	Read	Write	Reset	Description
07	BankA7_0	~	~		This field holds the 8 low order bits of the 10-bit
					BankA base address. The 2 high order bits can be
					found in the BankAHighReg. The BankA base address
					is used for bank switching the 0xa0000 region through
					the bypass (if enabled). The BankA bits provide the
					HBankA signals to the PCI interface.

Notes: To read/write this register, first write 0x08 to SequencerIndexReg. Not to be confused with

Mode640Reg.BankA, which will become obsolete.

### **BankBHighReg**

Name Type Offset Format
BankBHighReg VGA 0x635C Bitfield

index 0x0B

Control register

Bits	Name	Read	Write	Reset	Description
0,1	BankB9_8	<b>✓</b>	<b>✓</b>		This field holds the 2 high order bits of the 10-bit
					BankB base address. The 8 low order bits can be
					found in the BankBLowReg. The BankB base address
					is used for bank switching the 0xb0000 region through
					the bypass (if enabled). The BankB bits provide the
					HBankB signals to the PCI interface.
27	Reserved	<b>/</b>	X	0	

Notes: To read/write this register, first write 0x0B to SequencerIndexReg

### **BankBLowReg**

Name Type Offset Format VGAControlReg VGA 0x635C Bitfield

index 0x0A

Control register

Bits	Name	Read	Write	Reset	Description
07	BankB7_0	~	~		This field holds the 8 low order bits of the 10-bit
					BankB base address. The 2 high order bits can be
					found in the BankBHighReg. The BankB base address
					is used for bank switching the 0xb0000 region through
					the bypass (if enabled). The BankB bits provide the
					HBankB signals to the PCI interface.

Notes: Not to be confused with Mode640Reg.BankB, which will become obsolete. To read/write this register, first write 0x0A to SequencerIndexReg

### GenLockControlReg

Name Type Offset Format VGAControlReg VGA 0x635C Bitfield

index 0x0F

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	<b>'</b>	<b>'</b>		If set, syncs the VTG to to an external video source.
17	Reserved	1	X	0	

Notes: Allows the VTG to be synchronized to an external video source. This causes the horizontal & vertical sync starts & blank ends to be delayed. Sync starts are delayed until the arrival of the ExtHSync & ExtVSync signals. Blank ends are delayed by the numbers specified in the HLockShiftReg & VLockShiftReg registers.

### **HLockShiftReg**

Name Type Offset Format HLockShiftReg VGA 0x635C Bitfield

index 0x0D

Control register

Bits	Name	Read	Write	Reset	Description
07		~	~		If genlocking is enabled, this field specifies the number of characters by which the horizontal blank
					end is delayed.

Notes:

### IndirectBaseReg[0x0...0x3]

Name Type Offset Format IndirectBaseReg[0x0...0x3 VGA 0x635C Bitfield

index 0x20 - 0x23

Control register

Bits	Name	Read	Write	Reset	Description
07		~	×	X	These 4 registers follow the state of the HIndirectBase signals from the PCI interface. IndirectBaseReg[0] returns bits 70, IndirectBaseReg[1] returns bits 158, IndirectBaseReg[2] returns bits 2316, and IndirectBaseReg[3] returns bits 3124.

Notes: To read from this register, first write the index value (0x20 to 0x23) to SequencerIndexReg, then read the required index entries.

### LockExtended1Reg

Name Type Offset Format LockExtended1Reg VGA 0x63C5 Bitfield

index 0x06

Control register

Bits	Name	Read	Write	Reset	Description
07	Lock	×	~	These 2 registers act as a lock for the extended	
					registers. On reset extended registers are locked – they
					cannot be written and read back as 0, and the
					sequencer index behaves as a 3-bit index. Writing the
				value 0x3d to LockExtended1Reg followed by 0xdb t	
					LockExtended2Reg unlocks the extended registers.
					Writing any other values locks them.
831	Reserved	1	X	0	

Notes: To read/write this register, first write 0x06 to SequencerIndexReg.

### LockExtended2Reg

NameTypeOffsetFormatLockExtended2RegVGA0x63C5Bitfield

index 0x07

Control register

Bits	Name	Read	Write	Reset	Description
07	Lock	x	V		Acts as a lock for the extended registers. On reset extended registers are locked - they cannot be written and read back as 0, and the sequencer index behaves as a 3-bit index. Writing the value 0x3d to LockExtended1Reg followed by 0xdb to LockExtended2Reg unlocks the extended registers. Writing any other values locks them.

Notes: To read/write this register, first write 0x07 to SequencerIndexReg.

# **PCIControlReg**

Name Type Offset Format PCIControlReg VGA 0x63C5 Bitfield

index 0x0C

Control register

Bits	Name	Read	Write	Reset	Description
		_			
0	BankEnable	~	<b>~</b>		If set, enables bank switching of the 0xa0000/0xb0000
					regions through the bypass, using the 10-bit
					BankA/BankB base addresses. This bit provides the
					HBankEnable signal to the PCI interface.
1	IndirectEnable	~	~		If set, enables access to chip registers via I/O ports
					0x3b0/0x3b1/0x3d0/0x3d1. This bit provides the
					HIndirectEnable signal to the PCI interface.
27	Reserved	/	X	0	Reserved.

Notes: To read/write this register, first write 0x0C to SequencerIndexReg

# ScratchReg[0x0...0xf]

 $\begin{array}{cccc} Name & Type & Offset & Format \\ ScratchReg[0x0...0xF] & VGA & 0x635C & Bitfield \end{array}$ 

index 0x10 to 0x1F

Control register

Bits	Name	Read	Write	Reset	Description
07		<b>'</b>	~		These registers are available for use as an information store and do not affect the VGA operation.

Notes: To read/write this register first write the index value (0x10 to 0xF) to SequencerIndexReg, then read the required index entries.

# **VGAControlReg**

NameTypeOffsetFormatVGAControlRegVGA0x63C5Bitfield

index 0x05

Control register

Bits	Name	Read	Write	Reset	Description	
0	EnableHost	<b>✓</b>	<b>✓</b>		Controls access to the display memory by the host.	
	MemoryAccess				0 No access to the display memory is made in	
					response to host VGA memory accesses. Writes	
					are ignored and reads always return zero. All the	
					host bus cycles are completed as normal.	
					1 Normal access to the display memory occurs.	
					This bit is further qualified by the VGAEnable signal	
					which acts as a global disable.	
1	EnableHost	~	~		Controls access to the RAMDAC by the host.	
	DacAccess				0 No access to the RAMDAC is made in response	
					to host Dac accesses. Writes are ignored and	
					reads always return zero. All the host bus cycles	
					are completed as normal.	
					1 Normal access to the RAMDAC occurs.	
					This bit is further qualified by the VGAEnable signal	
					which acts as a global disable.	

2	Enable Interrupts	~	•		<ul> <li>Prevents any interrupts from being generated by the VGA core.</li> <li>Enables interrupt generation from the VGA core providing the         VerticalSyncEndReg.DisableVerticalInterrupt field is set to zero.</li> <li>This bit is further qualified by the VGAEnable signal which acts as a global disable. This additional enable bit is provided so the VGA core can be disabled from one place.</li> </ul>
3	EnableVGA Display	•	•		Controls access to the display memory by the Memory Reader for the purpose of keeping the display refreshed. It also tells (on the VGAVidSelect signal) the video select logic external to the VGA core that the display should be driven from the VGA core.  O No accesses to display memory are to be made and the video source should not be the VGA core. The Memory Reader, Attribute Controller and Video Timing Generator are held in their reset state.  1 Accesses to the display memory are made and the video to be displayed comes from the VGA core.  This bit is further qualified by the VGAEnable signal which acts as a global disable.
4	DacAddr2	~	<b>~</b>		This bit extends the RAMDAC address range.
5	DacAddr3	<b>V</b>	~		This bit extends the RAMDAC address range.
6	EnableVTG	~	•	x	0 Stops the VTG running and producing sync pulses.  1 Enables the VTG to run and produce sync pulses.  This bit only has an effect when the VGA display has been disabled by EnableVGADisplay. When the display has been disabled by VGAEnable this bit is ignored. When the VGA dispaly is active then this bit is ignored.
7	InvertVBlank	~	~	0	0 No Invert VBlank. 1 Invert VBlank

Notes:

- On reset EnableHostMemoryAccess, EnableHostDacAccess and EnableVGADisplay are enabled, EnableInterrupts is disabled and DacAddr2 and DacAddr3 bits are set to 0, InvertVBlank is set to 0
- This is a non standard VGA register.
- To read/write this register, first write 0x05 to SequencerIndexReg

### **VLockShiftReg**

Name Type Offset Format VLockShiftReg VGA 0x635C Bitfield

index 0x0E

Control register

Bits	Name	Read	Write	Reset	Description
07		~	~	0	If genlocking is enabled, this field specifies the
					number of scanlines by which the vertical blank end is
					delayed.

Notes:

#### 4.10 Region 3 Indirect Addressing

Base Address register 3 provides an I/O region which allows any register to be indirectly accessed. The Base Address register must first be enabled by setting the *IndirectIOEnable* bit in **ChipConfig**. The region is defined as 16 bits allocated as shown below.

VGA Indirect accesses to the I/O registers in Region 3 are supported by **VgaIndirectIndex** and **VgaIndirectReg**. The IndirectAccess register must always be selected by a single byte write to **VgaIndirectIndex**, followed by a separate byte read or Write to **VgaIndirectReg** to trigger the internal R4 indirect access.

Both these registers must be enabled before use. The enable bit is bit 1, *IndirectEnable*, in **PCIControlReg** (port 0x3C5 index 0x0).

# IndirectAccess

Name	Type	Offset	Format
IndirectAccess	Region 3	0x0C	Integer

Control register

Bits	Name	Read	Write	Reset	Description
031	Reserved	1	✓	0	Accessing any part of these 32 bits triggers an indirect access to the location addressed by <b>IndirectAddr</b> . A write here triggers the write of IndirectData into the location. A read here triggers the read of the location into <b>IndirectData</b> . The access is further masked by the byte enables specified in <b>IndirectByteEn</b> .

Notes:

# IndirectAddr

Name	Type	Offset	Format
IndirectAddr	Region 3	0x08	Integer

Control register

Bits	Name	Read	Write	Reset	Description	
028	Offset	<b>√</b>	<b>√</b>	0	These bits specify the offset of the location to be	
					accessed.	
2931	Region	✓	✓	0	0 = Base Address  0 $1 = Base Address  1$	
					2 = Base Address 2 $3-6 = Reserved$	
					7 = ROM Region	

Notes:

# IndirectByteEnable

Name Type	Offse	et Format	
IndirectByteEnable Regio	n 3 0x00	Integer	

Control register

Bits	Name	Read	Write	Reset	Description
03	Byte Enables	1	1	0	These four bits specify the mask to apply to accesses to the location by IndirectAddr. bit 0 set to 1 enables IndirectData byte 0 bit 1 set to 1 enables IndirectData byte 1 bit 2 set to 1 enables IndirectData byte 2 bit 3 set to 1 enables IndirectData byte 3
431	Reserved	1	×	0x000.	,

<b>T</b> A		
	otes:	

# IndirectData

Name	Type	Offset	Format
IndirectData	Region 3	0x04	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Data	1	1	0	These 32 bits hold the data to be written to, or read
					from, the location addressed by IndirectAddr. The
					access is further masked by the byte enables specified
					in IndirectByteEn.

Notes:		

# VgalndirectIndex

Name	Type	Offset	Format
VgaIndirectIndex	Region 3	0xB0 (mono)	Byte
		0xD0 (color)	

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	1	1	0	Select IndirectAccess register

Notes: Enable using PCIControlReg

# VgaIndirectReg

Name	Type	Offset	Format	
VgaIndirectReg	Region 3	0xB1 (mono)	Byte	
		0xD1 (color)		

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	1	1	0	Select IndirectAccess register

Notes: Enable using PCIControlReg

# **INDEX**

4GEnable	4-2	DEVSEL Timing	4-21
66MHz Capable	4-21	Direct RAMDAC Registers (0	0x4000-0x4FFF) 4-
Access Decode Enable	4-20	97	,
Address Extension	4-75	DMA Count	4-29
AGP Data Fifo throttle	4-24	DMA transfers	
AGP High Priority	4-24	byte address for	4-65
AGP Long Read		DoubleWrite	4-62
requests	4-24	EffectiveStride	4-66, 4-70
AGP Long Read Disable	4-24	and real stride	4-62
AGP priority		Fast back-to-back capable	4-21
using	4-24	Format	4-66, 4-70
AGPEnable	4-2	formatting pixels	4-62
Buffer		FWEnable	4-2
choosing		Graphics Index Register	4-138
choosing	4-62	Hardware Registers	4-1
Burst	4-66	Indirect RAMDAC Registers	(0x200-0xFFF) 4-
Bypass controller		101	
memory apertures	4-25	Input FIFO Space	4-33
byte swap		InterruptLine	4-84
and apertures	4-62	KClkControl	4-115
byte swapping		KClkFeedbackScale	4-116
local memory and		KClkPreScale	4-116
byte swapping	4-62	Major Rev	4-3
ByteDouble	4-85	Master Fast Back-to-Back Ena	able 4-11
ByteSwap	4-70	Maximum Latency	4-15
Cache Line Size	4-7	MClkControl	4-117, 4-118
Capability ID	4-7	memory apertures	4-25
Capability Ptr	4-8	memory controller	
CardBus CIS Pointer	4-8	addressing	4-25
CASLatency	4-75	MemType	4-66
ChipConfig	4-26	MinimumGrant	4-16
ColorFormat	4-91	Minor Rev	4-3
ColorOrder	4-91	Output FIFO Words	4-36
Control DMA Interrupt Enable	4-33	PatchEnable	4-66, 4-70
Control DMA Start Address	4-27	and apertures	4-62
ControlDMA Byte Swap Control	4-28	PatchOffsetX	4-62, 4-66, 4-70
Count	4-69	PatchOffsetY	4-62, 4-66, 4-70
CursorHotSpot	4-106	PCI deskew PLL status bits	4-38
CursorMode	4-107	PCI Feedback Count	4-37
CursorPalette	4-107	pixel format	
DataRate	4-2	conversion	4-62
DeviceID	4-12	PixelDouble	4-119

PixelSize	4-66, 4-70	SBA	4-4
defining	4-62	SBAEnable	4-2
planar YUV		Sequenced Registers	4-141
converting to packed YUV	4-63	Sequencer Registers	4-140
PME_Support	4-17	SERR driver enable	4-11
Power Management Bridge support	t 4-18	Software Reset Flag	4-48
Power Management Capability ID	4-17	StereoDoubleBuffer	4-119
PowerState	4-18	stride	
Prefetchable	4-5	in local memory	4-64
Rate	4-4	Stride	4-71
Region 0 Control Status (0x0000-0	x02FF) 4-23	SubsystemVendorID	4-22
Region 0 GP FIFO (0x2000-0x2FF	F) 4-81	SVGA Palette Snoop Enab	ole 4-11
Region 0 Memory Control (0x1000	0-0x1FFF)4-73	TexDMAAddress	4-49
Region 0 RAMDAC	4-97	TextureDownloadControl	4-59
Region 0 VGA Control (0x6000-0x	k6FFF) 4-138	UStart	4-63, 4-67, 4-68, 4-71
Region 0 Video Control (0x3000-0	x3FFF) 4-81	VGA Access	4-25
Region 0 Video Stream Processing	(0x5000-	VideoControl	4-88
0x5FFF)	4-132	VideoOverlayControl	4-125
Region 3 Indirect Addressing	4-148	VSConfiguration	4-132
RemoteMemControl	4-80	VSDMACommandCount	4-134
RevisionID	4-20	VSSerialBusControl	4-136
ROM Access	4-25	VStart	4-63
RQ	4-4	YStart	4-64, 4-68
RQDepth	4-3		