

# Intel® 64 and IA-32 Architectures Software Developer's Manual

## Volume 4: Model-Specific Registers

**NOTE:** The *Intel® 64 and IA-32 Architectures Software Developer's Manual* consists of ten volumes: *Basic Architecture*, Order Number 253665; *Instruction Set Reference A-L*, Order Number 253666; *Instruction Set Reference M-U*, Order Number 253667; *Instruction Set Reference V-Z*, Order Number 326018; *Instruction Set Reference*, Order Number 334569; *System Programming Guide, Part 1*, Order Number 253668; *System Programming Guide, Part 2*, Order Number 253669; *System Programming Guide, Part 3*, Order Number 326019; *System Programming Guide, Part 4*, Order Number 332831; *Model-Specific Registers*, Order Number 335592. Refer to all ten volumes when evaluating your design needs.

Order Number: 335592-062US  
March 2017

Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at [intel.com](http://intel.com), or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting <http://www.intel.com/design/literature.htm>.

Intel, the Intel logo, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

**CHAPTER 1****ABOUT THIS MANUAL**

1.1	INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL .....	1-1
1.2	OVERVIEW OF THE SYSTEM PROGRAMMING GUIDE .....	1-3
1.3	NOTATIONAL CONVENTIONS .....	1-4
1.3.1	Bit and Byte Order .....	1-4
1.3.2	Reserved Bits and Software Compatibility .....	1-4
1.3.3	Instruction Operands .....	1-5
1.3.4	Hexadecimal and Binary Numbers .....	1-5
1.3.5	Segmented Addressing .....	1-5
1.3.6	Syntax for CPUID, CR, and MSR Values .....	1-6
1.3.7	Exceptions .....	1-7
1.4	RELATED LITERATURE .....	1-7

**CHAPTER 2****MODEL-SPECIFIC REGISTERS (MSRS)**

2.1	ARCHITECTURAL MSRS .....	2-2
2.2	MSRS IN THE INTEL® CORE™ 2 PROCESSOR FAMILY .....	2-43
2.3	MSRS IN THE 45 NM AND 32 NM INTEL® ATOM™ PROCESSOR FAMILY .....	2-57
2.4	MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE .....	2-68
2.4.1	MSRs with Model-Specific Behavior in the Silvermont Microarchitecture .....	2-80
2.4.2	MSRs In Intel Atom Processors Based on Airmont Microarchitecture .....	2-83
2.5	MSRS IN NEXT GENERATION INTEL ATOM PROCESSORS .....	2-85
2.6	MSRS IN THE INTEL® MICROARCHITECTURE CODE NAME NEHALEM .....	2-106
2.6.1	Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series .....	2-124
2.6.2	Additional MSRs in the Intel® Xeon® Processor 7500 Series .....	2-125
2.7	MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES (BASED ON INTEL® MICROARCHITECTURE CODE NAME WESTMERE) 2-140	
2.8	MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY (BASED ON INTEL® MICROARCHITECTURE CODE NAME WESTMERE) 2-141	
2.9	MSRS IN INTEL® PROCESSOR FAMILY BASED ON INTEL® MICROARCHITECTURE CODE NAME SANDY BRIDGE .....	2-142
2.9.1	MSRs In 2nd Generation Intel® Core™ Processor Family (Based on Intel® Microarchitecture Code Name Sandy Bridge) 2-161	
2.9.2	MSRs In Intel® Xeon® Processor E5 Family (Based on Intel® Microarchitecture Code Name Sandy Bridge) .....	2-166
2.9.3	Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family .....	2-169
2.10	MSRS IN THE 3RD GENERATION INTEL® CORE™ PROCESSOR FAMILY (BASED ON INTEL® MICROARCHITECTURE CODE NAME IVY BRIDGE) .....	2-172
2.10.1	MSRs In Intel® Xeon® Processor E5 v2 Product Family (Based on Ivy Bridge-E Microarchitecture) .....	2-176
2.10.2	Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family .....	2-183
2.10.3	Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families .....	2-186
2.11	MSRS IN THE 4TH GENERATION INTEL® CORE™ PROCESSORS (BASED ON HASWELL MICROARCHITECTURE) .....	2-188
2.11.1	MSRs in 4th Generation Intel® Core™ Processor Family (based on Haswell Microarchitecture) .....	2-193
2.11.2	Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors .....	2-204
2.12	MSRS IN INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY .....	2-206
2.12.1	Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family .....	2-215
2.13	MSRS IN INTEL® CORE™ M PROCESSORS AND 5TH GENERATION INTEL CORE PROCESSORS .....	2-223
2.14	MSRS IN INTEL® XEON® PROCESSORS E5 V4 FAMILY .....	2-226
2.14.1	Additional MSRs Supported in the Intel® Xeon® Processor D Product Family .....	2-236
2.14.2	Additional MSRs Supported in Intel® Xeon® Processors E5 v4 and E7 v4 Families .....	2-238
2.15	MSRS IN THE 6TH GENERATION INTEL® CORE™ PROCESSORS .....	2-241
2.16	MSRS IN FUTURE INTEL® XEON® PROCESSORS .....	2-261
2.17	MSRS IN INTEL® XEON® PHI™ PROCESSOR 3200/5200/7200 SERIES .....	2-264
2.18	MSRS IN THE PENTIUM® 4 AND INTEL® XEON® PROCESSORS .....	2-277
2.18.1	MSRs Unique to Intel® Xeon® Processor MP with L3 Cache .....	2-301
2.19	MSRS IN INTEL® CORE™ SOLO AND INTEL® CORE™ DUO PROCESSORS .....	2-303
2.20	MSRS IN THE PENTIUM M PROCESSOR .....	2-312
2.21	MSRS IN THE P6 FAMILY PROCESSORS .....	2-319
2.22	MSRS IN PENTIUM PROCESSORS .....	2-327
2.23	MSR INDEX .....	2-327

**CONTENTS**

PAGE

**FIGURES**

Figure 1-1. Bit and Byte Order.....1-5  
Figure 1-2. Syntax for CPUID, CR, and MSR Data Presentation.....1-6

## TABLES

Table 2-1.	CPUID Signature Values of DisplayFamily_DisplayModel .....	2-1
Table 2-2.	IA-32 Architectural MSRs .....	2-3
Table 2-3.	MSRs in Processors Based on Intel® Core™ Microarchitecture .....	2-43
Table 2-4.	MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family .....	2-57
Table 2-5.	MSRs Supported by Intel® Atom™ Processors with CPUID Signature 06_27H .....	2-67
Table 2-6.	MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors .....	2-68
Table 2-7.	MSRs Common to the Silvermont and Airmont Microarchitectures .....	2-76
Table 2-8.	Specific MSRs Supported by Intel® Atom™ Processors with CPUID Signatures 06_37H, 06_4AH, 06_5AH, 06_5DH2-80 .....	2-82
Table 2-9.	Specific MSRs Supported by Intel® Atom™ Processor E3000 Series with CPUID Signature 06_37H .....	2-82
Table 2-10.	Specific MSRs Supported by Intel® Atom™ Processor C2000 Series with CPUID Signature 06_4DH .....	2-82
Table 2-11.	MSRs in Intel Atom Processors Based on the Airmont Microarchitecture .....	2-84
Table 2-12.	MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture .....	2-86
Table 2-13.	MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem .....	2-107
Table 2-14.	Additional MSRs in Intel® Xeon® Processor 5500 and 3400 Series .....	2-124
Table 2-15.	Additional MSRs in Intel® Xeon® Processor 7500 Series .....	2-126
Table 2-16.	Additional MSRs Supported by Intel Processors (Based on Intel® Microarchitecture Code Name Westmere)2-140	
Table 2-17.	Additional MSRs Supported by Intel® Xeon® Processor E7 Family .....	2-141
Table 2-18.	MSRs Supported by Intel® Processors based on Intel® microarchitecture code name Sandy Bridge2-143	
Table 2-19.	MSRs Supported by 2nd Generation Intel® Core™ Processors (Intel® microarchitecture code name Sandy Bridge)2-162	
Table 2-20.	Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors .....	2-163
Table 2-21.	Selected MSRs Supported by Intel® Xeon® Processors E5 Family (based on Sandy Bridge microarchitecture) .....	2-166
Table 2-22.	Uncore PMU MSRs in Intel® Xeon® Processor E5 Family .....	2-169
Table 2-23.	Additional MSRs Supported by 3rd Generation Intel® Core™ Processors (based on Intel® microarchitecture code name Ivy Bridge)2-172	
Table 2-24.	MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) .....	2-176
Table 2-25.	Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily_DisplayModel Signature 06_3EH 2-183	
Table 2-26.	Uncore PMU MSRs in Intel® Xeon® Processor E5 v2 and E7 v2 Families .....	2-186
Table 2-27.	Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures .....	2-188
Table 2-28.	MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) .....	2-193
Table 2-29.	Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with DisplayFamily_DisplayModel Signature 06_45H2-204	
Table 2-30.	Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family .....	2-206
Table 2-31.	Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family .....	2-215
Table 2-32.	Additional MSRs Common to Processors Based the Broadwell Microarchitectures .....	2-223
Table 2-33.	Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors .....	2-225
Table 2-34.	Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture2-227	
Table 2-35.	Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily_DisplayModel 06_56H .....	2-236
Table 2-36.	Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily_DisplayModel 06_4FH .....	2-238
Table 2-37.	Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture .....	2-241
Table 2-38.	Uncore PMU MSRs Supported by 6th Generation Intel® Core™ Processors .....	2-259
Table 2-39.	Machine Check MSRs Supported by Future Intel® Xeon® Processors with DisplayFamily_DisplayModel 06_55H .....	2-261
Table 2-40.	Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily_DisplayModel Signature 06_57H .....	2-264
Table 2-41.	MSRs in the Pentium® 4 and Intel® Xeon® Processors .....	2-277
Table 2-42.	MSRs Unique to 64-bit Intel® Xeon® Processor MP with Up to an 8 MB L3 Cache2-302	
Table 2-43.	MSRs Unique to Intel® Xeon® Processor 7100 Series .....	2-303
Table 2-44.	MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV .....	2-303
Table 2-45.	MSRs in Pentium M Processors .....	2-312
Table 2-46.	MSRs in the P6 Family Processors .....	2-319
Table 2-47.	MSRs in the Pentium Processor .....	2-327



The *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model-Specific Registers* (order number 335592) is part of a set that describes the architecture and programming environment of Intel® 64 and IA-32 architecture processors. Other volumes in this set are:

- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture* (order number 253665).
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C & 2D: Instruction Set Reference* (order numbers 253666, 253667, 326018 and 334569).
- The *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C & 3D: System Programming Guide* (order numbers 253668, 253669, 326019 and 332831).

The *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, describes the basic architecture and programming environment of Intel 64 and IA-32 processors. The *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C & 2D*, describe the instruction set of the processor and the opcode structure. These volumes apply to application programmers and to programmers who write operating systems or executives. The *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C & 3D*, describe the operating-system support environment of Intel 64 and IA-32 processors. These volumes target operating-system and BIOS designers. In addition, *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, and *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C* address the programming environment for classes of software that host operating systems. The *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 4*, describes the model-specific registers of Intel 64 and IA-32 processors.

## 1.1 INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL

This manual set includes information pertaining primarily to the most recent Intel 64 and IA-32 processors, which include:

- Pentium® processors
- P6 family processors
- Pentium® 4 processors
- Pentium® M processors
- Intel® Xeon® processors
- Pentium® D processors
- Pentium® processor Extreme Editions
- 64-bit Intel® Xeon® processors
- Intel® Core™ Duo processor
- Intel® Core™ Solo processor
- Dual-Core Intel® Xeon® processor LV
- Intel® Core™2 Duo processor
- Intel® Core™2 Quad processor Q6000 series
- Intel® Xeon® processor 3000, 3200 series
- Intel® Xeon® processor 5000 series
- Intel® Xeon® processor 5100, 5300 series
- Intel® Core™2 Extreme processor X7000 and X6800 series
- Intel® Core™2 Extreme QX6000 series
- Intel® Xeon® processor 7100 series

## ABOUT THIS MANUAL

- Intel® Pentium® Dual-Core processor
- Intel® Xeon® processor 7200, 7300 series
- Intel® Core™2 Extreme QX9000 series
- Intel® Xeon® processor 5200, 5400, 7400 series
- Intel® Core™2 Extreme processor QX9000 and X9000 series
- Intel® Core™2 Quad processor Q9000 series
- Intel® Core™2 Duo processor E8000, T9000 series
- Intel® Atom™ processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are built from 45 nm and 32 nm processes.
- Intel® Core™ i7 processor
- Intel® Core™ i5 processor
- Intel® Xeon® processor E7-8800/4800/2800 product families
- Intel® Core™ i7-3930K processor
- 2nd generation Intel® Core™ i7-2xxx, Intel® Core™ i5-2xxx, Intel® Core™ i3-2xxx processor series
- Intel® Xeon® processor E3-1200 product family
- Intel® Xeon® processor E5-2400/1400 product family
- Intel® Xeon® processor E5-4600/2600/1600 product family
- 3rd generation Intel® Core™ processors
- Intel® Xeon® processor E3-1200 v2 product family
- Intel® Xeon® processor E5-2400/1400 v2 product families
- Intel® Xeon® processor E5-4600/2600/1600 v2 product families
- Intel® Xeon® processor E7-8800/4800/2800 v2 product families
- 4th generation Intel® Core™ processors
- The Intel® Core™ M processor family
- Intel® Core™ i7-59xx Processor Extreme Edition
- Intel® Core™ i7-49xx Processor Extreme Edition
- Intel® Xeon® processor E3-1200 v3 product family
- Intel® Xeon® processor E5-2600/1600 v3 product families
- 5th generation Intel® Core™ processors
- Intel® Xeon® processor D-1500 product family
- Intel® Xeon® processor E5 v4 family
- Intel® Atom™ processor X7-Z8000 and X5-Z8000 series
- Intel® Atom™ processor Z3400 series
- Intel® Atom™ processor Z3500 series
- 6th generation Intel® Core™ processors
- Intel® Xeon® processor E3-1500m v5 product family

P6 family processors are IA-32 processors based on the P6 family microarchitecture. This includes the Pentium® Pro, Pentium® II, Pentium® III, and Pentium® III Xeon® processors.

The Pentium® 4, Pentium® D, and Pentium® processor Extreme Editions are based on the Intel NetBurst® microarchitecture. Most early Intel® Xeon® processors are based on the Intel NetBurst® microarchitecture. Intel Xeon processor 5000, 7100 series are based on the Intel NetBurst® microarchitecture.

The Intel® Core™ Duo, Intel® Core™ Solo and dual-core Intel® Xeon® processor LV are based on an improved Pentium® M processor microarchitecture.



The Intel® Xeon® processor 3000, 3200, 5100, 5300, 7200, and 7300 series, Intel® Pentium® dual-core, Intel® Core™2 Duo, Intel® Core™2 Quad and Intel® Core™2 Extreme processors are based on Intel® Core™ microarchitecture.

The Intel® Xeon® processor 5200, 5400, 7400 series, Intel® Core™2 Quad processor Q9000 series, and Intel® Core™2 Extreme processors QX9000, X9000 series, Intel® Core™2 processor E8000 series are based on Enhanced Intel® Core™ microarchitecture.

The Intel® Atom™ processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are based on the Intel® Atom™ microarchitecture and supports Intel 64 architecture.

The Intel® Core™ i7 processor and Intel® Xeon® processor 3400, 5500, 7500 series are based on 45 nm Intel® microarchitecture code name Nehalem. Intel® microarchitecture code name Westmere is a 32 nm version of Intel® microarchitecture code name Nehalem. Intel® Xeon® processor 5600 series, Intel Xeon processor E7 and various Intel Core i7, i5, i3 processors are based on Intel® microarchitecture code name Westmere. These processors support Intel 64 architecture.

The Intel® Xeon® processor E5 family, Intel® Xeon® processor E3-1200 family, Intel® Xeon® processor E7-8800/4800/2800 product families, Intel® Core™ i7-3930K processor, and 2nd generation Intel® Core™ i7-2xxx, Intel® Core™ i5-2xxx, Intel® Core™ i3-2xxx processor series are based on the Intel® microarchitecture code name Sandy Bridge and support Intel 64 architecture.

The Intel® Xeon® processor E7-8800/4800/2800 v2 product families, Intel® Xeon® processor E3-1200 v2 product family and 3rd generation Intel® Core™ processors are based on the Intel® microarchitecture code name Ivy Bridge and support Intel 64 architecture.

The Intel® Xeon® processor E5-4600/2600/1600 v2 product families, Intel® Xeon® processor E5-2400/1400 v2 product families and Intel® Core™ i7-49xx Processor Extreme Edition are based on the Intel® microarchitecture code name Ivy Bridge-E and support Intel 64 architecture.

The Intel® Xeon® processor E3-1200 v3 product family and 4th Generation Intel® Core™ processors are based on the Intel® microarchitecture code name Haswell and support Intel 64 architecture.

The Intel® Core™ M processor family, 5th generation Intel® Core™ processors, Intel® Xeon® processor D-1500 product family and the Intel® Xeon® processor E5 v4 family are based on the Intel® microarchitecture code name Broadwell and support Intel 64 architecture.

The Intel® Xeon® processor E3-1500m v5 product family and 6th generation Intel® Core™ processors are based on the Intel® microarchitecture code name Skylake and support Intel 64 architecture.

The Intel® Xeon® processor E5-2600/1600 v3 product families and the Intel® Core™ i7-59xx Processor Extreme Edition are based on the Intel® microarchitecture code name Haswell-E and support Intel 64 architecture.

The Intel® Atom™ processor Z8000 series is based on the Intel microarchitecture code name Airmont.

The Intel® Atom™ processor Z3400 series and the Intel® Atom™ processor Z3500 series are based on the Intel microarchitecture code name Silvermont.

P6 family, Pentium® M, Intel® Core™ Solo, Intel® Core™ Duo processors, dual-core Intel® Xeon® processor LV, and early generations of Pentium 4 and Intel Xeon processors support IA-32 architecture. The Intel® Atom™ processor Z5xx series support IA-32 architecture.

The Intel® Xeon® processor 3000, 3200, 5000, 5100, 5200, 5300, 5400, 7100, 7200, 7300, 7400 series, Intel® Core™2 Duo, Intel® Core™2 Extreme processors, Intel Core 2 Quad processors, Pentium® D processors, Pentium® Dual-Core processor, newer generations of Pentium 4 and Intel Xeon processor family support Intel® 64 architecture.

IA-32 architecture is the instruction set architecture and programming environment for Intel's 32-bit microprocessors. Intel® 64 architecture is the instruction set architecture and programming environment which is a superset of and compatible with IA-32 architecture.

## 1.2 OVERVIEW OF THE SYSTEM PROGRAMMING GUIDE

A description of this manual's content follows:

**Chapter 1 — About This Manual.** Gives an overview of all eight volumes of the *Intel® 64 and IA-32 Architectures Software Developer's Manual*. It also describes the notational conventions in these manuals and lists related Intel manuals and documentation of interest to programmers and hardware designers.

**Chapter 2 — Model-Specific Registers (MSRs).** Lists the MSRs available in the Pentium processors, the P6 family processors, the Pentium 4, Intel Xeon, Intel Core Solo, Intel Core Duo processors, and Intel Core 2 processor family and describes their functions.

## 1.3 NOTATIONAL CONVENTIONS

This manual uses specific notation for data-structure formats, for symbolic representation of instructions, and for hexadecimal and binary numbers. A review of this notation makes the manual easier to read.

### 1.3.1 Bit and Byte Order

In illustrations of data structures in memory, smaller addresses appear toward the bottom of the figure; addresses increase toward the top. Bit positions are numbered from right to left. The numerical value of a set bit is equal to two raised to the power of the bit position. Intel 64 and IA-32 processors are “little endian” machines; this means the bytes of a word are numbered starting from the least significant byte. Figure 1-1 illustrates these conventions.

### 1.3.2 Reserved Bits and Software Compatibility

In many register and memory layout descriptions, certain bits are marked as **reserved**. When bits are marked as reserved, it is essential for compatibility with future processors that software treat these bits as having a future, though unknown, effect. The behavior of reserved bits should be regarded as not only undefined, but unpredictable. Software should follow these guidelines in dealing with reserved bits:

- Do not depend on the states of any reserved bits when testing the values of registers which contain such bits. Mask out the reserved bits before testing.
- Do not depend on the states of any reserved bits when storing to memory or to a register.
- Do not depend on the ability to retain information written into any reserved bits.
- When loading a register, always load the reserved bits with the values indicated in the documentation, if any, or reload them with values previously read from the same register.

#### NOTE

Avoid any software dependence upon the state of reserved bits in Intel 64 and IA-32 registers. Depending upon the values of reserved register bits will make software dependent upon the unspecified manner in which the processor handles these bits. Programs that depend upon reserved values risk incompatibility with future processors.




Figure 1-1. Bit and Byte Order

### 1.3.3 Instruction Operands

When instructions are represented symbolically, a subset of assembly language is used. In this subset, an instruction has the following format:

```
label: mnemonic argument1, argument2, argument3
```

where:

- A **label** is an identifier which is followed by a colon.
- A **mnemonic** is a reserved name for a class of instruction opcodes which have the same function.
- The operands **argument1**, **argument2**, and **argument3** are optional. There may be from zero to three operands, depending on the opcode. When present, they take the form of either literals or identifiers for data items. Operand identifiers are either reserved names of registers or are assumed to be assigned to data items declared in another part of the program (which may not be shown in the example).

When two operands are present in an arithmetic or logical instruction, the right operand is the source and the left operand is the destination.

For example:

```
LOADREG: MOV EAX, SUBTOTAL
```

In this example LOADREG is a label, MOV is the mnemonic identifier of an opcode, EAX is the destination operand, and SUBTOTAL is the source operand. Some assembly languages put the source and destination in reverse order.

### 1.3.4 Hexadecimal and Binary Numbers

Base 16 (hexadecimal) numbers are represented by a string of hexadecimal digits followed by the character H (for example, F82EH). A hexadecimal digit is a character from the following set: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F.

Base 2 (binary) numbers are represented by a string of 1s and 0s, sometimes followed by the character B (for example, 1010B). The "B" designation is only used in situations where confusion as to the type of number might arise.

### 1.3.5 Segmented Addressing

The processor uses byte addressing. This means memory is organized and accessed as a sequence of bytes. Whether one or more bytes are being accessed, a byte address is used to locate the byte or bytes memory. The range of memory that can be addressed is called an **address space**.

The processor also supports segmented addressing. This is a form of addressing where a program may have many independent address spaces, called **segments**. For example, a program can keep its code (instructions) and stack in separate segments. Code addresses would always refer to the code space, and stack addresses would always refer to the stack space. The following notation is used to specify a byte address within a segment:

Segment-register: Byte-address

For example, the following segment address identifies the byte at address FF79H in the segment pointed to by the DS register:

DS:FF79H

The following segment address identifies an instruction address in the code segment. The CS register points to the code segment and the EIP register contains the address of the instruction.

CS:EIP

### 1.3.6 Syntax for CPUID, CR, and MSR Values

Obtain feature flags, status, and system information by using the CPUID instruction, by checking control register bits, and by reading model-specific registers. We are moving toward a single syntax to represent this type of information. See Figure 1-2.




Figure 1-2. Syntax for CPUID, CR, and MSR Data Presentation

### 1.3.7 Exceptions

An exception is an event that typically occurs when an instruction causes an error. For example, an attempt to divide by zero generates an exception. However, some exceptions, such as breakpoints, occur under other conditions. Some types of exceptions may provide error codes. An error code reports additional information about the error. An example of the notation used to show an exception and error code is shown below:

```
#PF(fault code)
```

This example refers to a page-fault exception under conditions where an error code naming a type of fault is reported. Under some conditions, exceptions which produce error codes may not be able to report an accurate code. In this case, the error code is zero, as shown below for a general-protection exception:

```
#GP(0)
```

## 1.4 RELATED LITERATURE

Literature related to Intel 64 and IA-32 processors is listed and viewable on-line at:

<http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html>

See also:

- The data sheet for a particular Intel 64 or IA-32 processor
- The specification update for a particular Intel 64 or IA-32 processor
- Intel® C++ Compiler documentation and online help:  
<http://software.intel.com/en-us/articles/intel-compilers/>
- Intel® Fortran Compiler documentation and online help:  
<http://software.intel.com/en-us/articles/intel-compilers/>
- Intel® Software Development Tools:  
<http://www.intel.com/cd/software/products/asmo-na/eng/index.htm>
- Intel® 64 and IA-32 Architectures Software Developer's Manual (in three or seven volumes):  
<http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html>
- Intel® 64 and IA-32 Architectures Optimization Reference Manual:  
<http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html>
- Intel 64 Architecture x2APIC Specification:  
<http://www.intel.com/content/www/us/en/architecture-and-technology/64-architecture-x2apic-specification.html>
- Intel® Trusted Execution Technology Measured Launched Environment Programming Guide:  
<http://www.intel.com/content/www/us/en/software-developers/intel-txt-software-development-guide.html>
- Developing Multi-threaded Applications: A Platform Consistent Approach:  
<https://software.intel.com/sites/default/files/article/147714/51534-developing-multithreaded-applications.pdf>
- Using Spin-Loops on Intel® Pentium® 4 Processor and Intel® Xeon® Processor:  
<http://software.intel.com/en-us/articles/ap949-using-spin-loops-on-intel-pentiumr-4-processor-and-intel-xeonr-processor/>
- Performance Monitoring Unit Sharing Guide  
<http://software.intel.com/file/30388>

Literature related to selected features in future Intel processors are available at:

- Intel® Architecture Instruction Set Extensions Programming Reference  
<https://software.intel.com/en-us/isa-extensions>
- Intel® Software Guard Extensions (Intel® SGX) Programming Reference  
<https://software.intel.com/en-us/isa-extensions/intel-sgx>

## ABOUT THIS MANUAL

More relevant links are:

- Intel® Developer Zone:  
<https://software.intel.com/en-us>
- Developer centers:  
<http://www.intel.com/content/www/us/en/hardware-developers/developer-centers.html>
- Processor support general link:  
<http://www.intel.com/support/processors/>
- Software products and packages:  
<http://www.intel.com/cd/software/products/asmo-na/eng/index.htm>
- Intel® Hyper-Threading Technology (Intel® HT Technology):  
<http://www.intel.com/technology/platform-technology/hyper-threading/index.htm>

## CHAPTER 2

# MODEL-SPECIFIC REGISTERS (MSRS)

This chapter lists MSRs across Intel processor families. All MSRs listed can be read with the RDMSR and written with the WRMSR instructions.

Register addresses are given in both hexadecimal and decimal. The register name is the mnemonic register name and the bit description describes individual bits in registers.

Model specific registers and its bit-fields may be supported for a finite range of processor families/models. To distinguish between different processor family and/or models, software must use CPUID.01H leaf function to query the combination of DisplayFamily and DisplayModel to determine model-specific availability of MSRs (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-L" in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*). Table 2-1 lists the signature values of DisplayFamily and DisplayModel for various processor families or processor number series.

**Table 2-1. CPUID Signature Values of DisplayFamily\_DisplayModel**

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_57H	Intel® Xeon Phi™ Processor 3200, 5200, 7200 Series
06_85H	Future Intel® Xeon Phi™ Processor
06_8EH, 06_9EH	7th generation Intel® Core™ processors based on Kaby Lake microarchitecture
06_55H	Future Intel® Xeon® Processors
06_4EH, 06_5EH	6th generation Intel Core processors and Intel Xeon processor E3-1500m v5 product family and E3-1200 v5 product family based on Skylake microarchitecture
06_56H	Intel Xeon processor D-1500 product family based on Broadwell microarchitecture
06_4FH	Intel Xeon processor E5 v4 Family based on Broadwell microarchitecture, Intel Xeon processor E7 v4 Family, Intel Core i7-69xx Processor Extreme Edition
06_47H	5th generation Intel Core processors, Intel Xeon processor E3-1200 v4 product family based on Broadwell microarchitecture
06_3DH	Intel Core M-5xxx Processor, 5th generation Intel Core processors based on Broadwell microarchitecture
06_3FH	Intel Xeon processor E5-4600/2600/1600 v3 product families, Intel Xeon processor E7 v3 product families based on Haswell-E microarchitecture, Intel Core i7-59xx Processor Extreme Edition
06_3CH, 06_45H, 06_46H	4th Generation Intel Core processor and Intel Xeon processor E3-1200 v3 product family based on Haswell microarchitecture
06_3EH	Intel Xeon processor E7-8800/4800/2800 v2 product families based on Ivy Bridge-E microarchitecture
06_3EH	Intel Xeon processor E5-2600/1600 v2 product families and Intel Xeon processor E5-2400 v2 product family based on Ivy Bridge-E microarchitecture, Intel Core i7-49xx Processor Extreme Edition
06_3AH	3rd Generation Intel Core Processor and Intel Xeon processor E3-1200 v2 product family based on Ivy Bridge microarchitecture
06_2DH	Intel Xeon processor E5 Family based on Intel microarchitecture code name Sandy Bridge, Intel Core i7-39xx Processor Extreme Edition
06_2FH	Intel Xeon Processor E7 Family
06_2AH	Intel Xeon processor E3-1200 product family; 2nd Generation Intel Core i7, i5, i3 Processors 2xxx Series
06_2EH	Intel Xeon processor 7500, 6500 series
06_25H, 06_2CH	Intel Xeon processors 3600, 5600 series, Intel Core i7, i5 and i3 Processors

**Table 2-1. CPUID Signature (Contd.)Values of DisplayFamily\_DisplayModel (Contd.)**

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_1EH, 06_1FH	Intel Core i7 and i5 Processors
06_1AH	Intel Core i7 Processor, Intel Xeon processor 3400, 3500, 5500 series
06_1DH	Intel Xeon processor MP 7400 series
06_17H	Intel Xeon processor 3100, 3300, 5200, 5400 series, Intel Core 2 Quad processors 8000, 9000 series
06_0FH	Intel Xeon processor 3000, 3200, 5100, 5300, 7300 series, Intel Core 2 Quad processor 6000 series, Intel Core 2 Extreme 6000 series, Intel Core 2 Duo 4000, 5000, 6000, 7000 series processors, Intel Pentium dual-core processors
06_0EH	Intel Core Duo, Intel Core Solo processors
06_0DH	Intel Pentium M processor
06_5FH	Future Intel® Atom™ processors based on Goldmont Microarchitecture (code name Denverton)
06_5CH	Next Generation Intel Atom processors based on Goldmont Microarchitecture
06_4CH	Intel Atom processor X7-Z8000 and X5-Z8000 series based on Airmont Microarchitecture
06_5DH	Intel Atom processor X3-C3000 based on Silvermont Microarchitecture
06_5AH	Intel Atom processor Z3500 series
06_4AH	Intel Atom processor Z3400 series
06_37H	Intel Atom processor E3000 series, Z3600 series, Z3700 series
06_4DH	Intel Atom processor C2000 series
06_36H	Intel Atom processor S1000 Series
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	Intel Atom processor family, Intel Atom processor D2000, N2000, E2000, Z2000, C1000 series
0F_06H	Intel Xeon processor 7100, 5000 Series, Intel Xeon Processor MP, Intel Pentium 4, Pentium D processors
0F_03H, 0F_04H	Intel Xeon processor, Intel Xeon processor MP, Intel Pentium 4, Pentium D processors
06_09H	Intel Pentium M processor
0F_02H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
0F_0H, 0F_01H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
06_7H, 06_08H, 06_0AH, 06_0BH	Intel Pentium III Xeon processor, Intel Pentium III processor
06_03H, 06_05H	Intel Pentium II Xeon processor, Intel Pentium II processor
06_01H	Intel Pentium Pro processor
05_01H, 05_02H, 05_04H	Intel Pentium processor, Intel Pentium processor with MMX Technology

The Intel® Quark™ SoC X1000 processor can be identified by the signature of DisplayFamily\_DisplayModel = 05\_09H and SteppingID = 0

## 2.1 ARCHITECTURAL MSRS

Many MSRs have carried over from one generation of IA-32 processors to the next and to Intel 64 processors. A subset of MSRs and associated bit fields, which do not change on future processor generations, are now considered architectural MSRs. For historical reasons (beginning with the Pentium 4 processor), these “architectural MSRs” were given the prefix “IA32\_”. Table 2-2 lists the architectural MSRs, their addresses, their current names, their names in previous IA-32 processors, and bit fields that are considered architectural. MSR addresses outside Table 2-2 and certain bit fields in an MSR address that may overlap with architectural MSR addresses are model-specific. Code that accesses a machine specified MSR and that is executed on a processor that does not support that MSR will generate an exception.



Architectural MSR or individual bit fields in an architectural MSR may be introduced or transitioned at the granularity of certain processor family/model or the presence of certain CPUID feature flags. The right-most column of Table 2-2 provides information on the introduction of each architectural MSR or its individual fields. This information is expressed either as signature values of “DF\_DM” (see Table 2-1) or via CPUID flags.

Certain bit field position may be related to the maximum physical address width, the value of which is expressed as “MAXPHYADDR” in Table 2-2. “MAXPHYADDR” is reported by CPUID.8000\_0008H leaf.

MSR address range between 40000000H - 400000FFH is marked as a specially reserved range. All existing and future processors will not implement any features using any MSR in this range.

**Table 2-2. IA-32 Architectural MSRs**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
0H	0	IA32_P5_MC_ADDR (P5_MC_ADDR)	See Section 2.22, “MSRs in Pentium Processors.”	<b>Pentium Processor (05_01H)</b>
1H	1	IA32_P5_MC_TYPE (P5_MC_TYPE)	See Section 2.22, “MSRs in Pentium Processors.”	DF_DM = 05_01H
6H	6	IA32_MONITOR_FILTER_SIZE	See Section 8.10.5, “Monitor/Mwait Address Range Determination.”	0F_03H
10H	16	IA32_TIME_STAMP_COUNTER (TSC)	See Section 17.16, “Time-Stamp Counter.”	05_01H
17H	23	IA32_PLATFORM_ID (MSR_PLATFORM_ID)	<b>Platform ID (RO)</b> The operating system can use this MSR to determine “slot” information for the processor and the proper microcode update to load.	06_01H
		49:0	Reserved.	
		52:50	<b>Platform Id (RO)</b> Contains information concerning the intended platform for the processor. 52 51 50 0 0 0 Processor Flag 0 0 0 1 Processor Flag 1 0 1 0 Processor Flag 2 0 1 1 Processor Flag 3 1 0 0 Processor Flag 4 1 0 1 Processor Flag 5 1 1 0 Processor Flag 6 1 1 1 Processor Flag 7	
		63:53	Reserved.	
1BH	27	IA32_APIC_BASE (APIC_BASE)		06_01H
		7:0	Reserved	
		8	BSP flag (R/W)	
		9	Reserved	
		10	Enable x2APIC mode	06_1AH
		11	APIC Global Enable (R/W)	
		(MAXPHYADDR - 1):12	APIC Base (R/W)	
		63: MAXPHYADDR	Reserved	

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
3AH	58	IA32_FEATURE_CONTROL	<b>Control Features in Intel 64 Processor (R/W)</b>	If any one enumeration condition for defined bit field holds
		0	Lock bit (R/WO): (1 = locked). When set, locks this MSR from being written, writes to this bit will result in GP(0). Note: Once the Lock bit is set, the contents of this register cannot be modified. Therefore the lock bit must be set after configuring support for Intel Virtualization Technology and prior to transferring control to an option ROM or the OS. Hence, once the Lock bit is set, the entire IA32_FEATURE_CONTROL contents are preserved across RESET when PWRGOOD is not deasserted.	If any one enumeration condition for defined bit field position greater than bit 0 holds
		1	Enable VMX inside SMX operation (R/WL): This bit enables a system executive to use VMX in conjunction with SMX to support Intel® Trusted Execution Technology. BIOS must set this bit only when the CPUID function 1 returns VMX feature flag and SMX feature flag set (ECX bits 5 and 6 respectively).	If CPUID.01H:ECX[5] = 1 && CPUID.01H:ECX[6] = 1
		2	Enable VMX outside SMX operation (R/WL): This bit enables VMX for system executive that do not require SMX. BIOS must set this bit only when the CPUID function 1 returns VMX feature flag set (ECX bit 5).	If CPUID.01H:ECX[5] = 1
		7:3	Reserved	
		14:8	SENTER Local Function Enables (R/WL): When set, each bit in the field represents an enable control for a corresponding SENTER function. This bit is supported only if CPUID.1:ECX.[bit 6] is set	If CPUID.01H:ECX[6] = 1
		15	SENTER Global Enable (R/WL): This bit must be set to enable SENTER leaf functions. This bit is supported only if CPUID.1:ECX.[bit 6] is set	If CPUID.01H:ECX[6] = 1
		16	Reserved	
		17	SGX Launch Control Enable (R/WL): This bit must be set to enable runtime reconfiguration of SGX Launch Control via IA32_SGXLEPUBKEYHASHn MSR.	If CPUID.(EAX=07H, ECX=0H): ECX[30] = 1
		18	SGX Global Enable (R/WL): This bit must be set to enable SGX leaf functions.	If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1
	19	Reserved		

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		20	LMCE On (R/WL): When set, system software can program the MSRs associated with LMCE to configure delivery of some machine check exceptions to a single logical processor.	If IA32_MCG_CAP[27] = 1
		63:21	Reserved	
3BH	59	IA32_TSC_ADJUST	Per Logical Processor TSC Adjust (R/Write to clear)	If CPUID.(EAX=07H, ECX=0H): EBX[1] = 1
		63:0	<b>THREAD_ADJUST:</b> Local offset value of the IA32_TSC for a logical processor. Reset value is Zero. A write to IA32_TSC will modify the local offset in IA32_TSC_ADJUST and the content of IA32_TSC, but does not affect the internal invariant TSC hardware.	
79H	121	IA32_BIOS_UPDT_TRIG (BIOS_UPDT_TRIG)	BIOS Update Trigger (W) Executing a WRMSR instruction to this MSR causes a microcode update to be loaded into the processor. See Section 9.11.6, "Microcode Update Loader." A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits.	06_01H
8BH	139	IA32_BIOS_SIGN_ID (BIOS_SIGN/BBL_CR_D3)	BIOS Update Signature (RO) Returns the microcode update signature following the execution of CPUID.01H. A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits.	06_01H
		31:0	Reserved	
		63:32	It is recommended that this field be pre-loaded with 0 prior to executing CPUID. If the field remains 0 following the execution of CPUID; this indicates that no microcode update is loaded. Any non-zero value is the microcode update signature.	
8CH	140	IA32_SGXLEPUBKEYHASH0	IA32_SGXLEPUBKEYHASH[63:0] (R/W) Bits 63:0 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key.	Read permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && IA32_FEATURE_CONTROL[17] = 1 && IA32_FEATURE_CONTROL[0] = 1

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
8DH	141	IA32_SGXLEPUBKEYHASH1	IA32_SGXLEPUBKEYHASH[127:64] (R/W) Bits 127:64 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key.	Read permitted If CPUID.(EAX=12H,ECX=0H): EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && IA32_FEATURE_CONTROL[17] = 1 && IA32_FEATURE_CONTROL[0] = 1
8EH	142	IA32_SGXLEPUBKEYHASH2	IA32_SGXLEPUBKEYHASH[191:128] (R/W) Bits 191:128 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key.	Read permitted If CPUID.(EAX=12H,ECX=0H): EAX[0]=1, Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && IA32_FEATURE_CONTROL[17] = 1 && IA32_FEATURE_CONTROL[0] = 1
8FH	143	IA32_SGXLEPUBKEYHASH3	IA32_SGXLEPUBKEYHASH[255:192] (R/W) Bits 255:192 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key.	Read permitted If CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && IA32_FEATURE_CONTROL[17] = 1 && IA32_FEATURE_CONTROL[0] = 1
9BH	155	IA32_SMM_MONITOR_CTL	SMM Monitor Configuration (R/W)	If CPUID.01H: ECX[5]=1    CPUID.01H: ECX[6] = 1
		0	Valid (R/W)	
		1	Reserved	
		2	Controls SMI unblocking by VMXOFF (see Section 34.14.4)	If IA32_VMX_MISC[28]
		11:3	Reserved	
		31:12	MSEG Base (R/W)	
		63:32	Reserved	
9EH	158	IA32_SMBASE	Base address of the logical processor's SMRAM image (RO, SMM only)	If IA32_VMX_MISC[15]
C1H	193	IA32_PMC0 (PERFCTR0)	General Performance Counter 0 (R/W)	If CPUID.0AH: EAX[15:8] > 0
C2H	194	IA32_PMC1 (PERFCTR1)	General Performance Counter 1 (R/W)	If CPUID.0AH: EAX[15:8] > 1
C3H	195	IA32_PMC2	General Performance Counter 2 (R/W)	If CPUID.0AH: EAX[15:8] > 2
C4H	196	IA32_PMC3	General Performance Counter 3 (R/W)	If CPUID.0AH: EAX[15:8] > 3
C5H	197	IA32_PMC4	General Performance Counter 4 (R/W)	If CPUID.0AH: EAX[15:8] > 4
C6H	198	IA32_PMC5	General Performance Counter 5 (R/W)	If CPUID.0AH: EAX[15:8] > 5
C7H	199	IA32_PMC6	General Performance Counter 6 (R/W)	If CPUID.0AH: EAX[15:8] > 6

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
C8H	200	IA32_PMC7	General Performance Counter 7 (R/W)	If CPUID.0AH: EAX[15:8] > 7
E7H	231	IA32_MPERF	TSC Frequency Clock Counter (R/Write to clear)	If CPUID.06H: ECX[0] = 1
		63:0	<b>CO_MCNT: CO TSC Frequency Clock Count</b> Increments at fixed interval (relative to TSC freq.) when the logical processor is in CO. Cleared upon overflow / wrap-around of IA32_APERF.	
E8H	232	IA32_APERF	Actual Performance Clock Counter (R/Write to clear).	If CPUID.06H: ECX[0] = 1
		63:0	<b>CO_ACNT: CO Actual Frequency Clock Count</b> Accumulates core clock counts at the coordinated clock frequency, when the logical processor is in CO. Cleared upon overflow / wrap-around of IA32_MPERF.	
FEH	254	IA32_MTRRCAP (MTRRcap)	MTRR Capability (RO) Section 11.11.2.1, "IA32_MTRR_DEF_TYPE MSR."	06_01H
		7:0	VCNT: The number of variable memory type ranges in the processor.	
		8	Fixed range MTRRs are supported when set.	
		9	Reserved.	
		10	WC Supported when set.	
		11	SMRR Supported when set.	
		63:12	Reserved.	
174H	372	IA32_SYSENTER_CS	SYSENTER_CS_MSR (R/W)	06_01H
		15:0	CS Selector	
		63:16	Reserved.	
175H	373	IA32_SYSENTER_ESP	SYSENTER_ESP_MSR (R/W)	06_01H
176H	374	IA32_SYSENTER_EIP	SYSENTER_EIP_MSR (R/W)	06_01H
179H	377	IA32_MCG_CAP (MCG_CAP)	Global Machine Check Capability (RO)	06_01H
		7:0	Count: Number of reporting banks.	
		8	MCG_CTL_P: IA32_MCG_CTL is present if this bit is set	
		9	MCG_EXT_P: Extended machine check state registers are present if this bit is set	
		10	MCP_CMCI_P: Support for corrected MC error event is present.	06_01H

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		11	MCG_TES_P: Threshold-based error status register are present if this bit is set.	
		15:12	Reserved	
		23:16	MCG_EXT_CNT: Number of extended machine check state registers present.	
		24	MCG_SER_P: The processor supports software error recovery if this bit is set.	
		25	Reserved.	
		26	MCG_ELOG_P: Indicates that the processor allows platform firmware to be invoked when an error is detected so that it may provide additional platform specific information in an ACPI format "Generic Error Data Entry" that augments the data included in machine check bank registers.	06_3EH
		27	MCG_LMCE_P: Indicates that the processor support extended state in IA32_MCG_STATUS and associated MSR necessary to configure Local Machine Check Exception (LMCE).	06_3EH
		63:28	Reserved.	
17AH	378	IA32_MCG_STATUS (MCG_STATUS)	Global Machine Check Status (R/W0)	06_01H
		0	RIPV. Restart IP valid	06_01H
		1	EIPV. Error IP valid	06_01H
		2	MCIP. Machine check in progress	06_01H
		3	LMCE_S.	If IA32_MCG_CAP.LMCE_P[2:7] = 1
		63:4	Reserved.	
17BH	379	IA32_MCG_CTL (MCG_CTL)	Global Machine Check Control (R/W)	If IA32_MCG_CAP.CTL_P[8] = 1
180H-185H	384-389	Reserved		06_0EH <sup>1</sup>
186H	390	IA32_PERFEVTSELO (PERFEVTSELO)	Performance Event Select Register 0 (R/W)	If CPUID.0AH: EAX[15:8] > 0
		7:0	Event Select: Selects a performance event logic unit.	
		15:8	UMask: Qualifies the microarchitectural condition to detect on the selected event logic.	
		16	USR: Counts while in privilege level is not ring 0.	
		17	OS: Counts while in privilege level is ring 0.	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		18	Edge: Enables edge detection if set.	
		19	PC: enables pin control.	
		20	INT: enables interrupt on counter overflow.	
		21	AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.	
		22	EN: enables the corresponding performance counter to commence counting when this bit is set.	
		23	INV: invert the CMASK.	
		31:24	CMASK: When CMASK is not zero, the corresponding performance counter increments each cycle if the event count is greater than or equal to the CMASK.	
		63:32	Reserved.	
187H	391	IA32_PERFEVTSEL1 (PERFEVTSEL1)	Performance Event Select Register 1 (R/W)	If CPUID.0AH: EAX[15:8] > 1
188H	392	IA32_PERFEVTSEL2	Performance Event Select Register 2 (R/W)	If CPUID.0AH: EAX[15:8] > 2
189H	393	IA32_PERFEVTSEL3	Performance Event Select Register 3 (R/W)	If CPUID.0AH: EAX[15:8] > 3
18AH-197H	394-407	Reserved		06_0EH <sup>2</sup>
198H	408	IA32_PERF_STATUS	(RO)	0F_03H
		15:0	Current performance State Value	
		63:16	Reserved.	
199H	409	IA32_PERF_CTL	(R/W)	0F_03H
		15:0	Target performance State Value	
		31:16	Reserved.	
		32	IDA Engage. (R/W) When set to 1: disengages IDA	06_0FH (Mobile only)
		63:33	Reserved.	
19AH	410	IA32_CLOCK_MODULATION	Clock Modulation Control (R/W) See Section 14.7.3, "Software Controlled Clock Modulation."	If CPUID.01H:EDX[22] = 1
		0	Extended On-Demand Clock Modulation Duty Cycle:	If CPUID.06H:EAX[5] = 1

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		3:1	On-Demand Clock Modulation Duty Cycle: Specific encoded values for target duty cycle modulation.	If CPUID.01H:EDX[22] = 1
		4	On-Demand Clock Modulation Enable: Set 1 to enable modulation.	If CPUID.01H:EDX[22] = 1
		63:5	Reserved.	
19BH	411	IA32_THERM_INTERRUPT	Thermal Interrupt Control (R/W) Enables and disables the generation of an interrupt on temperature transitions detected with the processor's thermal sensors and thermal monitor. See Section 14.7.2, "Thermal Monitor."	If CPUID.01H:EDX[22] = 1
		0	High-Temperature Interrupt Enable	If CPUID.01H:EDX[22] = 1
		1	Low-Temperature Interrupt Enable	If CPUID.01H:EDX[22] = 1
		2	PROCHOT# Interrupt Enable	If CPUID.01H:EDX[22] = 1
		3	FORCEPR# Interrupt Enable	If CPUID.01H:EDX[22] = 1
		4	Critical Temperature Interrupt Enable	If CPUID.01H:EDX[22] = 1
		7:5	Reserved.	
		14:8	Threshold #1 Value	If CPUID.01H:EDX[22] = 1
		15	Threshold #1 Interrupt Enable	If CPUID.01H:EDX[22] = 1
		22:16	Threshold #2 Value	If CPUID.01H:EDX[22] = 1
		23	Threshold #2 Interrupt Enable	If CPUID.01H:EDX[22] = 1
		24	Power Limit Notification Enable	If CPUID.06H:EAX[4] = 1
		63:25	Reserved.	
19CH	412	IA32_THERM_STATUS	Thermal Status Information (RO) Contains status information about the processor's thermal sensor and automatic thermal monitoring facilities. See Section 14.7.2, "Thermal Monitor"	If CPUID.01H:EDX[22] = 1
		0	Thermal Status (RO):	If CPUID.01H:EDX[22] = 1
		1	Thermal Status Log (R/W):	If CPUID.01H:EDX[22] = 1
		2	PROCHOT # or FORCEPR# event (RO)	If CPUID.01H:EDX[22] = 1
		3	PROCHOT # or FORCEPR# log (R/WCO)	If CPUID.01H:EDX[22] = 1
		4	Critical Temperature Status (RO)	If CPUID.01H:EDX[22] = 1
		5	Critical Temperature Status log (R/WCO)	If CPUID.01H:EDX[22] = 1
		6	Thermal Threshold #1 Status (RO)	If CPUID.01H:ECX[8] = 1
		7	Thermal Threshold #1 log (R/WCO)	If CPUID.01H:ECX[8] = 1
		8	Thermal Threshold #2 Status (RO)	If CPUID.01H:ECX[8] = 1
9	Thermal Threshold #2 log (R/WCO)	If CPUID.01H:ECX[8] = 1		



Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		10	Power Limitation Status (RO)	If CPUID.06H:EAX[4] = 1
		11	Power Limitation log (R/WCO)	If CPUID.06H:EAX[4] = 1
		12	Current Limit Status (RO)	If CPUID.06H:EAX[7] = 1
		13	Current Limit log (R/WCO)	If CPUID.06H:EAX[7] = 1
		14	Cross Domain Limit Status (RO)	If CPUID.06H:EAX[7] = 1
		15	Cross Domain Limit log (R/WCO)	If CPUID.06H:EAX[7] = 1
		22:16	Digital Readout (RO)	If CPUID.06H:EAX[0] = 1
		26:23	Reserved.	
		30:27	Resolution in Degrees Celsius (RO)	If CPUID.06H:EAX[0] = 1
		31	Reading Valid (RO)	If CPUID.06H:EAX[0] = 1
		63:32	Reserved.	
1A0H	416	IA32_MISC_ENABLE	<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.	
		0	<b>Fast-Strings Enable</b> When set, the fast-strings feature (for REP MOVS and REP STORS) is enabled (default); when clear, fast-strings are disabled.	OF_OH
		2:1	Reserved.	
		3	<b>Automatic Thermal Control Circuit Enable (R/W)</b> 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows the processor to automatically reduce power consumption in response to TCC activation. 0 = Disabled. Note: In some products clearing this bit might be ignored in critical thermal conditions, and TM1, TM2 and adaptive thermal throttling will still be activated. The default value of this field varies with product . See respective tables where default value is listed.	OF_OH
		6:4	Reserved	
		7	<b>Performance Monitoring Available (R)</b> 1 = Performance monitoring enabled 0 = Performance monitoring disabled	OF_OH
		10:8	Reserved.	

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		11	<b>Branch Trace Storage Unavailable (RO)</b> 1 = Processor doesn't support branch trace storage (BTS) 0 = BTS is supported	0F_0H
		12	<b>Processor Event Based Sampling (PEBS) Unavailable (RO)</b> 1 = PEBS is not supported; 0 = PEBS is supported.	06_0FH
		15:13	Reserved.	
		16	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> 0 = Enhanced Intel SpeedStep Technology disabled 1 = Enhanced Intel SpeedStep Technology enabled	If CPUID.01H: ECX[7] = 1
		17	Reserved.	
		18	<b>ENABLE MONITOR FSM (R/W)</b> When this bit is set to 0, the MONITOR feature flag is not set (CPUID.01H:ECX[bit 3] = 0). This indicates that MONITOR/MWAIT are not supported. Software attempts to execute MONITOR/MWAIT will cause #UD when this bit is 0. When this bit is set to 1 (default), MONITOR/MWAIT are supported (CPUID.01H:ECX[bit 3] = 1). If the SSE3 feature flag ECX[0] is not set (CPUID.01H:ECX[bit 0] = 0), the OS must not attempt to alter this bit. BIOS must leave it in the default state. Writing this bit when the SSE3 feature flag is set to 0 may generate a #GP exception.	0F_03H
		21:19	Reserved.	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		22	<p><b>Limit CPUID Maxval (R/W)</b></p> <p>When this bit is set to 1, CPUID.00H returns a maximum value in EAX[7:0] of 2.</p> <p>BIOS should contain a setup question that allows users to specify when the installed OS does not support CPUID functions greater than 2.</p> <p>Before setting this bit, BIOS must execute the CPUID.0H and examine the maximum value returned in EAX[7:0]. If the maximum value is greater than 2, this bit is supported.</p> <p>Otherwise, this bit is not supported. Setting this bit when the maximum value is not greater than 2 may generate a #GP exception.</p> <p>Setting this bit may cause unexpected behavior in software that depends on the availability of CPUID leaves greater than 2.</p>	0F_03H
		23	<p><b>xTPR Message Disable (R/W)</b></p> <p>When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority.</p>	if CPUID.01H:ECX[14] = 1
		33:24	Reserved.	
		34	<p><b>XD Bit Disable (R/W)</b></p> <p>When set to 1, the Execute Disable Bit feature (XD Bit) is disabled and the XD Bit extended feature flag will be clear (CPUID.80000001H: EDX[20]=0).</p> <p>When set to a 0 (default), the Execute Disable Bit feature (if available) allows the OS to enable PAE paging and take advantage of data only pages.</p> <p>BIOS must not alter the contents of this bit location, if XD bit is not supported. Writing this bit to 1 when the XD Bit extended feature flag is set to 0 may generate a #GP exception.</p>	if CPUID.80000001H:EDX[20] = 1
		63:35	Reserved.	
1B0H	432	IA32_ENERGY_PERF_BIAS	Performance Energy Bias Hint (R/W)	if CPUID.6H:ECX[3] = 1
		3:0	<p>Power Policy Preference:</p> <p>0 indicates preference to highest performance.</p> <p>15 indicates preference to maximize energy saving.</p>	
		63:4	Reserved.	

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
1B1H	433	IA32_PACKAGE_THERM_STATUS	Package Thermal Status Information (RO) Contains status information about the package's thermal sensor. See Section 14.8, "Package Level Thermal Management."	If CPUID.06H: EAX[6] = 1
		0	Pkg Thermal Status (RO):	
		1	Pkg Thermal Status Log (R/W):	
		2	Pkg PROCHOT # event (RO)	
		3	Pkg PROCHOT # log (R/WCO)	
		4	Pkg Critical Temperature Status (RO)	
		5	Pkg Critical Temperature Status log (R/WCO)	
		6	Pkg Thermal Threshold #1 Status (RO)	
		7	Pkg Thermal Threshold #1 log (R/WCO)	
		8	Pkg Thermal Threshold #2 Status (RO)	
		9	Pkg Thermal Threshold #1 log (R/WCO)	
		10	Pkg Power Limitation Status (RO)	
		11	Pkg Power Limitation log (R/WCO)	
		15:12	Reserved.	
		22:16	Pkg Digital Readout (RO)	
63:23	Reserved.			
1B2H	434	IA32_PACKAGE_THERM_INTERRUPT	Pkg Thermal Interrupt Control (R/W) Enables and disables the generation of an interrupt on temperature transitions detected with the package's thermal sensor. See Section 14.8, "Package Level Thermal Management."	If CPUID.06H: EAX[6] = 1
		0	Pkg High-Temperature Interrupt Enable	
		1	Pkg Low-Temperature Interrupt Enable	
		2	Pkg PROCHOT# Interrupt Enable	
		3	Reserved.	
		4	Pkg Overheat Interrupt Enable	
		7:5	Reserved.	
		14:8	Pkg Threshold #1 Value	
		15	Pkg Threshold #1 Interrupt Enable	
		22:16	Pkg Threshold #2 Value	
		23	Pkg Threshold #2 Interrupt Enable	
		24	Pkg Power Limit Notification Enable	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		63:25	Reserved.	
1D9H	473	IA32_DEBUGCTL (MSR_DEBUGCTLA, MSR_DEBUGCTLB)	Trace/Profile Resource Control (R/W)	06_0EH
		0	LBR: Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.	06_01H
		1	BTF: Setting this bit to 1 enables the processor to treat EFLAGS.TF as single-step on branches instead of single-step on instructions.	06_01H
		5:2	Reserved.	
		6	TR: Setting this bit to 1 enables branch trace messages to be sent.	06_0EH
		7	BTS: Setting this bit enables branch trace messages (BTMs) to be logged in a BTS buffer.	06_0EH
		8	BTINT: When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full.	06_0EH
		9	1: BTS_OFF_OS: When set, BTS or BTM is skipped if CPL = 0.	06_0FH
		10	BTS_OFF_USR: When set, BTS or BTM is skipped if CPL > 0.	06_0FH
		11	FREEZE_LBRS_ON_PMI: When set, the LBR stack is frozen on a PMI request.	If CPUID.01H: ECX[15] = 1 && CPUID.0AH: EAX[7:0] > 1
		12	FREEZE_PERFMON_ON_PMI: When set, each ENABLE bit of the global counter control MSR are frozen (address 38FH) on a PMI request	If CPUID.01H: ECX[15] = 1 && CPUID.0AH: EAX[7:0] > 1
		13	ENABLE_UNCORE_PMI: When set, enables the logical processor to receive and generate PMI on behalf of the uncore.	06_1AH
		14	FREEZE_WHILE_SMM: When set, freezes perfmon and trace messages while in SMM.	If IA32_PERF_CAPABILITIES[12] = 1
		15	RTM_DEBUG: When set, enables DR7 debug bit on XBEGIN	If (CPUID.(EAX=07H, ECX=0):EBX[11] = 1)
		63:16	Reserved.	
1F2H	498	IA32_SMRR_PHYSBASE	<b>SMRR Base Address (Writeable only in SMM)</b> Base address of SMM memory range.	If IA32_MTRRCAP.SMRR[11] = 1
		7:0	Type. Specifies memory type of the range.	

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		11:8	Reserved.	
		31:12	<b>PhysBase.</b> SMRR physical Base Address.	
		63:32	Reserved.	
1F3H	499	IA32_SMRR_PHYSMASK	<b>SMRR Range Mask. (Writeable only in SMM)</b> Range Mask of SMM memory range.	If IA32_MTRRCAP[SMRR] = 1
		10:0	Reserved.	
		11	<b>Valid</b> Enable range mask.	
		31:12	<b>PhysMask</b> SMRR address range mask.	
		63:32	Reserved.	
1F8H	504	IA32_PLATFORM_DCA_CAP	DCA Capability (R)	If CPUID.01H: ECX[18] = 1
1F9H	505	IA32_CPU_DCA_CAP	If set, CPU supports Prefetch-Hint type.	If CPUID.01H: ECX[18] = 1
1FAH	506	IA32_DCA_0_CAP	DCA type 0 Status and Control register.	If CPUID.01H: ECX[18] = 1
		0	DCA_ACTIVE: Set by HW when DCA is fuse-enabled and no defeatures are set.	
		2:1	TRANSACTION	
		6:3	DCA_TYPE	
		10:7	DCA_QUEUE_SIZE	
		12:11	Reserved.	
		16:13	DCA_DELAY: Writes will update the register but have no HW side-effect.	
		23:17	Reserved.	
		24	Sw_BLOCK: SW can request DCA block by setting this bit.	
		25	Reserved.	
		26	HW_BLOCK: Set when DCA is blocked by HW (e.g. CRO.CD = 1).	
		31:27	Reserved.	
200H	512	IA32_MTRR_PHYSBASE0 (MTRRphysBase0)	See Section 11.11.2.3, "Variable Range MTRRs."	If CPUID.01H: EDX.MTRR[12] = 1
201H	513	IA32_MTRR_PHYSMASK0	MTRRphysMask0	If CPUID.01H: EDX.MTRR[12] = 1
202H	514	IA32_MTRR_PHYSBASE1	MTRRphysBase1	If CPUID.01H: EDX.MTRR[12] = 1
203H	515	IA32_MTRR_PHYSMASK1	MTRRphysMask1	If CPUID.01H: EDX.MTRR[12] = 1

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
204H	516	IA32_MTRR_PHYSBASE2	MTRRphysBase2	If CPUID.01H: EDX.MTRR[12] = 1
205H	517	IA32_MTRR_PHYSMASK2	MTRRphysMask2	If CPUID.01H: EDX.MTRR[12] = 1
206H	518	IA32_MTRR_PHYSBASE3	MTRRphysBase3	If CPUID.01H: EDX.MTRR[12] = 1
207H	519	IA32_MTRR_PHYSMASK3	MTRRphysMask3	If CPUID.01H: EDX.MTRR[12] = 1
208H	520	IA32_MTRR_PHYSBASE4	MTRRphysBase4	If CPUID.01H: EDX.MTRR[12] = 1
209H	521	IA32_MTRR_PHYSMASK4	MTRRphysMask4	If CPUID.01H: EDX.MTRR[12] = 1
20AH	522	IA32_MTRR_PHYSBASE5	MTRRphysBase5	If CPUID.01H: EDX.MTRR[12] = 1
20BH	523	IA32_MTRR_PHYSMASK5	MTRRphysMask5	If CPUID.01H: EDX.MTRR[12] = 1
20CH	524	IA32_MTRR_PHYSBASE6	MTRRphysBase6	If CPUID.01H: EDX.MTRR[12] = 1
20DH	525	IA32_MTRR_PHYSMASK6	MTRRphysMask6	If CPUID.01H: EDX.MTRR[12] = 1
20EH	526	IA32_MTRR_PHYSBASE7	MTRRphysBase7	If CPUID.01H: EDX.MTRR[12] = 1
20FH	527	IA32_MTRR_PHYSMASK7	MTRRphysMask7	If CPUID.01H: EDX.MTRR[12] = 1
210H	528	IA32_MTRR_PHYSBASE8	MTRRphysBase8	if IA32_MTRRCAP[7:0] > 8
211H	529	IA32_MTRR_PHYSMASK8	MTRRphysMask8	if IA32_MTRRCAP[7:0] > 8
212H	530	IA32_MTRR_PHYSBASE9	MTRRphysBase9	if IA32_MTRRCAP[7:0] > 9
213H	531	IA32_MTRR_PHYSMASK9	MTRRphysMask9	if IA32_MTRRCAP[7:0] > 9
250H	592	IA32_MTRR_FIX64K_00000	MTRRfix64K_00000	If CPUID.01H: EDX.MTRR[12] = 1
258H	600	IA32_MTRR_FIX16K_80000	MTRRfix16K_80000	If CPUID.01H: EDX.MTRR[12] = 1
259H	601	IA32_MTRR_FIX16K_A0000	MTRRfix16K_A0000	If CPUID.01H: EDX.MTRR[12] = 1
268H	616	IA32_MTRR_FIX4K_C0000 (MTRRfix4K_C0000)	See Section 11.11.2.2, "Fixed Range MTRRs."	If CPUID.01H: EDX.MTRR[12] = 1
269H	617	IA32_MTRR_FIX4K_C8000	MTRRfix4K_C8000	If CPUID.01H: EDX.MTRR[12] = 1
26AH	618	IA32_MTRR_FIX4K_D0000	MTRRfix4K_D0000	If CPUID.01H: EDX.MTRR[12] = 1
26BH	619	IA32_MTRR_FIX4K_D8000	MTRRfix4K_D8000	If CPUID.01H: EDX.MTRR[12] = 1

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
26CH	620	IA32_MTRR_FIX4K_E0000	MTRRfix4K_E0000	If CPUID.01H: EDX.MTRR[12] = 1
26DH	621	IA32_MTRR_FIX4K_E8000	MTRRfix4K_E8000	If CPUID.01H: EDX.MTRR[12] = 1
26EH	622	IA32_MTRR_FIX4K_F0000	MTRRfix4K_F0000	If CPUID.01H: EDX.MTRR[12] = 1
26FH	623	IA32_MTRR_FIX4K_F8000	MTRRfix4K_F8000	If CPUID.01H: EDX.MTRR[12] = 1
277H	631	IA32_PAT	IA32_PAT (R/W)	If CPUID.01H: EDX.MTRR[16] = 1
		2:0	PA0	
		7:3	Reserved.	
		10:8	PA1	
		15:11	Reserved.	
		18:16	PA2	
		23:19	Reserved.	
		26:24	PA3	
		31:27	Reserved.	
		34:32	PA4	
		39:35	Reserved.	
		42:40	PA5	
		47:43	Reserved.	
		50:48	PA6	
		55:51	Reserved.	
58:56	PA7			
63:59	Reserved.			
280H	640	IA32_MCO_CTL2	(R/W)	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 0
		14:0	Corrected error count threshold.	
		29:15	Reserved.	
		30	CMCI_EN	
		63:31	Reserved.	
281H	641	IA32_MC1_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 1
282H	642	IA32_MC2_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 2



Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
283H	643	IA32_MC3_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 3
284H	644	IA32_MC4_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 4
285H	645	IA32_MC5_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 5
286H	646	IA32_MC6_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 6
287H	647	IA32_MC7_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 7
288H	648	IA32_MC8_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 8
289H	649	IA32_MC9_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 9
28AH	650	IA32_MC10_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 10
28BH	651	IA32_MC11_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 11
28CH	652	IA32_MC12_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 12
28DH	653	IA32_MC13_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 13
28EH	654	IA32_MC14_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 14
28FH	655	IA32_MC15_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 15
290H	656	IA32_MC16_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 16
291H	657	IA32_MC17_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 17

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
292H	658	IA32_MC18_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 18
293H	659	IA32_MC19_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 19
294H	660	IA32_MC20_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 20
295H	661	IA32_MC21_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 21
296H	662	IA32_MC22_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 22
297H	663	IA32_MC23_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 23
298H	664	IA32_MC24_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 24
299H	665	IA32_MC25_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 25
29AH	666	IA32_MC26_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 26
29BH	667	IA32_MC27_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 27
29CH	668	IA32_MC28_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 28
29DH	669	IA32_MC29_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 29
29EH	670	IA32_MC30_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 30
29FH	671	IA32_MC31_CTL2	(R/W) same fields as IA32_MCO_CTL2.	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 31
2FFH	767	IA32_MTRR_DEF_TYPE	MTRRdefType (R/W)	If CPUID.01H: EDX.MTRR[12] = 1
		2:0	Default Memory Type	
		9:3	Reserved.	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		10	Fixed Range MTRR Enable	
		11	MTRR Enable	
		63:12	Reserved.	
309H	777	IA32_FIXED_CTR0 (MSR_PERF_FIXED_CTR0)	Fixed-Function Performance Counter 0 (R/W): Counts Instr_Retired.Any.	If CPUID.0AH: EDX[4:0] > 0
30AH	778	IA32_FIXED_CTR1 (MSR_PERF_FIXED_CTR1)	Fixed-Function Performance Counter 1 (R/W): Counts CPU_CLK_Unhalted.Core	If CPUID.0AH: EDX[4:0] > 1
30BH	779	IA32_FIXED_CTR2 (MSR_PERF_FIXED_CTR2)	Fixed-Function Performance Counter 2 (R/W): Counts CPU_CLK_Unhalted.Ref	If CPUID.0AH: EDX[4:0] > 2
345H	837	IA32_PERF_CAPABILITIES	RO	If CPUID.01H: ECX[15] = 1
		5:0	LBR format	
		6	PEBS Trap	
		7	PEBSSaveArchRegs	
		11:8	PEBS Record Format	
		12	1: Freeze while SMM is supported.	
		13	1: Full width of counter writable via IA32_A_PMCx.	
		63:14	Reserved.	
38DH	909	IA32_FIXED_CTR_CTRL	Fixed-Function Performance Counter Control (R/W)  Counter increments while the results of ANDing respective enable bit in IA32_PERF_GLOBAL_CTRL with the corresponding OS or USR bits in this MSR is true.	If CPUID.0AH: EAX[7:0] > 1
		0	ENO_OS: Enable Fixed Counter 0 to count while CPL = 0.	
		1	ENO_Usr: Enable Fixed Counter 0 to count while CPL > 0.	
		2	AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.	If CPUID.0AH: EAX[7:0] > 2
		3	ENO_PMI: Enable PMI when fixed counter 0 overflows.	
		4	EN1_OS: Enable Fixed Counter 1 to count while CPL = 0.	
		5	EN1_Usr: Enable Fixed Counter 1 to count while CPL > 0.	

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		6	AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.	If CPUID.0AH: EAX[7:0] > 2
		7	EN1_PMI: Enable PMI when fixed counter 1 overflows.	
		8	EN2_OS: Enable Fixed Counter 2 to count while CPL = 0.	
		9	EN2_Usr: Enable Fixed Counter 2 to count while CPL > 0.	
		10	AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.	If CPUID.0AH: EAX[7:0] > 2
		11	EN2_PMI: Enable PMI when fixed counter 2 overflows.	
		63:12	Reserved.	
38EH	910	IA32_PERF_GLOBAL_STATUS	Global Performance Counter Status (RO)	If CPUID.0AH: EAX[7:0] > 0
		0	Ovf_PMC0: Overflow status of IA32_PMC0.	If CPUID.0AH: EAX[15:8] > 0
		1	Ovf_PMC1: Overflow status of IA32_PMC1.	If CPUID.0AH: EAX[15:8] > 1
		2	Ovf_PMC2: Overflow status of IA32_PMC2.	If CPUID.0AH: EAX[15:8] > 2
		3	Ovf_PMC3: Overflow status of IA32_PMC3.	If CPUID.0AH: EAX[15:8] > 3
		31:4	Reserved.	
		32	Ovf_FixedCtr0: Overflow status of IA32_FIXED_CTR0.	If CPUID.0AH: EAX[7:0] > 1
		33	Ovf_FixedCtr1: Overflow status of IA32_FIXED_CTR1.	If CPUID.0AH: EAX[7:0] > 1
		34	Ovf_FixedCtr2: Overflow status of IA32_FIXED_CTR2.	If CPUID.0AH: EAX[7:0] > 1
		54:35	Reserved.	
		55	Trace_ToPA_PMI: A PMI occurred due to a ToPA entry memory buffer was completely filled.	If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && IA32_RTIT_CTL.ToPA = 1
		57:56	Reserved.	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		58	LBR_Frz: LBRs are frozen due to <ul style="list-style-type: none"> <li>IA32_DEBUGCTL.FREEZE_LBR_ON_PMI=1,</li> <li>The LBR stack overflowed</li> </ul>	If CPUID.OAH: EAX[7:0] > 3
		59	CTR_Frz: Performance counters in the core PMU are frozen due to <ul style="list-style-type: none"> <li>IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI=1,</li> <li>one or more core PMU counters overflowed.</li> </ul>	If CPUID.OAH: EAX[7:0] > 3
		60	ASCI: Data in the performance counters in the core PMU may include contributions from the direct or indirect operation intel SGX to protect an enclave.	If CPUID.(EAX=07H, ECX=0):EBX[2] = 1
		61	Ovf_Uncore: Uncore counter overflow status.	If CPUID.OAH: EAX[7:0] > 2
		62	OvfBuf: DS SAVE area Buffer overflow status.	If CPUID.OAH: EAX[7:0] > 0
		63	CondChgd: status bits of this register has changed.	If CPUID.OAH: EAX[7:0] > 0
38FH	911	IA32_PERF_GLOBAL_CTRL	Global Performance Counter Control (R/W) Counter increments while the result of ANDing respective enable bit in this MSR with the corresponding OS or USR bits in the general-purpose or fixed counter control MSR is true.	If CPUID.OAH: EAX[7:0] > 0
		0	EN_PMC0	If CPUID.OAH: EAX[15:8] > 0
		1	EN_PMC1	If CPUID.OAH: EAX[15:8] > 1
		2	EN_PMC2	If CPUID.OAH: EAX[15:8] > 2
		n	EN_PMCn	If CPUID.OAH: EAX[15:8] > n
		31:n+1	Reserved.	
		32	EN_FIXED_CTR0	If CPUID.OAH: EDX[4:0] > 0
		33	EN_FIXED_CTR1	If CPUID.OAH: EDX[4:0] > 1
		34	EN_FIXED_CTR2	If CPUID.OAH: EDX[4:0] > 2
		63:35	Reserved.	
390H	912	IA32_PERF_GLOBAL_OVF_CTRL	Global Performance Counter Overflow Control (R/W)	If CPUID.OAH: EAX[7:0] > 0 && CPUID.OAH: EAX[7:0] <= 3
		0	Set 1 to Clear Ovf_PMC0 bit.	If CPUID.OAH: EAX[15:8] > 0
		1	Set 1 to Clear Ovf_PMC1 bit.	If CPUID.OAH: EAX[15:8] > 1

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		2	Set 1 to Clear Ovf_PMC2 bit.	If CPUID.0AH: EAX[15:8] > 2
		n	Set 1 to Clear Ovf_PMCn bit.	If CPUID.0AH: EAX[15:8] > n
		31:n	Reserved.	
		32	Set 1 to Clear Ovf_FIXED_CTR0 bit.	If CPUID.0AH: EDX[4:0] > 0
		33	Set 1 to Clear Ovf_FIXED_CTR1 bit.	If CPUID.0AH: EDX[4:0] > 1
		34	Set 1 to Clear Ovf_FIXED_CTR2 bit.	If CPUID.0AH: EDX[4:0] > 2
		54:35	Reserved.	
		55	Set 1 to Clear Trace_ToPA_PMI bit.	If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && IA32_RTIT_CTL.ToPA = 1
		60:56	Reserved.	
		61	Set 1 to Clear Ovf_Uncore bit.	06_2EH
		62	Set 1 to Clear OvfBuf: bit.	If CPUID.0AH: EAX[7:0] > 0
		63	Set to 1 to clear CondChgd: bit.	If CPUID.0AH: EAX[7:0] > 0
390H	912	IA32_PERF_GLOBAL_STATUS_RESET	Global Performance Counter Overflow Reset Control (R/W)	If CPUID.0AH: EAX[7:0] > 3
		0	Set 1 to Clear Ovf_PMC0 bit.	If CPUID.0AH: EAX[15:8] > 0
		1	Set 1 to Clear Ovf_PMC1 bit.	If CPUID.0AH: EAX[15:8] > 1
		2	Set 1 to Clear Ovf_PMC2 bit.	If CPUID.0AH: EAX[15:8] > 2
		n	Set 1 to Clear Ovf_PMCn bit.	If CPUID.0AH: EAX[15:8] > n
		31:n	Reserved.	
		32	Set 1 to Clear Ovf_FIXED_CTR0 bit.	If CPUID.0AH: EDX[4:0] > 0
		33	Set 1 to Clear Ovf_FIXED_CTR1 bit.	If CPUID.0AH: EDX[4:0] > 1
		34	Set 1 to Clear Ovf_FIXED_CTR2 bit.	If CPUID.0AH: EDX[4:0] > 2
		54:35	Reserved.	
		55	Set 1 to Clear Trace_ToPA_PMI bit.	If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && IA32_RTIT_CTL.ToPA[8] = 1
		57:56	Reserved.	
		58	Set 1 to Clear LBR_Frz bit.	If CPUID.0AH: EAX[7:0] > 3
		59	Set 1 to Clear CTR_Frz bit.	If CPUID.0AH: EAX[7:0] > 3
		58	Set 1 to Clear ASCII bit.	If CPUID.0AH: EAX[7:0] > 3
61	Set 1 to Clear Ovf_Uncore bit.	06_2EH		
62	Set 1 to Clear OvfBuf: bit.	If CPUID.0AH: EAX[7:0] > 0		

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		63	Set to 1 to clear CondChgd: bit.	If CPUID.0AH: EAX[7:0] > 0
391H	913	IA32_PERF_GLOBAL_STATUS_SET	Global Performance Counter Overflow Set Control (R/W)	If CPUID.0AH: EAX[7:0] > 3
		0	Set 1 to cause Ovf_PMC0 = 1.	If CPUID.0AH: EAX[7:0] > 3
		1	Set 1 to cause Ovf_PMC1 = 1	If CPUID.0AH: EAX[15:8] > 1
		2	Set 1 to cause Ovf_PMC2 = 1	If CPUID.0AH: EAX[15:8] > 2
		n	Set 1 to cause Ovf_PMCn = 1	If CPUID.0AH: EAX[15:8] > n
		31:n	Reserved.	
		32	Set 1 to cause Ovf_FIXED_CTR0 = 1.	If CPUID.0AH: EAX[7:0] > 3
		33	Set 1 to cause Ovf_FIXED_CTR1 = 1.	If CPUID.0AH: EAX[7:0] > 3
		34	Set 1 to cause Ovf_FIXED_CTR2 = 1.	If CPUID.0AH: EAX[7:0] > 3
		54:35	Reserved.	
		55	Set 1 to cause Trace_ToPA_PMI = 1.	If CPUID.0AH: EAX[7:0] > 3
		57:56	Reserved.	
		58	Set 1 to cause LBR_Frz = 1.	If CPUID.0AH: EAX[7:0] > 3
		59	Set 1 to cause CTR_Frz = 1.	If CPUID.0AH: EAX[7:0] > 3
		58	Set 1 to cause ASCI = 1.	If CPUID.0AH: EAX[7:0] > 3
		61	Set 1 to cause Ovf_Uncore = 1.	If CPUID.0AH: EAX[7:0] > 3
		62	Set 1 to cause OvfBuf = 1.	If CPUID.0AH: EAX[7:0] > 3
63	Reserved			
392H	914	IA32_PERF_GLOBAL_INUSE	Indicator of core perfmon interface is in use (RO)	If CPUID.0AH: EAX[7:0] > 3
		0	IA32_PERFEVTSELO in use	
		1	IA32_PERFEVTSEL1 in use	If CPUID.0AH: EAX[15:8] > 1
		2	IA32_PERFEVTSEL2 in use	If CPUID.0AH: EAX[15:8] > 2
		n	IA32_PERFEVTSELn in use	If CPUID.0AH: EAX[15:8] > n
		31:n	Reserved.	
		32	IA32_FIXED_CTR0 in use	
		33	IA32_FIXED_CTR1 in use	
		34	IA32_FIXED_CTR2 in use	
		62:35	Reserved or Model specific.	
		63	PMI in use.	
3F1H	1009	IA32_PEBS_ENABLE	PEBS Control (R/W)	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		0	Enable PEBS on IA32_PMC0.	06_0FH
		3:1	Reserved or Model specific.	
		31:4	Reserved.	
		35:32	Reserved or Model specific.	
		63:36	Reserved.	
400H	1024	IA32_MCO_CTL	MCO_CTL	If IA32_MCG_CAP.CNT >0
401H	1025	IA32_MCO_STATUS	MCO_STATUS	If IA32_MCG_CAP.CNT >0
402H	1026	IA32_MCO_ADDR <sup>7</sup>	MCO_ADDR	If IA32_MCG_CAP.CNT >0
403H	1027	IA32_MCO_MISC	MCO_MISC	If IA32_MCG_CAP.CNT >0
404H	1028	IA32_MC1_CTL	MC1_CTL	If IA32_MCG_CAP.CNT >1
405H	1029	IA32_MC1_STATUS	MC1_STATUS	If IA32_MCG_CAP.CNT >1
406H	1030	IA32_MC1_ADDR <sup>2</sup>	MC1_ADDR	If IA32_MCG_CAP.CNT >1
407H	1031	IA32_MC1_MISC	MC1_MISC	If IA32_MCG_CAP.CNT >1
408H	1032	IA32_MC2_CTL	MC2_CTL	If IA32_MCG_CAP.CNT >2
409H	1033	IA32_MC2_STATUS	MC2_STATUS	If IA32_MCG_CAP.CNT >2
40AH	1034	IA32_MC2_ADDR <sup>7</sup>	MC2_ADDR	If IA32_MCG_CAP.CNT >2
40BH	1035	IA32_MC2_MISC	MC2_MISC	If IA32_MCG_CAP.CNT >2
40CH	1036	IA32_MC3_CTL	MC3_CTL	If IA32_MCG_CAP.CNT >3
40DH	1037	IA32_MC3_STATUS	MC3_STATUS	If IA32_MCG_CAP.CNT >3
40EH	1038	IA32_MC3_ADDR <sup>7</sup>	MC3_ADDR	If IA32_MCG_CAP.CNT >3
40FH	1039	IA32_MC3_MISC	MC3_MISC	If IA32_MCG_CAP.CNT >3
410H	1040	IA32_MC4_CTL	MC4_CTL	If IA32_MCG_CAP.CNT >4
411H	1041	IA32_MC4_STATUS	MC4_STATUS	If IA32_MCG_CAP.CNT >4
412H	1042	IA32_MC4_ADDR <sup>7</sup>	MC4_ADDR	If IA32_MCG_CAP.CNT >4
413H	1043	IA32_MC4_MISC	MC4_MISC	If IA32_MCG_CAP.CNT >4
414H	1044	IA32_MC5_CTL	MC5_CTL	If IA32_MCG_CAP.CNT >5
415H	1045	IA32_MC5_STATUS	MC5_STATUS	If IA32_MCG_CAP.CNT >5
416H	1046	IA32_MC5_ADDR <sup>7</sup>	MC5_ADDR	If IA32_MCG_CAP.CNT >5
417H	1047	IA32_MC5_MISC	MC5_MISC	If IA32_MCG_CAP.CNT >5
418H	1048	IA32_MC6_CTL	MC6_CTL	If IA32_MCG_CAP.CNT >6
419H	1049	IA32_MC6_STATUS	MC6_STATUS	If IA32_MCG_CAP.CNT >6
41AH	1050	IA32_MC6_ADDR <sup>7</sup>	MC6_ADDR	If IA32_MCG_CAP.CNT >6
41BH	1051	IA32_MC6_MISC	MC6_MISC	If IA32_MCG_CAP.CNT >6
41CH	1052	IA32_MC7_CTL	MC7_CTL	If IA32_MCG_CAP.CNT >7
41DH	1053	IA32_MC7_STATUS	MC7_STATUS	If IA32_MCG_CAP.CNT >7
41EH	1054	IA32_MC7_ADDR <sup>7</sup>	MC7_ADDR	If IA32_MCG_CAP.CNT >7
41FH	1055	IA32_MC7_MISC	MC7_MISC	If IA32_MCG_CAP.CNT >7



Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
420H	1056	IA32_MC8_CTL	MC8_CTL	If IA32_MCG_CAP.CNT >8
421H	1057	IA32_MC8_STATUS	MC8_STATUS	If IA32_MCG_CAP.CNT >8
422H	1058	IA32_MC8_ADDR <sup>7</sup>	MC8_ADDR	If IA32_MCG_CAP.CNT >8
423H	1059	IA32_MC8_MISC	MC8_MISC	If IA32_MCG_CAP.CNT >8
424H	1060	IA32_MC9_CTL	MC9_CTL	If IA32_MCG_CAP.CNT >9
425H	1061	IA32_MC9_STATUS	MC9_STATUS	If IA32_MCG_CAP.CNT >9
426H	1062	IA32_MC9_ADDR <sup>7</sup>	MC9_ADDR	If IA32_MCG_CAP.CNT >9
427H	1063	IA32_MC9_MISC	MC9_MISC	If IA32_MCG_CAP.CNT >9
428H	1064	IA32_MC10_CTL	MC10_CTL	If IA32_MCG_CAP.CNT >10
429H	1065	IA32_MC10_STATUS	MC10_STATUS	If IA32_MCG_CAP.CNT >10
42AH	1066	IA32_MC10_ADDR <sup>7</sup>	MC10_ADDR	If IA32_MCG_CAP.CNT >10
42BH	1067	IA32_MC10_MISC	MC10_MISC	If IA32_MCG_CAP.CNT >10
42CH	1068	IA32_MC11_CTL	MC11_CTL	If IA32_MCG_CAP.CNT >11
42DH	1069	IA32_MC11_STATUS	MC11_STATUS	If IA32_MCG_CAP.CNT >11
42EH	1070	IA32_MC11_ADDR <sup>7</sup>	MC11_ADDR	If IA32_MCG_CAP.CNT >11
42FH	1071	IA32_MC11_MISC	MC11_MISC	If IA32_MCG_CAP.CNT >11
430H	1072	IA32_MC12_CTL	MC12_CTL	If IA32_MCG_CAP.CNT >12
431H	1073	IA32_MC12_STATUS	MC12_STATUS	If IA32_MCG_CAP.CNT >12
432H	1074	IA32_MC12_ADDR <sup>7</sup>	MC12_ADDR	If IA32_MCG_CAP.CNT >12
433H	1075	IA32_MC12_MISC	MC12_MISC	If IA32_MCG_CAP.CNT >12
434H	1076	IA32_MC13_CTL	MC13_CTL	If IA32_MCG_CAP.CNT >13
435H	1077	IA32_MC13_STATUS	MC13_STATUS	If IA32_MCG_CAP.CNT >13
436H	1078	IA32_MC13_ADDR <sup>7</sup>	MC13_ADDR	If IA32_MCG_CAP.CNT >13
437H	1079	IA32_MC13_MISC	MC13_MISC	If IA32_MCG_CAP.CNT >13
438H	1080	IA32_MC14_CTL	MC14_CTL	If IA32_MCG_CAP.CNT >14
439H	1081	IA32_MC14_STATUS	MC14_STATUS	If IA32_MCG_CAP.CNT >14
43AH	1082	IA32_MC14_ADDR <sup>7</sup>	MC14_ADDR	If IA32_MCG_CAP.CNT >14
43BH	1083	IA32_MC14_MISC	MC14_MISC	If IA32_MCG_CAP.CNT >14
43CH	1084	IA32_MC15_CTL	MC15_CTL	If IA32_MCG_CAP.CNT >15
43DH	1085	IA32_MC15_STATUS	MC15_STATUS	If IA32_MCG_CAP.CNT >15
43EH	1086	IA32_MC15_ADDR <sup>7</sup>	MC15_ADDR	If IA32_MCG_CAP.CNT >15
43FH	1087	IA32_MC15_MISC	MC15_MISC	If IA32_MCG_CAP.CNT >15
440H	1088	IA32_MC16_CTL	MC16_CTL	If IA32_MCG_CAP.CNT >16
441H	1089	IA32_MC16_STATUS	MC16_STATUS	If IA32_MCG_CAP.CNT >16
442H	1090	IA32_MC16_ADDR <sup>7</sup>	MC16_ADDR	If IA32_MCG_CAP.CNT >16
443H	1091	IA32_MC16_MISC	MC16_MISC	If IA32_MCG_CAP.CNT >16
444H	1092	IA32_MC17_CTL	MC17_CTL	If IA32_MCG_CAP.CNT >17

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
445H	1093	IA32_MC17_STATUS	MC17_STATUS	If IA32_MCG_CAP.CNT >17
446H	1094	IA32_MC17_ADDR <sup>7</sup>	MC17_ADDR	If IA32_MCG_CAP.CNT >17
447H	1095	IA32_MC17_MISC	MC17_MISC	If IA32_MCG_CAP.CNT >17
448H	1096	IA32_MC18_CTL	MC18_CTL	If IA32_MCG_CAP.CNT >18
449H	1097	IA32_MC18_STATUS	MC18_STATUS	If IA32_MCG_CAP.CNT >18
44AH	1098	IA32_MC18_ADDR <sup>7</sup>	MC18_ADDR	If IA32_MCG_CAP.CNT >18
44BH	1099	IA32_MC18_MISC	MC18_MISC	If IA32_MCG_CAP.CNT >18
44CH	1100	IA32_MC19_CTL	MC19_CTL	If IA32_MCG_CAP.CNT >19
44DH	1101	IA32_MC19_STATUS	MC19_STATUS	If IA32_MCG_CAP.CNT >19
44EH	1102	IA32_MC19_ADDR <sup>7</sup>	MC19_ADDR	If IA32_MCG_CAP.CNT >19
44FH	1103	IA32_MC19_MISC	MC19_MISC	If IA32_MCG_CAP.CNT >19
450H	1104	IA32_MC20_CTL	MC20_CTL	If IA32_MCG_CAP.CNT >20
451H	1105	IA32_MC20_STATUS	MC20_STATUS	If IA32_MCG_CAP.CNT >20
452H	1106	IA32_MC20_ADDR <sup>7</sup>	MC20_ADDR	If IA32_MCG_CAP.CNT >20
453H	1107	IA32_MC20_MISC	MC20_MISC	If IA32_MCG_CAP.CNT >20
454H	1108	IA32_MC21_CTL	MC21_CTL	If IA32_MCG_CAP.CNT >21
455H	1109	IA32_MC21_STATUS	MC21_STATUS	If IA32_MCG_CAP.CNT >21
456H	1110	IA32_MC21_ADDR <sup>7</sup>	MC21_ADDR	If IA32_MCG_CAP.CNT >21
457H	1111	IA32_MC21_MISC	MC21_MISC	If IA32_MCG_CAP.CNT >21
458H		IA32_MC22_CTL	MC22_CTL	If IA32_MCG_CAP.CNT >22
459H		IA32_MC22_STATUS	MC22_STATUS	If IA32_MCG_CAP.CNT >22
45AH		IA32_MC22_ADDR <sup>7</sup>	MC22_ADDR	If IA32_MCG_CAP.CNT >22
45BH		IA32_MC22_MISC	MC22_MISC	If IA32_MCG_CAP.CNT >22
45CH		IA32_MC23_CTL	MC23_CTL	If IA32_MCG_CAP.CNT >23
45DH		IA32_MC23_STATUS	MC23_STATUS	If IA32_MCG_CAP.CNT >23
45EH		IA32_MC23_ADDR <sup>7</sup>	MC23_ADDR	If IA32_MCG_CAP.CNT >23
45FH		IA32_MC23_MISC	MC23_MISC	If IA32_MCG_CAP.CNT >23
460H		IA32_MC24_CTL	MC24_CTL	If IA32_MCG_CAP.CNT >24
461H		IA32_MC24_STATUS	MC24_STATUS	If IA32_MCG_CAP.CNT >24
462H		IA32_MC24_ADDR <sup>7</sup>	MC24_ADDR	If IA32_MCG_CAP.CNT >24
463H		IA32_MC24_MISC	MC24_MISC	If IA32_MCG_CAP.CNT >24
464H		IA32_MC25_CTL	MC25_CTL	If IA32_MCG_CAP.CNT >25
465H		IA32_MC25_STATUS	MC25_STATUS	If IA32_MCG_CAP.CNT >25
466H		IA32_MC25_ADDR <sup>7</sup>	MC25_ADDR	If IA32_MCG_CAP.CNT >25
467H		IA32_MC25_MISC	MC25_MISC	If IA32_MCG_CAP.CNT >25
468H		IA32_MC26_CTL	MC26_CTL	If IA32_MCG_CAP.CNT >26
469H		IA32_MC26_STATUS	MC26_STATUS	If IA32_MCG_CAP.CNT >26

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
46AH		IA32_MC26_ADDR <sup>1</sup>	MC26_ADDR	If IA32_MCG_CAP.CNT > 26
46BH		IA32_MC26_MISC	MC26_MISC	If IA32_MCG_CAP.CNT > 26
46CH		IA32_MC27_CTL	MC27_CTL	If IA32_MCG_CAP.CNT > 27
46DH		IA32_MC27_STATUS	MC27_STATUS	If IA32_MCG_CAP.CNT > 27
46EH		IA32_MC27_ADDR <sup>1</sup>	MC27_ADDR	If IA32_MCG_CAP.CNT > 27
46FH		IA32_MC27_MISC	MC27_MISC	If IA32_MCG_CAP.CNT > 27
470H		IA32_MC28_CTL	MC28_CTL	If IA32_MCG_CAP.CNT > 28
471H		IA32_MC28_STATUS	MC28_STATUS	If IA32_MCG_CAP.CNT > 28
472H		IA32_MC28_ADDR <sup>1</sup>	MC28_ADDR	If IA32_MCG_CAP.CNT > 28
473H		IA32_MC28_MISC	MC28_MISC	If IA32_MCG_CAP.CNT > 28
480H	1152	IA32_VMX_BASIC	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Appendix A.1, "Basic VMX Information."	If CPUID.01H:ECX.[5] = 1
481H	1153	IA32_VMX_PINBASED_CTL	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Appendix A.3.1, "Pin-Based VM-Execution Controls."	If CPUID.01H:ECX.[5] = 1
482H	1154	IA32_VMX_PROCBASED_CTL	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3.2, "Primary Processor-Based VM-Execution Controls."	If CPUID.01H:ECX.[5] = 1
483H	1155	IA32_VMX_EXIT_CTL	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Appendix A.4, "VM-Exit Controls."	If CPUID.01H:ECX.[5] = 1
484H	1156	IA32_VMX_ENTRY_CTL	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Appendix A.5, "VM-Entry Controls."	If CPUID.01H:ECX.[5] = 1
485H	1157	IA32_VMX_MISC	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Appendix A.6, "Miscellaneous Data."	If CPUID.01H:ECX.[5] = 1
486H	1158	IA32_VMX_CR0_FIXED0	<b>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O)</b> See Appendix A.7, "VMX-Fixed Bits in CR0."	If CPUID.01H:ECX.[5] = 1
487H	1159	IA32_VMX_CR0_FIXED1	<b>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O)</b> See Appendix A.7, "VMX-Fixed Bits in CR0."	If CPUID.01H:ECX.[5] = 1
488H	1160	IA32_VMX_CR4_FIXED0	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Appendix A.8, "VMX-Fixed Bits in CR4."	If CPUID.01H:ECX.[5] = 1

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
489H	1161	IA32_VMX_CR4_FIXED1	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Appendix A.8, "VMX-Fixed Bits in CR4."	If CPUID.01H:ECX.[5] = 1
48AH	1162	IA32_VMX_VMCS_ENUM	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Appendix A.9, "VMCS Enumeration."	If CPUID.01H:ECX.[5] = 1
48BH	1163	IA32_VMX_PROCBASED_CTL2	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3.3, "Secondary Processor-Based VM-Execution Controls."	If ( CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTL2[63] )
48CH	1164	IA32_VMX_EPT_VPID_CAP	<b>Capability Reporting Register of EPT and VPID (R/O)</b> See Appendix A.10, "VPID and EPT Capabilities."	If ( CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTL2[63] && ( IA32_VMX_PROCBASED_CTL2[33]    IA32_VMX_PROCBASED_CTL2[37] ) )
48DH	1165	IA32_VMX_TRUE_PINBASED_CTL2	<b>Capability Reporting Register of Pin-based VM-execution Flex Controls (R/O)</b> See Appendix A.3.1, "Pin-Based VM-Execution Controls."	If ( CPUID.01H:ECX.[5] = 1 && IA32_VMX_BASIC[55] )
48EH	1166	IA32_VMX_TRUE_PROCBASED_CTL2	<b>Capability Reporting Register of Primary Processor-based VM-execution Flex Controls (R/O)</b> See Appendix A.3.2, "Primary Processor-Based VM-Execution Controls."	If ( CPUID.01H:ECX.[5] = 1 && IA32_VMX_BASIC[55] )
48FH	1167	IA32_VMX_TRUE_EXIT_CTL2	<b>Capability Reporting Register of VM-exit Flex Controls (R/O)</b> See Appendix A.4, "VM-Exit Controls."	If ( CPUID.01H:ECX.[5] = 1 && IA32_VMX_BASIC[55] )
490H	1168	IA32_VMX_TRUE_ENTRY_CTL2	<b>Capability Reporting Register of VM-entry Flex Controls (R/O)</b> See Appendix A.5, "VM-Entry Controls."	If ( CPUID.01H:ECX.[5] = 1 && IA32_VMX_BASIC[55] )
491H	1169	IA32_VMX_VMFUNC	<b>Capability Reporting Register of VM-function Controls (R/O)</b>	If ( CPUID.01H:ECX.[5] = 1 && IA32_VMX_BASIC[55] )
4C1H	1217	IA32_A_PMC0	Full Width Writable IA32_PMC0 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 0) && IA32_PERF_CAPABILITIES[13] = 1
4C2H	1218	IA32_A_PMC1	Full Width Writable IA32_PMC1 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 1) && IA32_PERF_CAPABILITIES[13] = 1

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
4C3H	1219	IA32_A_PMC2	Full Width Writable IA32_PMC2 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 2) && IA32_PERF_CAPABILITIES[13] = 1
4C4H	1220	IA32_A_PMC3	Full Width Writable IA32_PMC3 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 3) && IA32_PERF_CAPABILITIES[13] = 1
4C5H	1221	IA32_A_PMC4	Full Width Writable IA32_PMC4 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 4) && IA32_PERF_CAPABILITIES[13] = 1
4C6H	1222	IA32_A_PMC5	Full Width Writable IA32_PMC5 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 5) && IA32_PERF_CAPABILITIES[13] = 1
4C7H	1223	IA32_A_PMC6	Full Width Writable IA32_PMC6 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 6) && IA32_PERF_CAPABILITIES[13] = 1
4C8H	1224	IA32_A_PMC7	Full Width Writable IA32_PMC7 Alias (R/W)	(If CPUID.0AH: EAX[15:8] > 7) && IA32_PERF_CAPABILITIES[13] = 1
4D0H	1232	IA32_MCG_EXT_CTL	(R/W)	If IA32_MCG_CAP.LMCE_P = 1
		0	LMCE_EN.	
		63:1	Reserved.	
500H	1280	IA32_SGX_SVN_STATUS	Status and SVN Threshold of SGX Support for ACM (RO).	If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1
		0	Lock.	See Section 41.11.3, "Interactions with Authenticated Code Modules (ACMs)".
		15:1	Reserved.	
		23:16	SGX_SVN_SINIT.	See Section 41.11.3, "Interactions with Authenticated Code Modules (ACMs)".
		63:24	Reserved.	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
560H	1376	IA32_RTIT_OUTPUT_BASE	<b>Trace Output Base Register (R/W)</b>	If ((CPUID.(EAX=07H, ECX=0);EBX[25] = 1) && (CPUID.(EAX=14H,ECX=0); ECX[0] = 1)    (CPUID.(EAX=14H,ECX=0); ECX[2] = 1) ) )
		6:0	Reserved	
		MAXPHYADDR <sup>3</sup> -1:7	Base physical address	
		63:MAXPHYADDR	<b>Reserved.</b>	
561H	1377	IA32_RTIT_OUTPUT_MASK_PTRS	<b>Trace Output Mask Pointers Register (R/W)</b>	If ((CPUID.(EAX=07H, ECX=0);EBX[25] = 1) && (CPUID.(EAX=14H,ECX=0); ECX[0] = 1)    (CPUID.(EAX=14H,ECX=0); ECX[2] = 1) ) )
		6:0	Reserved	
		31:7	MaskOrTableOffset	
		63:32	<b>Output Offset.</b>	
570H	1392	IA32_RTIT_CTL	<b>Trace Control Register (R/W)</b>	If (CPUID.(EAX=07H, ECX=0);EBX[25] = 1)
		0	<b>TraceEn</b>	
		1	<b>CYCEn</b>	If (CPUID.(EAX=07H, ECX=0);EBX[1] = 1)
		2	<b>OS</b>	
		3	<b>User</b>	
		5:4	Reserved,	
		6	<b>FabricEn</b>	If (CPUID.(EAX=07H, ECX=0);ECX[3] = 1)
		7	<b>CR3 filter</b>	
		8	<b>ToPA</b>	
		9	<b>MTCEn</b>	If (CPUID.(EAX=07H, ECX=0);EBX[3] = 1)
		10	<b>TSCEn</b>	
		11	<b>DisRETC</b>	
		12	Reserved, MBZ	
		13	<b>BranchEn</b>	
		17:14	<b>MTCFreq</b>	If (CPUID.(EAX=07H, ECX=0);EBX[3] = 1)
18	Reserved, MBZ			
22:19	<b>CYCThresh</b>	If (CPUID.(EAX=07H, ECX=0);EBX[1] = 1)		
23	Reserved, MBZ			

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		27:24	PSBFreq	If (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)
		31:28	Reserved, MBZ	
		35:32	ADDR0_CFG	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
		39:36	ADDR1_CFG	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
		43:40	ADDR2_CFG	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
		47:44	ADDR3_CFG	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)
		63:48	Reserved, MBZ.	
571H	1393	IA32_RTIT_STATUS	Tracing Status Register (R/W)	If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)
		0	FilterEn (writes ignored)	If (CPUID.(EAX=07H, ECX=0):EBX[2] = 1)
		1	ContexEn (writes ignored)	
		2	TriggerEn (writes ignored)	
		3	Reserved	
		4	Error	
		5	Stopped	
		31:6	Reserved, MBZ	
		48:32	PacketByteCnt	If (CPUID.(EAX=07H, ECX=0):EBX[1] > 3)
		63:49	Reserved	
572H	1394	IA32_RTIT_CR3_MATCH	Trace Filter CR3 Match Register (R/W)	If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)
		4:0	Reserved	
		63:5	CR3[63:5] value to match	
580H	1408	IA32_RTIT_ADDR0_A	Region 0 Start Address (R/W)	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
		47:0	Virtual Address	
		63:48	SignExt_VA	
581H	1409	IA32_RTIT_ADDR0_B	Region 0 End Address (R/W)	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
		47:0	Virtual Address	
		63:48	SignExt_VA	
582H	1410	IA32_RTIT_ADDR1_A	Region 1 Start Address (R/W)	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
		47:0	Virtual Address	
		63:48	SignExt_VA	

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
583H	1411	IA32_RTIT_ADDR1_B	<b>Region 1 End Address (R/W)</b>	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
		47:0	Virtual Address	
		63:48	SignExt_VA	
584H	1412	IA32_RTIT_ADDR2_A	<b>Region 2 Start Address (R/W)</b>	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
		47:0	Virtual Address	
		63:48	SignExt_VA	
585H	1413	IA32_RTIT_ADDR2_B	<b>Region 2 End Address (R/W)</b>	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
		47:0	Virtual Address	
		63:48	SignExt_VA	
586H	1414	IA32_RTIT_ADDR3_A	<b>Region 3 Start Address (R/W)</b>	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)
		47:0	Virtual Address	
		63:48	SignExt_VA	
587H	1415	IA32_RTIT_ADDR3_B	<b>Region 3 End Address (R/W)</b>	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)
		47:0	Virtual Address	
		63:48	SignExt_VA	
600H	1536	IA32_DS_AREA	<b>DS Save Area (R/W)</b> Points to the linear address of the first byte of the DS buffer management area, which is used to manage the BTS and PEBS buffers. See Section 18.15.4, "Debug Store (DS) Mechanism."	If (CPUID.01H:EDX.DS[21] = 1)
		63:0	The linear address of the first byte of the DS buffer management area, if IA-32e mode is active.	
		31:0	The linear address of the first byte of the DS buffer management area, if not in IA-32e mode.	
		63:32	Reserved if not in IA-32e mode.	
6E0H	1760	IA32_TSC_DEADLINE	<b>TSC Target of Local APIC's TSC Deadline Mode (R/W)</b>	If CPUID.01H:ECX.[24] = 1
770H	1904	IA32_PM_ENABLE	<b>Enable/disable HWP (R/W)</b>	If CPUID.06H:EAX.[7] = 1
		0	<b>HWP_ENABLE (R/W1-Once)</b> See Section 14.4.2, "Enabling HWP"	If CPUID.06H:EAX.[7] = 1
		63:1	Reserved.	
771H	1905	IA32_HWP_CAPABILITIES	<b>HWP Performance Range Enumeration (RO)</b>	If CPUID.06H:EAX.[7] = 1



Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		7:0	<b>Highest_Performance</b> See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities"	If CPUID.06H:EAX.[7] = 1
		15:8	<b>Guaranteed_Performance</b> See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities"	If CPUID.06H:EAX.[7] = 1
		23:16	<b>Most_Efficient_Performance</b> See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities"	If CPUID.06H:EAX.[7] = 1
		31:24	<b>Lowest_Performance</b> See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities"	If CPUID.06H:EAX.[7] = 1
		63:32	Reserved.	
772H	1906	IA32_HWP_REQUEST_PKG	<b>Power Management Control Hints for All Logical Processors in a Package (R/W)</b>	If CPUID.06H:EAX.[11] = 1
		7:0	<b>Minimum_Performance</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[11] = 1
		15:8	<b>Maximum_Performance</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[11] = 1
		23:16	<b>Desired_Performance</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[11] = 1
		31:24	<b>Energy_Performance_Preference</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[11] = 1 && CPUID.06H:EAX.[10] = 1
		41:32	<b>Activity_Window</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[11] = 1 && CPUID.06H:EAX.[9] = 1
		63:42	Reserved.	
773H	1907	IA32_HWP_INTERRUPT	<b>Control HWP Native Interrupts (R/W)</b>	If CPUID.06H:EAX.[8] = 1
		0	<b>EN_Guaranteed_Performance_Change</b> See Section 14.4.6, "HWP Notifications"	If CPUID.06H:EAX.[8] = 1
		1	<b>EN_Excursion_Minimum</b> See Section 14.4.6, "HWP Notifications"	If CPUID.06H:EAX.[8] = 1
		63:2	Reserved.	
774H	1908	IA32_HWP_REQUEST	<b>Power Management Control Hints to a Logical Processor (R/W)</b>	If CPUID.06H:EAX.[7] = 1
		7:0	<b>Minimum_Performance</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[7] = 1
		15:8	<b>Maximum_Performance</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[7] = 1

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		23:16	<b>Desired_Performance</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[7] = 1
		31:24	<b>Energy_Performance_Preference</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[10] = 1
		41:32	<b>Activity_Window</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[9] = 1
		42	<b>Package_Control</b> See Section 14.4.4, "Managing HWP"	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[11] = 1
		63:43	Reserved.	
777H	1911	IA32_HWP_STATUS	<b>Log bits indicating changes to Guaranteed &amp; excursions to Minimum (R/W)</b>	If CPUID.06H:EAX.[7] = 1
		0	<b>Guaranteed_Performance_Change (R/WCO)</b> See Section 14.4.5, "HWP Feedback"	If CPUID.06H:EAX.[7] = 1
		1	Reserved.	
		2	<b>Excursion_To_Minimum (R/WCO)</b> See Section 14.4.5, "HWP Feedback"	If CPUID.06H:EAX.[7] = 1
		63:3	Reserved.	
802H	2050	IA32_X2APIC_APICID	<b>x2APIC ID Register (R/O)</b> See x2APIC Specification	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
803H	2051	IA32_X2APIC_VERSION	<b>x2APIC Version Register (R/O)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
808H	2056	IA32_X2APIC_TPR	<b>x2APIC Task Priority Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
80AH	2058	IA32_X2APIC_PPR	<b>x2APIC Processor Priority Register (R/O)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
80BH	2059	IA32_X2APIC_EOI	<b>x2APIC EOI Register (W/O)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
80DH	2061	IA32_X2APIC_LDR	<b>x2APIC Logical Destination Register (R/O)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
80FH	2063	IA32_X2APIC_SIVR	<b>x2APIC Spurious Interrupt Vector Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
810H	2064	IA32_X2APIC_ISR0	x2APIC In-Service Register Bits 31:0 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
811H	2065	IA32_X2APIC_ISR1	x2APIC In-Service Register Bits 63:32 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
812H	2066	IA32_X2APIC_ISR2	x2APIC In-Service Register Bits 95:64 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
813H	2067	IA32_X2APIC_ISR3	x2APIC In-Service Register Bits 127:96 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
814H	2068	IA32_X2APIC_ISR4	x2APIC In-Service Register Bits 159:128 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
815H	2069	IA32_X2APIC_ISR5	x2APIC In-Service Register Bits 191:160 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
816H	2070	IA32_X2APIC_ISR6	x2APIC In-Service Register Bits 223:192 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
817H	2071	IA32_X2APIC_ISR7	x2APIC In-Service Register Bits 255:224 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
818H	2072	IA32_X2APIC_TMR0	x2APIC Trigger Mode Register Bits 31:0 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
819H	2073	IA32_X2APIC_TMR1	x2APIC Trigger Mode Register Bits 63:32 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
81AH	2074	IA32_X2APIC_TMR2	x2APIC Trigger Mode Register Bits 95:64 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
81BH	2075	IA32_X2APIC_TMR3	x2APIC Trigger Mode Register Bits 127:96 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
81CH	2076	IA32_X2APIC_TMR4	x2APIC Trigger Mode Register Bits 159:128 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
81DH	2077	IA32_X2APIC_TMR5	x2APIC Trigger Mode Register Bits 191:160 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
81EH	2078	IA32_X2APIC_TMR6	x2APIC Trigger Mode Register Bits 223:192 (R/O)	If (CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1)

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
81FH	2079	IA32_X2APIC_TMR7	x2APIC Trigger Mode Register Bits 255:224 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
820H	2080	IA32_X2APIC_IRR0	x2APIC Interrupt Request Register Bits 31:0 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
821H	2081	IA32_X2APIC_IRR1	x2APIC Interrupt Request Register Bits 63:32 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
822H	2082	IA32_X2APIC_IRR2	x2APIC Interrupt Request Register Bits 95:64 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
823H	2083	IA32_X2APIC_IRR3	x2APIC Interrupt Request Register Bits 127:96 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
824H	2084	IA32_X2APIC_IRR4	x2APIC Interrupt Request Register Bits 159:128 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
825H	2085	IA32_X2APIC_IRR5	x2APIC Interrupt Request Register Bits 191:160 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
826H	2086	IA32_X2APIC_IRR6	x2APIC Interrupt Request Register Bits 223:192 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
827H	2087	IA32_X2APIC_IRR7	x2APIC Interrupt Request Register Bits 255:224 (R/O)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
828H	2088	IA32_X2APIC_ESR	x2APIC Error Status Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
82FH	2095	IA32_X2APIC_LVT_CMCI	x2APIC LVT Corrected Machine Check Interrupt Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
830H	2096	IA32_X2APIC_ICR	x2APIC Interrupt Command Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
832H	2098	IA32_X2APIC_LVT_TIMER	x2APIC LVT Timer Interrupt Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
833H	2099	IA32_X2APIC_LVT_THERMAL	x2APIC LVT Thermal Sensor Interrupt Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
834H	2100	IA32_X2APIC_LVT_PMI	x2APIC LVT Performance Monitor Interrupt Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
835H	2101	IA32_X2APIC_LVT_LINT0	<b>x2APIC LVT LINT0 Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
836H	2102	IA32_X2APIC_LVT_LINT1	<b>x2APIC LVT LINT1 Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
837H	2103	IA32_X2APIC_LVT_ERROR	<b>x2APIC LVT Error Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
838H	2104	IA32_X2APIC_INIT_COUNT	<b>x2APIC Initial Count Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
839H	2105	IA32_X2APIC_CUR_COUNT	<b>x2APIC Current Count Register (R/O)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
83EH	2110	IA32_X2APIC_DIV_CONF	<b>x2APIC Divide Configuration Register (R/W)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
83FH	2111	IA32_X2APIC_SELF_IPI	<b>x2APIC Self IPI Register (W/O)</b>	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
C80H	3200	IA32_DEBUG_INTERFACE	<b>Silicon Debug Feature Control (R/W)</b>	If CPUID.01H:ECX.[11] = 1
		0	<b>Enable (R/W)</b> BIOS set 1 to enable Silicon debug features. Default is 0	If CPUID.01H:ECX.[11] = 1
		29:1	Reserved.	
		30	<b>Lock (R/W):</b> If 1, locks any further change to the MSR. The lock bit is set automatically on the first SMI assertion even if not explicitly set by BIOS. Default is 0.	If CPUID.01H:ECX.[11] = 1
		31	<b>Debug Occurred (R/O):</b> This “sticky bit” is set by hardware to indicate the status of bit 0. Default is 0.	If CPUID.01H:ECX.[11] = 1
		63:32	Reserved.	
C81H	3201	IA32_L3_QOS_CFG	<b>L3 QOS Configuration (R/W)</b>	If ( CPUID.(EAX=10H, ECX=1);ECX.[2] = 1 )
		0	<b>Enable (R/W)</b> Set 1 to enable L3 CAT masks and COS to operate in Code and Data Prioritization (CDP) mode	
		63:1	Reserved.	
C8DH	3213	IA32_QM_EVTSEL	<b>Monitoring Event Select Register (R/W)</b>	If ( CPUID.(EAX=07H, ECX=0);EBX.[12] = 1 )
		7:0	<b>Event ID:</b> ID of a supported monitoring event to report via IA32_QM_CTR.	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
		31:8	Reserved.	
		N+31:32	<b>Resource Monitoring ID:</b> ID for monitoring hardware to report monitored data via IA32_QM_CTR.	N = Ceil (Log <sub>2</sub> ( CPUID.(EAX= 0FH, ECX=0H).EBX[31:0] +1))
		63:N+32	Reserved.	
C8EH	3214	IA32_QM_CTR	<b>Monitoring Counter Register (R/O)</b>	If ( CPUID.(EAX=07H, ECX=0);EBX.[12] = 1 )
		61:0	<b>Resource Monitored Data</b>	
		62	<b>Unavailable:</b> If 1, indicates data for this RMID is not available or not monitored for this resource or RMID.	
		63	<b>Error:</b> If 1, indicates and unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.	
C8FH	3215	IA32_PQR_ASSOC	<b>Resource Association Register (R/W)</b>	If ( (CPUID.(EAX=07H, ECX=0);EBX[12] = 1) or (CPUID.(EAX=07H, ECX=0);EBX[15] = 1 ) )
		N-1:0	<b>Resource Monitoring ID (R/W):</b> ID for monitoring hardware to track internal operation, e.g. memory access.	N = Ceil (Log <sub>2</sub> ( CPUID.(EAX= 0FH, ECX=0H).EBX[31:0] +1))
		31:N	Reserved	
		63:32	<b>COS (R/W).</b> The class of service (COS) to enforce (on writes); returns the current COS when read.	If ( CPUID.(EAX=07H, ECX=0);EBX.[15] = 1 )
C90H - D8FH		Reserved MSR Address Space for CAT Mask Registers	See Section 17.18.4.1, "Enumeration and Detection Support of Cache Allocation Technology".	
C90H	3216	IA32_L3_MASK_0	<b>L3 CAT Mask for COS0 (R/W)</b>	If (CPUID.(EAX=10H, ECX=0H);EBX[1] != 0)
		31:0	<b>Capacity Bit Mask (R/W)</b>	
		63:32	Reserved.	
C90H+ n	3216+n	IA32_L3_MASK_n	<b>L3 CAT Mask for COSn (R/W)</b>	n = CPUID.(EAX=10H, ECX=1H);EDX[15:0]
		31:0	<b>Capacity Bit Mask (R/W)</b>	
		63:32	Reserved.	
D10H - D4FH		Reserved MSR Address Space for L2 CAT Mask Registers	See Section 17.18.4.1, "Enumeration and Detection Support of Cache Allocation Technology".	

Table 2-2. IA-32 Architectural MSRs (Contd.)

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
D10H	3344	IA32_L2_MASK_0	<b>L2 CAT Mask for COS0 (R/W)</b>	If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0)
		31:0	<b>Capacity Bit Mask (R/W)</b>	
		63:32	Reserved.	
D10H+n	3344+n	IA32_L2_MASK_n	<b>L2 CAT Mask for COSn (R/W)</b>	n = CPUID.(EAX=10H, ECX=2H):EDX[15:0]
		31:0	<b>Capacity Bit Mask (R/W)</b>	
		63:32	Reserved.	
D90H	3472	IA32_BNDCFGS	<b>Supervisor State of MPX Configuration. (R/W)</b>	If (CPUID.(EAX=07H, ECX=0H):EBX[14] = 1)
		0	<b>EN: Enable Intel MPX in supervisor mode</b>	
		1	<b>BNDPRESERVE: Preserve the bounds registers for near branch instructions in the absence of the BND prefix</b>	
		11:2	Reserved, must be 0	
		63:12	<b>Base Address of Bound Directory.</b>	
DA0H	3488	IA32_XSS	<b>Extended Supervisor State Mask (R/W)</b>	If (CPUID.(0DH, 1):EAX.[3] = 1)
		7:0	<b>Reserved</b>	
		8	<b>Trace Packet Configuration State (R/W)</b>	
		63:9	Reserved.	
DB0H	3504	IA32_PKG_HDC_CTL	<b>Package Level Enable/disable HDC (R/W)</b>	If CPUID.06H:EAX.[13] = 1
		0	<b>HDC_Pkg_Enable (R/W)</b> Force HDC idling or wake up HDC-idled logical processors in the package. See Section 14.5.2, "Package level Enabling HDC"	If CPUID.06H:EAX.[13] = 1
		63:1	Reserved.	
DB1H	3505	IA32_PM_CTL1	<b>Enable/disable HWP (R/W)</b>	If CPUID.06H:EAX.[13] = 1
		0	<b>HDC_Allow_Block (R/W)</b> Allow/Block this logical processor for package level HDC control. See Section 14.5.3	If CPUID.06H:EAX.[13] = 1
		63:1	Reserved.	
DB2H	3506	IA32_THREAD_STALL	<b>Per-Logical_Processor HDC Idle Residency (R/O)</b>	If CPUID.06H:EAX.[13] = 1
		63:0	<b>Stall_Cycle_Cnt (R/W)</b> Stalled cycles due to HDC forced idle on this logical processor. See Section 14.5.4.1	If CPUID.06H:EAX.[13] = 1

**Table 2-2. IA-32 Architectural MSRs (Contd.)**

Register Address		Architectural MSR Name and bit fields (Former MSR Name)	MSR/Bit Description	Comment
Hex	Decimal			
4000_0000H - 4000_00FFH		Reserved MSR Address Space	All existing and future processors will not implement MSR in this range.	
C000_0080H		IA32_EFER	<b>Extended Feature Enables</b>	If (CPUID.80000001H:EDX.[20])    CPUID.80000001H:EDX.[29])
	0		<b>SYSCALL Enable: IA32_EFER.SCE (R/W)</b> Enables SYSCALL/SYSRET instructions in 64-bit mode.	
	7:1		Reserved.	
	8		<b>IA-32e Mode Enable: IA32_EFER.LME (R/W)</b> Enables IA-32e mode operation.	
	9		Reserved.	
	10		<b>IA-32e Mode Active: IA32_EFER.LMA (R)</b> Indicates IA-32e mode is active when set.	
	11		<b>Execute Disable Bit Enable: IA32_EFER.NXE (R/W)</b>	
	63:12		Reserved.	
C000_0081H		IA32_STAR	<b>System Call Target Address (R/W)</b>	If CPUID.80000001:EDX.[29] = 1
C000_0082H		IA32_LSTAR	<b>IA-32e Mode System Call Target Address (R/W)</b>	If CPUID.80000001:EDX.[29] = 1
C000_0084H		IA32_FMASK	<b>System Call Flag Mask (R/W)</b>	If CPUID.80000001:EDX.[29] = 1
C000_0100H		IA32_FS_BASE	<b>Map of BASE Address of FS (R/W)</b>	If CPUID.80000001:EDX.[29] = 1
C000_0101H		IA32_GS_BASE	<b>Map of BASE Address of GS (R/W)</b>	If CPUID.80000001:EDX.[29] = 1
C000_0102H		IA32_KERNEL_GS_BASE	<b>Swap Target of BASE Address of GS (R/W)</b>	If CPUID.80000001:EDX.[29] = 1
C000_0103H		IA32_TSC_AUX	Auxiliary TSC (Rw)	If CPUID.80000001H:EDX[27] = 1
	31:0		AUX: Auxiliary signature of TSC	
	63:32		Reserved.	



**NOTES:**

1. In processors based on Intel NetBurst® microarchitecture, MSR addresses 180H-197H are supported, software must treat them as model-specific. Starting with Intel Core Duo processors, MSR addresses 180H-185H, 188H-197H are reserved.
2. The \*\_ADDR MSRs may or may not be present; this depends on flag settings in IA32\_MCI\_STATUS. See Section 15.3.2.3 and Section 15.3.2.4 for more information.
3. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].

## 2.2 MSRS IN THE INTEL® CORE™ 2 PROCESSOR FAMILY

Table 2-3 lists model-specific registers (MSRs) for Intel Core 2 processor family and for Intel Xeon processors based on Intel Core microarchitecture, architectural MSR addresses are also included in Table 2-3. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_0FH, see Table 2-1.

MSRs listed in Table 2-2 and Table 2-3 are also supported by processors based on the Enhanced Intel Core microarchitecture. Processors based on the Enhanced Intel Core microarchitecture have the CPUID signature DisplayFamily\_DisplayModel of 06\_17H.

The column “Shared/Unique” applies to multi-core processors based on Intel Core microarchitecture. “Unique” means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. “Shared” means the MSR or the bit field in an MSR address governs the operation of both processor cores.

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
0H	0	IA32_P5_MC_ADDR	Unique	See Section 2.22, “MSRs in Pentium Processors.”
1H	1	IA32_P5_MC_TYPE	Unique	See Section 2.22, “MSRs in Pentium Processors.”
6H	6	IA32_MONITOR_FILTER_SIZE	Unique	See Section 8.10.5, “Monitor/Mwait Address Range Determination,” and Table 2-2.
10H	16	IA32_TIME_STAMP_COUNTER	Unique	See Section 17.16, “Time-Stamp Counter,” and see Table 2-2.
17H	23	IA32_PLATFORM_ID	Shared	<b>Platform ID (R)</b> See Table 2-2.
17H	23	MSR_PLATFORM_ID	Shared	<b>Model Specific Platform ID (R)</b>
		7:0		Reserved.
		12:8		<b>Maximum Qualified Ratio (R)</b> The maximum allowed bus ratio.
		49:13		Reserved.
		52:50		See Table 2-2.
		63:53		Reserved.
1BH	27	IA32_APIC_BASE	Unique	See Section 10.4.4, “Local APIC Status and Location,” and Table 2-2.
2AH	42	MSR_EBL_CR_POWERON	Shared	<b>Processor Hard Power-On Configuration (R/W)</b> Enables and disables processor features; (R) indicates current processor configuration.
		0		Reserved.

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		1		<b>Data Error Checking Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		2		<b>Response Error Checking Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		3		<b>MCERR# Drive Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		4		<b>Address Parity Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		5		Reserved.
		6		Reserved.
		7		<b>BINIT# Driver Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		8		<b>Output Tri-state Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		9		<b>Execute BIST (R/O)</b> 1 = Enabled; 0 = Disabled
		10		<b>MCERR# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		11		Intel TXT Capable Chipset. (R/O) 1 = Present; 0 = Not Present
		12		<b>BINIT# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		13		Reserved.
		14		<b>1 MByte Power on Reset Vector (R/O)</b> 1 = 1 MByte; 0 = 4 GBytes
		15		Reserved.
		17:16		<b>APIC Cluster ID (R/O)</b>
		18		<b>N/2 Non-Integer Bus Ratio (R/O)</b> 0 = Integer ratio; 1 = Non-integer ratio
		19		Reserved.
		21:20		<b>Symmetric Arbitration ID (R/O)</b>
		26:22		<b>Integer Bus Frequency Ratio (R/O)</b>

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
3AH	58	MSR_FEATURE_CONTROL	Unique	<b>Control Features in Intel 64Processor (R/W)</b> See Table 2-2.
		3	Unique	<b>SMRR Enable (R/WL)</b> When this bit is set and the lock bit is set makes the SMRR_PHYS_BASE and SMRR_PHYS_MASK registers read visible and writeable while in SMM.
40H	64	MSR_LASTBRANCH_0_FROM_IP	Unique	<b>Last Branch Record 0 From IP (R/W)</b> One of four pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the <b>source instruction</b> . See also: <ul style="list-style-type: none"> <li>Last Branch Record Stack TOS at 1C9H</li> <li>Section 17.5</li> </ul>
41H	65	MSR_LASTBRANCH_1_FROM_IP	Unique	<b>Last Branch Record 1 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
42H	66	MSR_LASTBRANCH_2_FROM_IP	Unique	<b>Last Branch Record 2 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
43H	67	MSR_LASTBRANCH_3_FROM_IP	Unique	<b>Last Branch Record 3 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
60H	96	MSR_LASTBRANCH_0_TO_IP	Unique	<b>Last Branch Record 0 To IP (R/W)</b> One of four pairs of last branch record registers on the last branch record stack. This To_IP part of the stack contains pointers to the destination instruction.
61H	97	MSR_LASTBRANCH_1_TO_IP	Unique	<b>Last Branch Record 1 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
62H	98	MSR_LASTBRANCH_2_TO_IP	Unique	<b>Last Branch Record 2 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
63H	99	MSR_LASTBRANCH_3_TO_IP	Unique	<b>Last Branch Record 3 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
79H	121	IA32_BIOS_UPDT_TRIG	Unique	<b>BIOS Update Trigger Register (w)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	Unique	<b>BIOS Update Signature ID (RO)</b> See Table 2-2.
A0H	160	MSR_SMRR_PHYSBASE	Unique	<b>System Management Mode Base Address register (wO in SMM)</b> Model-specific implementation of SMRR-like interface, read visible and write only in SMM.
		11:0		Reserved.
		31:12		PhysBase. SMRR physical Base Address.
		63:32		Reserved.

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
A1H	161	MSR_SMRR_PHYSMASK	Unique	<b>System Management Mode Physical Address Mask register (WO in SMM)</b> Model-specific implementation of SMRR-like interface, read visible and write only in SMM.
		10:0		Reserved.
		11		Valid. Physical address base and range mask are valid.
		31:12		PhysMask. SMRR physical address range mask.
		63:32		Reserved.
C1H	193	IA32_PMC0	Unique	<b>Performance Counter Register</b> See Table 2-2.
C2H	194	IA32_PMC1	Unique	<b>Performance Counter Register</b> See Table 2-2.
CDH	205	MSR_FSB_FREQ	Shared	<b>Scaleable Bus Speed(RO)</b> This field indicates the intended scaleable bus clock speed for processors based on Intel Core microarchitecture:
		2:0		<ul style="list-style-type: none"> <li>▪ 101B: 100 MHz (FSB 400)</li> <li>▪ 001B: 133 MHz (FSB 533)</li> <li>▪ 011B: 167 MHz (FSB 667)</li> <li>▪ 010B: 200 MHz (FSB 800)</li> <li>▪ 000B: 267 MHz (FSB 1067)</li> <li>▪ 100B: 333 MHz (FSB 1333)</li> </ul>
				133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
				266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B. 333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B.
		63:3		Reserved.
CDH	205	MSR_FSB_FREQ	Shared	<b>Scaleable Bus Speed(RO)</b> This field indicates the intended scaleable bus clock speed for processors based on Enhanced Intel Core microarchitecture:
		2:0		<ul style="list-style-type: none"> <li>▪ 101B: 100 MHz (FSB 400)</li> <li>▪ 001B: 133 MHz (FSB 533)</li> <li>▪ 011B: 167 MHz (FSB 667)</li> <li>▪ 010B: 200 MHz (FSB 800)</li> <li>▪ 000B: 267 MHz (FSB 1067)</li> <li>▪ 100B: 333 MHz (FSB 1333)</li> <li>▪ 110B: 400 MHz (FSB 1600)</li> </ul>

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
				133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
				266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 110B. 333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 111B.
		63:3		Reserved.
E7H	231	IA32_MPERF	Unique	<b>Maximum Performance Frequency Clock Count (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Unique	<b>Actual Performance Frequency Clock Count (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Unique	See Table 2-2.
		11	Unique	<b>SMRR Capability Using MSR OAOH and OA1H (R)</b>
11EH	281	MSR_BBL_CR_CTL3	Shared	
		0		<b>L2 Hardware Enabled (RO)</b> 1 = If the L2 is hardware-enabled 0 = Indicates if the L2 is hardware-disabled
		7:1		Reserved.
		8		<b>L2 Enabled (R/W)</b> 1 = L2 cache has been initialized 0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
		22:9		Reserved.
		23		<b>L2 Not Present (RO)</b> 0 = L2 Present 1 = L2 Not Present
		63:24		Reserved.
174H	372	IA32_SYSENTER_CS	Unique	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Unique	See Table 2-2.
176H	374	IA32_SYSENTER_EIP	Unique	See Table 2-2.
179H	377	IA32_MCG_CAP	Unique	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Unique	

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		0		<b>RIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.
		1		<b>EIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		<b>MCIP</b> When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSELO	Unique	See Table 2-2.
187H	391	IA32_PERFEVTSEL1	Unique	See Table 2-2.
198H	408	IA32_PERF_STATUS	Shared	See Table 2-2.
198H	408	MSR_PERF_STATUS	Shared	
		15:0		Current Performance State Value.
		30:16		Reserved.
		31		XE Operation (R/O). If set, XE operation is enabled. Default is cleared.
		39:32		Reserved.
		44:40		Maximum Bus Ratio (R/O) Indicates maximum bus ratio configured for the processor.
		45		Reserved.
		46		Non-Integer Bus Ratio (R/O) Indicates non-integer bus ratio is enabled. Applies processors based on Enhanced Intel Core microarchitecture.
63:47		Reserved.		
199H	409	IA32_PERF_CTL	Unique	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	Unique	<b>Clock Modulation (R/W)</b> See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
19BH	411	IA32_THERM_INTERRUPT	Unique	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2.
19CH	412	IA32_THERM_STATUS	Unique	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
19DH	413	MSR_THERM2_CTL	Unique	
		15:0		Reserved.
		16		<b>TM_SELECT (R/W)</b> Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle) 1 = Thermal Monitor 2 (thermally-initiated frequency transitions) If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled.
		63:16		Reserved.
1A0H	416	IA32_MISC_ENABLE		<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0		<b>Fast-Strings Enable</b> See Table 2-2.
		2:1		Reserved.
		3	Unique	<b>Automatic Thermal Control Circuit Enable (R/W)</b> See Table 2-2.
		6:4		Reserved.
		7	Shared	<b>Performance Monitoring Available (R)</b> See Table 2-2.
		8		Reserved.
		9		<b>Hardware Prefetcher Disable (R/W)</b> When set, disables the hardware prefetcher operation on streams of data. When clear (default), enables the prefetch queue. Disabling of the hardware prefetcher may impact processor performance.
		10	Shared	<b>FERR# Multiplexing Enable (R/W)</b> 1 = FERR# asserted by the processor to indicate a pending break event within the processor 0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage.
		11	Shared	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
12	Shared	<b>Processor Event Based Sampling Unavailable (RO)</b> See Table 2-2.		

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		13	Shared	<p><b>TM2 Enable (R/W)</b></p> <p>When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.</p>
				<p>When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state.</p> <p>The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location.</p> <p>The processor is operating out of specification if both this bit and the TM1 bit are set to 0.</p>
		15:14		Reserved.
		16	Shared	<p><b>Enhanced Intel SpeedStep Technology Enable (R/W)</b></p> <p>See Table 2-2.</p>
		18	Shared	<p><b>ENABLE MONITOR FSM (R/W)</b></p> <p>See Table 2-2.</p>
		19	Shared	<p><b>Adjacent Cache Line Prefetch Disable (R/W)</b></p> <p>When set to 1, the processor fetches the cache line that contains data currently required by the processor. When set to 0, the processor fetches cache lines that comprise a cache line pair (128 bytes).</p> <p>Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing.</p> <p>BIOS may contain a setup option that controls the setting of this bit.</p>
		20	Shared	<p><b>Enhanced Intel SpeedStep Technology Select Lock (R/W0)</b></p> <p>When set, this bit causes the following bits to become read-only:</p> <ul style="list-style-type: none"> <li>▪ Enhanced Intel SpeedStep Technology Select Lock (this bit),</li> <li>▪ Enhanced Intel SpeedStep Technology Enable bit.</li> </ul> <p>The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset.</p>
		21		Reserved.
		22	Shared	<p><b>Limit CPUID Maxval (R/W)</b></p> <p>See Table 2-2.</p>
		23	Shared	<p><b>xTPR Message Disable (R/W)</b></p> <p>See Table 2-2.</p>
		33:24		Reserved.



Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		34	Unique	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		36:35		Reserved.
		37	Unique	<b>DCU Prefetcher Disable (R/W)</b> When set to 1, The DCU L1 data cache prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature.  The DCU prefetcher is an L1 data cache prefetcher. When the DCU prefetcher detects multiple loads from the same line done within a time limit, the DCU prefetcher assumes the next line will be required. The next line is prefetched in to the L1 data cache from memory or L2.
		38	Shared	<b>IDA Disable (R/W)</b> When set to 1 on processors that support IDA, the Intel Dynamic Acceleration feature (IDA) is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of IDA is enabled. <b>Note:</b> the power-on default value is used by BIOS to detect hardware support of IDA. If power-on default value is 1, IDA is available in the processor. If power-on default value is 0, IDA is not available.
		39	Unique	<b>IP Prefetcher Disable (R/W)</b> When set to 1, The IP prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature.  The IP prefetcher is an L1 data cache prefetcher. The IP prefetcher looks for sequential load history to determine whether to prefetch the next expected data into the L1 cache from memory or L2.
		63:40		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Unique	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).
1D9H	473	IA32_DEBUGCTL	Unique	<b>Debug Control (R/W)</b> See Table 2-2
1DDH	477	MSR_LER_FROM_LIP	Unique	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Unique	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
200H	512	IA32_MTRR_PHYSBASE0	Unique	See Table 2-2.
201H	513	IA32_MTRR_PHYSMASK0	Unique	See Table 2-2.
202H	514	IA32_MTRR_PHYSBASE1	Unique	See Table 2-2.
203H	515	IA32_MTRR_PHYSMASK1	Unique	See Table 2-2.
204H	516	IA32_MTRR_PHYSBASE2	Unique	See Table 2-2.
205H	517	IA32_MTRR_PHYSMASK2	Unique	See Table 2-2.
206H	518	IA32_MTRR_PHYSBASE3	Unique	See Table 2-2.
207H	519	IA32_MTRR_PHYSMASK3	Unique	See Table 2-2.
208H	520	IA32_MTRR_PHYSBASE4	Unique	See Table 2-2.
209H	521	IA32_MTRR_PHYSMASK4	Unique	See Table 2-2.
20AH	522	IA32_MTRR_PHYSBASE5	Unique	See Table 2-2.
20BH	523	IA32_MTRR_PHYSMASK5	Unique	See Table 2-2.
20CH	524	IA32_MTRR_PHYSBASE6	Unique	See Table 2-2.
20DH	525	IA32_MTRR_PHYSMASK6	Unique	See Table 2-2.
20EH	526	IA32_MTRR_PHYSBASE7	Unique	See Table 2-2.
20FH	527	IA32_MTRR_PHYSMASK7	Unique	See Table 2-2.
250H	592	IA32_MTRR_FIX64K_00000	Unique	See Table 2-2.
258H	600	IA32_MTRR_FIX16K_80000	Unique	See Table 2-2.
259H	601	IA32_MTRR_FIX16K_A0000	Unique	See Table 2-2.
268H	616	IA32_MTRR_FIX4K_C0000	Unique	See Table 2-2.
269H	617	IA32_MTRR_FIX4K_C8000	Unique	See Table 2-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Unique	See Table 2-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Unique	See Table 2-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Unique	See Table 2-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Unique	See Table 2-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Unique	See Table 2-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Unique	See Table 2-2.
277H	631	IA32_PAT	Unique	See Table 2-2.
2FFH	767	IA32_MTRR_DEF_TYPE	Unique	<b>Default Memory Types (R/W)</b> See Table 2-2.
309H	777	IA32_FIXED_CTR0	Unique	<b>Fixed-Function Performance Counter Register 0 (R/W)</b> See Table 2-2.
309H	777	MSR_PERF_FIXED_CTR0	Unique	<b>Fixed-Function Performance Counter Register 0 (R/W)</b>

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
30AH	778	IA32_FIXED_CTR1	Unique	<b>Fixed-Function Performance Counter Register 1 (R/W)</b> See Table 2-2.
30AH	778	MSR_PERF_FIXED_CTR1	Unique	<b>Fixed-Function Performance Counter Register 1 (R/W)</b>
30BH	779	IA32_FIXED_CTR2	Unique	<b>Fixed-Function Performance Counter Register 2 (R/W)</b> See Table 2-2.
30BH	779	MSR_PERF_FIXED_CTR2	Unique	<b>Fixed-Function Performance Counter Register 2 (R/W)</b>
345H	837	IA32_PERF_CAPABILITIES	Unique	See Table 2-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
345H	837	MSR_PERF_CAPABILITIES	Unique	RO. This applies to processors that do not support architectural perfmon version 2.
		5:0		LBR Format. See Table 2-2.
		6		PEBS Record Format.
		7		PEBSSaveArchRegs. See Table 2-2.
63:8		Reserved.		
38DH	909	IA32_FIXED_CTR_CTRL	Unique	<b>Fixed-Function-Counter Control Register (R/W)</b> See Table 2-2.
38DH	909	MSR_PERF_FIXED_CTR_CTRL	Unique	<b>Fixed-Function-Counter Control Register (R/W)</b>
38EH	910	IA32_PERF_GLOBAL_STATUS	Unique	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
38EH	910	MSR_PERF_GLOBAL_STATUS	Unique	See Section 18.4.2, "Global Counter Control Facilities."
38FH	911	IA32_PERF_GLOBAL_CTRL	Unique	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
38FH	911	MSR_PERF_GLOBAL_CTRL	Unique	See Section 18.4.2, "Global Counter Control Facilities."
390H	912	IA32_PERF_GLOBAL_OVF_CTRL	Unique	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	MSR_PERF_GLOBAL_OVF_CTRL	Unique	See Section 18.4.2, "Global Counter Control Facilities."
3F1H	1009	MSR_PEBBS_ENABLE	Unique	See Table 2-2. See Section 18.4.4, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMC0. (R/W)
400H	1024	IA32_MCO_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
402H	1026	IA32_MCO_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
404H	1028	IA32_MC1_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
406H	1030	IA32_MC1_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
408H	1032	IA32_MC2_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40AH	1034	IA32_MC2_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	IA32_MC4_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC4_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40EH	1038	IA32_MC4_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	IA32_MC3_CTL		See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC3_STATUS		See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
412H	1042	IA32_MC3_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
413H	1043	IA32_MC3_MISC	Unique	
414H	1044	IA32_MC5_CTL	Unique	
415H	1045	IA32_MC5_STATUS	Unique	
416H	1046	IA32_MC5_ADDR	Unique	
417H	1047	IA32_MC5_MISC	Unique	
419H	1045	IA32_MC6_STATUS	Unique	Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 15.3.2.2, "IA32_MCi_STATUS MSRS." and Chapter 23.

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
480H	1152	IA32_VMX_BASIC	Unique	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, “Basic VMX Information.”
481H	1153	IA32_VMX_PINBASED_ CTLS	Unique	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Table 2-2. See Appendix A.3, “VM-Execution Controls.”
482H	1154	IA32_VMX_PROCBASED_ CTLS	Unique	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, “VM-Execution Controls.”
483H	1155	IA32_VMX_EXIT_ CTLS	Unique	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Table 2-2. See Appendix A.4, “VM-Exit Controls.”
484H	1156	IA32_VMX_ENTRY_ CTLS	Unique	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Table 2-2. See Appendix A.5, “VM-Entry Controls.”
485H	1157	IA32_VMX_MISC	Unique	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.6, “Miscellaneous Data.”
486H	1158	IA32_VMX_CR0_FIXED0	Unique	<b>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
487H	1159	IA32_VMX_CR0_FIXED1	Unique	<b>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
488H	1160	IA32_VMX_CR4_FIXED0	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
489H	1161	IA32_VMX_CR4_FIXED1	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
48AH	1162	IA32_VMX_VMCS_ENUM	Unique	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Table 2-2. See Appendix A.9, “VMCS Enumeration.”
48BH	1163	IA32_VMX_PROCBASED_ CTLS2	Unique	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, “VM-Execution Controls.”

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
600H	1536	IA32_DS_AREA	Unique	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, “Debug Store (DS) Mechanism.”
107CC H		MSR_EMON_L3_CTR_CTL0	Unique	<b>GBUSQ Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107CD H		MSR_EMON_L3_CTR_CTL1	Unique	<b>GBUSQ Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107CE H		MSR_EMON_L3_CTR_CTL2	Unique	<b>GSNPQ Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107CF H		MSR_EMON_L3_CTR_CTL3	Unique	<b>GSNPQ Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107D0 H		MSR_EMON_L3_CTR_CTL4	Unique	<b>FSB Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107D1 H		MSR_EMON_L3_CTR_CTL5	Unique	<b>FSB Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107D2 H		MSR_EMON_L3_CTR_CTL6	Unique	<b>FSB Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107D3 H		MSR_EMON_L3_CTR_CTL7	Unique	<b>FSB Event Control/Counter Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
107D8 H		MSR_EMON_L3_GL_CTL	Unique	<b>L3/FSB Common Control Register (R/W)</b> Apply to Intel Xeon processor 7400 series (processor signature 06_1D) only. See Section 17.2.2
C000_0080H		IA32_EFER	Unique	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	Unique	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	Unique	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	Unique	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	Unique	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.

**Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
C000_0101H		IA32_GS_BASE	Unique	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	Unique	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.

## 2.3 MSRS IN THE 45 NM AND 32 NM INTEL® ATOM™ PROCESSOR FAMILY

Table 2-4 lists model-specific registers (MSRs) for 45 nm and 32 nm Intel Atom processors, architectural MSR addresses are also included in Table 2-4. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_1CH, 06\_26H, 06\_27H, 06\_35H and 06\_36H; see Table 2-1.

The column “Shared/Unique” applies to logical processors sharing the same core in processors based on the Intel Atom microarchitecture. “Unique” means each logical processor has a separate MSR, or a bit field in an MSR governs only a logical processor. “Shared” means the MSR or the bit field in an MSR address governs the operation of both logical processors in the same core.

**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
0H	0	IA32_P5_MC_ADDR	Shared	See Section 2.22, “MSRs in Pentium Processors.”
1H	1	IA32_P5_MC_TYPE	Shared	See Section 2.22, “MSRs in Pentium Processors.”
6H	6	IA32_MONITOR_FILTER_SIZE	Unique	See Section 8.10.5, “Monitor/Mwait Address Range Determination,” and Table 2-2
10H	16	IA32_TIME_STAMP_COUNTER	Unique	See Section 17.16, “Time-Stamp Counter,” and see Table 2-2.
17H	23	IA32_PLATFORM_ID	Shared	<b>Platform ID (R)</b> See Table 2-2.
17H	23	MSR_PLATFORM_ID	Shared	<b>Model Specific Platform ID (R)</b>
		7:0		Reserved.
		12:8		<b>Maximum Qualified Ratio (R)</b> The maximum allowed bus ratio.
		63:13		Reserved.
1BH	27	IA32_APIC_BASE	Unique	See Section 10.4.4, “Local APIC Status and Location,” and Table 2-2.
2AH	42	MSR_EBL_CR_POWERON	Shared	<b>Processor Hard Power-On Configuration (R/W)</b> Enables and disables processor features; <b>(R)</b> indicates current processor configuration.
		0		Reserved.

**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		1		<b>Data Error Checking Enable (R/W)</b> 1 = Enabled; 0 = Disabled Always 0.
		2		<b>Response Error Checking Enable (R/W)</b> 1 = Enabled; 0 = Disabled Always 0.
		3		<b>AERR# Drive Enable (R/W)</b> 1 = Enabled; 0 = Disabled Always 0.
		4		<b>BERR# Enable for initiator bus requests (R/W)</b> 1 = Enabled; 0 = Disabled Always 0.
		5		Reserved.
		6		Reserved.
		7		<b>BINIT# Driver Enable (R/W)</b> 1 = Enabled; 0 = Disabled Always 0.
		8		Reserved.
		9		<b>Execute BIST (R/O)</b> 1 = Enabled; 0 = Disabled
		10		<b>AERR# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled Always 0.
		11		Reserved.
		12		<b>BINIT# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled Always 0.
		13		<b>Reserved.</b>
		14		<b>1 MByte Power on Reset Vector (R/O)</b> 1 = 1 MByte; 0 = 4 GBytes
		15		Reserved
		17:16		<b>APIC Cluster ID (R/O)</b> Always 00B.
		19: 18		Reserved.
		21: 20		<b>Symmetric Arbitration ID (R/O)</b> Always 00B.
		26:22		<b>Integer Bus Frequency Ratio (R/O)</b>
3AH	58	IA32_FEATURE_CONTROL	Unique	<b>Control Features in Intel 64Processor (R/W)</b> See Table 2-2.



Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
40H	64	MSR_LASTBRANCH_0_FROM_IP	Unique	<b>Last Branch Record 0 From IP (R/W)</b> One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the <b>source instruction</b> . See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.5</li> </ul>
41H	65	MSR_LASTBRANCH_1_FROM_IP	Unique	<b>Last Branch Record 1 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
42H	66	MSR_LASTBRANCH_2_FROM_IP	Unique	<b>Last Branch Record 2 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
43H	67	MSR_LASTBRANCH_3_FROM_IP	Unique	<b>Last Branch Record 3 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
44H	68	MSR_LASTBRANCH_4_FROM_IP	Unique	<b>Last Branch Record 4 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
45H	69	MSR_LASTBRANCH_5_FROM_IP	Unique	<b>Last Branch Record 5 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
46H	70	MSR_LASTBRANCH_6_FROM_IP	Unique	<b>Last Branch Record 6 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
47H	71	MSR_LASTBRANCH_7_FROM_IP	Unique	<b>Last Branch Record 7 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
60H	96	MSR_LASTBRANCH_0_TO_IP	Unique	<b>Last Branch Record 0 To IP (R/W)</b> One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.
61H	97	MSR_LASTBRANCH_1_TO_IP	Unique	<b>Last Branch Record 1 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
62H	98	MSR_LASTBRANCH_2_TO_IP	Unique	<b>Last Branch Record 2 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
63H	99	MSR_LASTBRANCH_3_TO_IP	Unique	<b>Last Branch Record 3 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
64H	100	MSR_LASTBRANCH_4_TO_IP	Unique	<b>Last Branch Record 4 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
65H	101	MSR_LASTBRANCH_5_TO_IP	Unique	<b>Last Branch Record 5 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
66H	102	MSR_LASTBRANCH_6_TO_IP	Unique	<b>Last Branch Record 6 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
67H	103	MSR_LASTBRANCH_7_TO_IP	Unique	<b>Last Branch Record 7 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
79H	121	IA32_BIOS_UPDT_TRIG	Shared	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.

**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
8BH	139	IA32_BIOS_SIGN_ID	Unique	<b>BIOS Update Signature ID (RO)</b> See Table 2-2.
C1H	193	IA32_PMC0	Unique	<b>Performance counter register</b> See Table 2-2.
C2H	194	IA32_PMC1	Unique	<b>Performance Counter Register</b> See Table 2-2.
CDH	205	MSR_FSB_FREQ	Shared	<b>Scaleable Bus Speed(RO)</b> This field indicates the intended scaleable bus clock speed for processors based on Intel Atom microarchitecture:
		2:0		<ul style="list-style-type: none"> <li>▪ 111B: 083 MHz (FSB 333)</li> <li>▪ 101B: 100 MHz (FSB 400)</li> <li>▪ 001B: 133 MHz (FSB 533)</li> <li>▪ 011B: 167 MHz (FSB 667)</li> </ul> 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
		63:3		Reserved.
E7H	231	IA32_MPERF	Unique	<b>Maximum Performance Frequency Clock Count (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Unique	<b>Actual Performance Frequency Clock Count (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Shared	<b>Memory Type Range Register (R)</b> See Table 2-2.
11EH	281	MSR_BBL_CR_CTL3	Shared	
		0		<b>L2 Hardware Enabled (RO)</b> 1 = If the L2 is hardware-enabled 0 = Indicates if the L2 is hardware-disabled
		7:1		Reserved.
		8		<b>L2 Enabled. (R/W)</b> 1 = L2 cache has been initialized 0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
		22:9		Reserved.
		23		<b>L2 Not Present (RO)</b> 0 = L2 Present 1 = L2 Not Present
		63:24		Reserved.
174H	372	IA32_SYSENTER_CS	Unique	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Unique	See Table 2-2.

Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
176H	374	IA32_SYSENTER_EIP	Unique	See Table 2-2.
179H	377	IA32_MCG_CAP	Unique	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Unique	
		0		<b>RIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted
		1		<b>EIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		<b>MCIP</b> When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSELO	Unique	See Table 2-2.
187H	391	IA32_PERFEVTSEL1	Unique	See Table 2-2.
198H	408	IA32_PERF_STATUS	Shared	See Table 2-2.
198H	408	MSR_PERF_STATUS	Shared	
		15:0		Current Performance State Value.
		39:16		Reserved.
		44:40		Maximum Bus Ratio (R/O) Indicates maximum bus ratio configured for the processor.
		63:45		Reserved.
199H	409	IA32_PERF_CTL	Unique	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	Unique	<b>Clock Modulation (R/W)</b> See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
19BH	411	IA32_THERM_INTERRUPT	Unique	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2.
19CH	412	IA32_THERM_STATUS	Unique	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
19DH	413	MSR_THERM2_CTL	Shared	
		15:0		Reserved.

**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		16		<b>TM_SELECT (R/W)</b> Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle) 1 = Thermal Monitor 2 (thermally-initiated frequency transitions) If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled.
		63:17		Reserved.
1A0H	416	IA32_MISC_ENABLE	Unique	<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0		<b>Fast-Strings Enable</b> See Table 2-2.
		2:1		Reserved.
		3	Unique	<b>Automatic Thermal Control Circuit Enable (R/W)</b> See Table 2-2. Default value is 0.
		6:4		Reserved.
		7	Shared	<b>Performance Monitoring Available (R)</b> See Table 2-2.
		8		Reserved.
		9		Reserved.
		10	Shared	<b>FERR# Multiplexing Enable (R/W)</b> 1 = FERR# asserted by the processor to indicate a pending break event within the processor 0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage.
		11	Shared	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
12	Shared	<b>Processor Event Based Sampling Unavailable (RO)</b> See Table 2-2.		
13	Shared	<b>TM2 Enable (R/W)</b> When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.		

Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
				When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state.  The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location.  The processor is operating out of specification if both this bit and the TM1 bit are set to 0.
		15:14		Reserved.
		16	Shared	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> See Table 2-2.
		18	Shared	<b>ENABLE MONITOR FSM (R/W)</b> See Table 2-2.
		19		Reserved.
		20	Shared	<b>Enhanced Intel SpeedStep Technology Select Lock (R/WO)</b> When set, this bit causes the following bits to become read-only: <ul style="list-style-type: none"> <li>▪ Enhanced Intel SpeedStep Technology Select Lock (this bit),</li> <li>▪ Enhanced Intel SpeedStep Technology Enable bit.</li> </ul> The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset.
		21		Reserved.
		22	Unique	<b>Limit CPUID Maxval (R/W)</b> See Table 2-2.
		23	Shared	<b>xTPR Message Disable (R/W)</b> See Table 2-2.
		33:24		Reserved.
		34	Unique	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		63:35		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Unique	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-2) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).
1D9H	473	IA32_DEBUGCTL	Unique	<b>Debug Control (R/W)</b> See Table 2-2.
1DDH	477	MSR_LER_FROM_LIP	Unique	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.

**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
1DEH	478	MSR_LER_TO_LIP	Unique	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
200H	512	IA32_MTRR_PHYSBASE0	Shared	See Table 2-2.
201H	513	IA32_MTRR_PHYSMASK0	Shared	See Table 2-2.
202H	514	IA32_MTRR_PHYSBASE1	Shared	See Table 2-2.
203H	515	IA32_MTRR_PHYSMASK1	Shared	See Table 2-2.
204H	516	IA32_MTRR_PHYSBASE2	Shared	See Table 2-2.
205H	517	IA32_MTRR_PHYSMASK2	Shared	See Table 2-2.
206H	518	IA32_MTRR_PHYSBASE3	Shared	See Table 2-2.
207H	519	IA32_MTRR_PHYSMASK3	Shared	See Table 2-2.
208H	520	IA32_MTRR_PHYSBASE4	Shared	See Table 2-2.
209H	521	IA32_MTRR_PHYSMASK4	Shared	See Table 2-2.
20AH	522	IA32_MTRR_PHYSBASE5	Shared	See Table 2-2.
20BH	523	IA32_MTRR_PHYSMASK5	Shared	See Table 2-2.
20CH	524	IA32_MTRR_PHYSBASE6	Shared	See Table 2-2.
20DH	525	IA32_MTRR_PHYSMASK6	Shared	See Table 2-2.
20EH	526	IA32_MTRR_PHYSBASE7	Shared	See Table 2-2.
20FH	527	IA32_MTRR_PHYSMASK7	Shared	See Table 2-2.
250H	592	IA32_MTRR_FIX64K_00000	Shared	See Table 2-2.
258H	600	IA32_MTRR_FIX16K_80000	Shared	See Table 2-2.
259H	601	IA32_MTRR_FIX16K_A0000	Shared	See Table 2-2.
268H	616	IA32_MTRR_FIX4K_C0000	Shared	See Table 2-2.
269H	617	IA32_MTRR_FIX4K_C8000	Shared	See Table 2-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Shared	See Table 2-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Shared	See Table 2-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Shared	See Table 2-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Shared	See Table 2-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Shared	See Table 2-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Shared	See Table 2-2.
277H	631	IA32_PAT	Unique	See Table 2-2.
309H	777	IA32_FIXED_CTR0	Unique	<b>Fixed-Function Performance Counter Register 0 (R/W)</b> See Table 2-2.
30AH	778	IA32_FIXED_CTR1	Unique	<b>Fixed-Function Performance Counter Register 1 (R/W)</b> See Table 2-2.

Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
30BH	779	IA32_FIXED_CTR2	Unique	<b>Fixed-Function Performance Counter Register 2 (R/W)</b> See Table 2-2.
345H	837	IA32_PERF_CAPABILITIES	Shared	See Table 2-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
38DH	909	IA32_FIXED_CTR_CTRL	Unique	<b>Fixed-Function-Counter Control Register (R/W)</b> See Table 2-2.
38EH	910	IA32_PERF_GLOBAL_STATUS	Unique	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
38FH	911	IA32_PERF_GLOBAL_CTRL	Unique	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	IA32_PERF_GLOBAL_OVF_CTRL	Unique	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
3F1H	1009	MSR_PEBS_ENABLE	Unique	See Table 2-2. See Section 18.4.4, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMC0. (R/W)
400H	1024	IA32_MCO_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
402H	1026	IA32_MCO_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
408H	1032	IA32_MC2_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40AH	1034	IA32_MC2_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	IA32_MC3_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC3_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40EH	1038	IA32_MC3_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	IA32_MC4_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC4_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."

**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
412H	1042	IA32_MC4_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
480H	1152	IA32_VMX_BASIC	Unique	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_CTL	Unique	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Table 2-2. See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_CTL	Unique	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
483H	1155	IA32_VMX_EXIT_CTL	Unique	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Table 2-2. See Appendix A.4, "VM-Exit Controls."
484H	1156	IA32_VMX_ENTRY_CTL	Unique	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Table 2-2. See Appendix A.5, "VM-Entry Controls."
485H	1157	IA32_VMX_MISC	Unique	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.6, "Miscellaneous Data."
486H	1158	IA32_VMX_CR0_FIXED0	Unique	<b>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
487H	1159	IA32_VMX_CR0_FIXED1	Unique	<b>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
488H	1160	IA32_VMX_CR4_FIXED0	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
489H	1161	IA32_VMX_CR4_FIXED1	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
48AH	1162	IA32_VMX_VMCS_ENUM	Unique	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Table 2-2. See Appendix A.9, "VMCS Enumeration."



**Table 2-4. MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
48BH	1163	IA32_VMX_PROCBASED_CTLDS2	Unique	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, “VM-Execution Controls.”
600H	1536	IA32_DS_AREA	Unique	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, “Debug Store (DS) Mechanism.”
C000_0080H		IA32_EFER	Unique	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	Unique	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	Unique	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	Unique	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	Unique	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.
C000_0101H		IA32_GS_BASE	Unique	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	Unique	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.

Table 2-5 lists model-specific registers (MSRs) that are specific to Intel® Atom™ processor with the CPUID signature with DisplayFamily\_DisplayModel of 06\_27H.

**Table 2-5. MSRs Supported by Intel® Atom™ Processors with CPUID Signature 06\_27H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3F8H	1016	MSR_PKG_C2_RESIDENCY	Package	<b>Package C2 Residency</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States
		63:0	Package	Package C2 Residency Counter. (R/O) Time that this package is in processor-specific C2 states since last reset. Counts at 1 Mhz frequency.
3F9H	1017	MSR_PKG_C4_RESIDENCY	Package	<b>Package C4 Residency</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States
		63:0	Package	Package C4 Residency Counter. (R/O) Time that this package is in processor-specific C4 states since last reset. Counts at 1 Mhz frequency.

**Table 2-5. MSRs Supported by Intel® Atom™ Processors (Contd.)with CPUID Signature 06\_27H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3FAH	1018	MSR_PKG_C6_RESIDENCY	Package	<b>Package C6 Residency</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States
		63:0	Package	Package C6 Residency Counter. (R/O) Time that this package is in processor-specific C6 states since last reset. Counts at 1 Mhz frequency.

## 2.4 MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE

Table 2-6 lists model-specific registers (MSRs) common to Intel processors based on the Silvermont microarchitecture. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_37H, 06\_4AH, 06\_4DH, 06\_5AH, and 06\_5DH; see Table 2-1. The MSRs listed in Table 2-6 are also common to processors based on the Airmont microarchitecture and newer microarchitectures for next generation Intel Atom processors.

Table 2-7 lists MSRs common to processors based on the Silvermont and Airmont microarchitectures, but not newer microarchitectures.

Table 2-8, Table 2-9, and Table 2-10 lists MSRs that are model-specific across processors based on the Silvermont microarchitecture.

In the Silvermont microarchitecture, the scope column indicates the following: “Core” means each processor core has a separate MSR, or a bit field not shared with another processor core. “Module” means the MSR or the bit field is shared by a pair of processor cores in the physical package. “Package” means all processor cores in the physical package share the same MSR or bit interface.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
0H	0	IA32_P5_MC_ADDR	Module	See Section 2.22, “MSRs in Pentium Processors.”
1H	1	IA32_P5_MC_TYPE	Module	See Section 2.22, “MSRs in Pentium Processors.”
6H	6	IA32_MONITOR_FILTER_SIZE	Core	See Section 8.10.5, “Monitor/Mwait Address Range Determination.” and Table 2-2
10H	16	IA32_TIME_STAMP_COUNTER	Core	See Section 17.16, “Time-Stamp Counter,” and see Table 2-2.
1BH	27	IA32_APIC_BASE	Core	See Section 10.4.4, “Local APIC Status and Location,” and Table 2-2.
2AH	42	MSR_EBL_CR_POWERON	Module	<b>Processor Hard Power-On Configuration (R/W)</b> Writes ignored.
		63:0		Reserved (R/O)
34H	52	MSR_SMI_COUNT	Core	<b>SMI Counter (R/O)</b>
		31:0		<b>SMI Count (R/O)</b> Running count of SMI events since last RESET.
		63:32		Reserved.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
79H	121	IA32_BIOS_UPDT_TRIG	Core	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	Core	<b>BIOS Update Signature ID (RO)</b> See Table 2-2.
C1H	193	IA32_PMC0	Core	<b>Performance counter register</b> See Table 2-2.
C2H	194	IA32_PMC1	Core	<b>Performance Counter Register</b> See Table 2-2.
E4H	228	MSR_PMG_IO_CAPTURE_BASE	Module	<b>Power Management IO Redirection in C-state (R/W)</b> See <a href="http://biosbits.org">http://biosbits.org</a> .
		15:0		<b>LVL_2 Base Address (R/W)</b> Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.
		18:16		<b>C-state Range (R/W)</b> Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]: 100b - C4 is the max C-State to include 110b - C6 is the max C-State to include 111b - C7 is the max C-State to include
		63:19		Reserved.
E7H	231	IA32_MPERF	Core	<b>Maximum Performance Frequency Clock Count (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Core	<b>Actual Performance Frequency Clock Count (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Core	<b>Memory Type Range Register (R)</b> See Table 2-2.
13CH	52	MSR_FEATURE_CONFIG	Core	<b>AES Configuration (RW-L)</b> Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.
		1:0		<b>AES Configuration (RW-L)</b> Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows: 11b: AES instructions are not available until next RESET. otherwise, AES instructions are available. Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instruction can be mis-configured if a privileged agent unintentionally writes 11b.
		63:2		Reserved.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
174H	372	IA32_SYSENTER_CS	Core	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Core	See Table 2-2.
176H	374	IA32_SYSENTER_EIP	Core	See Table 2-2.
179H	377	IA32_MCG_CAP	Core	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Core	
		0		<b>RIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted
		1		<b>EIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		<b>MCIP</b> When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSELO	Core	See Table 2-2.
		7:0		<b>Event Select</b>
		15:8		<b>UMask</b>
		16		<b>USR</b>
		17		<b>OS</b>
		18		<b>Edge</b>
		19		<b>PC</b>
		20		<b>INT</b>
		21		<b>Reserved</b>
		22		<b>EN</b>
		23		<b>INV</b>
		31:24		<b>CMASK</b>
		63:32		Reserved.
187H	391	IA32_PERFEVTSEL1	Core	See Table 2-2.
198H	408	IA32_PERF_STATUS	Module	See Table 2-2.
199H	409	IA32_PERF_CTL	Core	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	Core	<b>Clock Modulation (R/W)</b> See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
19BH	411	IA32_THERM_INTERRUPT	Core	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2.
19CH	412	IA32_THERM_STATUS	Core	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
1A2H	418	MSR_TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		<b>Temperature Target (R)</b> The default thermal throttling or PROCHOT# activation temperature in degree C, The effective temperature for thermal throttling or PROCHOT# activation is "Temperature Target" + "Target Offset"
		29:24		<b>Target Offset (R/W)</b> Specifies an offset in degrees C to adjust the throttling and PROCHOT# activation temperature from the default target specified in TEMPERATURE_TARGET (bits 23:16).
		63:30		Reserved.
1A6H	422	MSR_OFFCORE_RSP_0	Module	<b>Offcore Response Event Select Register (R/W)</b>
1A7H	423	MSR_OFFCORE_RSP_1	Module	<b>Offcore Response Event Select Register (R/W)</b>
1B0H	432	IA32_ENERGY_PERF_BIAS	Core	See Table 2-2.
1D9H	473	IA32_DEBUGCTL	Core	<b>Debug Control (R/W)</b> See Table 2-2.
1DDH	477	MSR_LER_FROM_LIP	Core	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Core	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1F2H	498	IA32_SMRR_PHYSBASE	Core	See Table 2-2.
1F3H	499	IA32_SMRR_PHYSMASK	Core	See Table 2-2.
200H	512	IA32_MTRR_PHYSBASE0	Core	See Table 2-2.
201H	513	IA32_MTRR_PHYSMASK0	Core	See Table 2-2.
202H	514	IA32_MTRR_PHYSBASE1	Core	See Table 2-2.
203H	515	IA32_MTRR_PHYSMASK1	Core	See Table 2-2.
204H	516	IA32_MTRR_PHYSBASE2	Core	See Table 2-2.
205H	517	IA32_MTRR_PHYSMASK2	Core	See Table 2-2.
206H	518	IA32_MTRR_PHYSBASE3	Core	See Table 2-2.
207H	519	IA32_MTRR_PHYSMASK3	Core	See Table 2-2.
208H	520	IA32_MTRR_PHYSBASE4	Core	See Table 2-2.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
209H	521	IA32_MTRR_PHYSMASK4	Core	See Table 2-2.
20AH	522	IA32_MTRR_PHYSBASE5	Core	See Table 2-2.
20BH	523	IA32_MTRR_PHYSMASK5	Core	See Table 2-2.
20CH	524	IA32_MTRR_PHYSBASE6	Core	See Table 2-2.
20DH	525	IA32_MTRR_PHYSMASK6	Core	See Table 2-2.
20EH	526	IA32_MTRR_PHYSBASE7	Core	See Table 2-2.
20FH	527	IA32_MTRR_PHYSMASK7	Core	See Table 2-2.
250H	592	IA32_MTRR_FIX64K_00000	Core	See Table 2-2.
258H	600	IA32_MTRR_FIX16K_80000	Core	See Table 2-2.
259H	601	IA32_MTRR_FIX16K_A0000	Core	See Table 2-2.
268H	616	IA32_MTRR_FIX4K_C0000	Core	See Table 2-2.
269H	617	IA32_MTRR_FIX4K_C8000	Core	See Table 2-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Core	See Table 2-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Core	See Table 2-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Core	See Table 2-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Core	See Table 2-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Core	See Table 2-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Core	See Table 2-2.
277H	631	IA32_PAT	Core	See Table 2-2.
2FFH	767	IA32_MTRR_DEF_TYPE	Core	<b>Default Memory Types (R/W)</b> See Table 2-2.
309H	777	IA32_FIXED_CTR0	Core	<b>Fixed-Function Performance Counter Register 0 (R/W)</b> See Table 2-2.
30AH	778	IA32_FIXED_CTR1	Core	<b>Fixed-Function Performance Counter Register 1 (R/W)</b> See Table 2-2.
30BH	779	IA32_FIXED_CTR2	Core	<b>Fixed-Function Performance Counter Register 2 (R/W)</b> See Table 2-2.
345H	837	IA32_PERF_CAPABILITIES	Core	See Table 2-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
38DH	909	IA32_FIXED_CTR_CTRL	Core	<b>Fixed-Function-Counter Control Register (R/W)</b> See Table 2-2.
38FH	911	IA32_PERF_GLOBAL_CTRL	Core	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
3FDH	1021	MSR_CORE_C6_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:0		CORE C6 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency.
400H	1024	IA32_MCO_CTL	Module	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Module	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
402H	1026	IA32_MCO_ADDR	Module	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	Module	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Module	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
408H	1032	IA32_MC2_CTL	Module	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Module	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40AH	1034	IA32_MC2_ADDR	Module	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	IA32_MC3_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC3_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40EH	1038	IA32_MC3_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	IA32_MC4_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC4_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
412H	1042	IA32_MC4_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
415H	1045	IA32_MC5_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
416H	1046	IA32_MC5_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
480H	1152	IA32_VMX_BASIC	Core	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_CTL	Core	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Table 2-2. See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_CTL	Core	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
483H	1155	IA32_VMX_EXIT_CTL	Core	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Table 2-2. See Appendix A.4, "VM-Exit Controls."
484H	1156	IA32_VMX_ENTRY_CTL	Core	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Table 2-2. See Appendix A.5, "VM-Entry Controls."
485H	1157	IA32_VMX_MISC	Core	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.6, "Miscellaneous Data."
486H	1158	IA32_VMX_CR0_FIXED0	Core	<b>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
487H	1159	IA32_VMX_CR0_FIXED1	Core	<b>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
488H	1160	IA32_VMX_CR4_FIXED0	Core	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
489H	1161	IA32_VMX_CR4_FIXED1	Core	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
48AH	1162	IA32_VMX_VMCS_ENUM	Core	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Table 2-2. See Appendix A.9, "VMCS Enumeration."



**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
48BH	1163	IA32_VMX_PROCBASED_CTLSS2	Core	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
48CH	1164	IA32_VMX_EPT_VPID_ENUM	Core	<b>Capability Reporting Register of EPT and VPID (R/O)</b> See Table 2-2
48DH	1165	IA32_VMX_TRUE_PINBASED_CTLSS	Core	<b>Capability Reporting Register of Pin-based VM-execution Flex Controls (R/O)</b> See Table 2-2
48EH	1166	IA32_VMX_TRUE_PROCBASED_CTLSS	Core	<b>Capability Reporting Register of Primary Processor-based VM-execution Flex Controls (R/O)</b> See Table 2-2
48FH	1167	IA32_VMX_TRUE_EXIT_CTLSS	Core	<b>Capability Reporting Register of VM-exit Flex Controls (R/O)</b> See Table 2-2
490H	1168	IA32_VMX_TRUE_ENTRY_CTLSS	Core	<b>Capability Reporting Register of VM-entry Flex Controls (R/O)</b> See Table 2-2
491H	1169	IA32_VMX_FMFUNC	Core	<b>Capability Reporting Register of VM-function Controls (R/O)</b> See Table 2-2
4C1H	1217	IA32_A_PMC0	Core	See Table 2-2.
4C2H	1218	IA32_A_PMC1	Core	See Table 2-2.
600H	1536	IA32_DS_AREA	Core	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, "Debug Store (DS) Mechanism."
660H	1632	MSR_CORE_C1_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C1 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C1 states. Counts at the TSC frequency.
6E0H	1760	IA32_TSC_DEADLINE	Core	<b>TSC Target of Local APIC's TSC Deadline Mode (R/W)</b> See Table 2-2
C000_0080H		IA32_EFER	Core	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	Core	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	Core	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	Core	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	Core	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.

**Table 2-6. MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom Processors**

Address		Register Name	Scope	Bit Description
Hex	Dec			
C000_0101H		IA32_GS_BASE	Core	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	Core	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0103H		IA32_TSC_AUX	Core	<b>AUXILIARY TSC Signature. (R/W)</b> See Table 2-2

Table 2-7 lists model-specific registers (MSRs) that are common to Intel® Atom™ processors based on the Silvermont and Airmont microarchitectures but not newer microarchitectures.

**Table 2-7. MSRs Common to the Silvermont and Airmont Microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
17H	23	MSR_PLATFORM_ID	Module	<b>Model Specific Platform ID (R)</b>
		7:0		Reserved.
		13:8		<b>Maximum Qualified Ratio (R)</b> The maximum allowed bus ratio.
		49:13		Reserved.
		52:50		<b>See Table 2-2</b>
		63:33		Reserved.
3AH	58	IA32_FEATURE_CONTROL	Core	<b>Control Features in Intel 64Processor (R/W)</b> See Table 2-2.
		0		<b>Lock (R/WL)</b>
		1		<b>Reserved</b>
		2		<b>Enable VMX outside SMX operation (R/WL)</b>
40H	64	MSR_LASTBRANCH_0_FROM_IP	Core	<b>Last Branch Record 0 From IP (R/W)</b> One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the <b>source instruction</b> . See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.5 and record format in Section 17.4.8.1</li> </ul>
41H	65	MSR_LASTBRANCH_1_FROM_IP	Core	<b>Last Branch Record 1 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
42H	66	MSR_LASTBRANCH_2_FROM_IP	Core	<b>Last Branch Record 2 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
43H	67	MSR_LASTBRANCH_3_FROM_IP	Core	<b>Last Branch Record 3 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
44H	68	MSR_LASTBRANCH_4_FROM_IP	Core	<b>Last Branch Record 4 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.

Table 2-7. MSRs Common to the Silvermont and Airmont Microarchitectures

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
45H	69	MSR_LASTBRANCH_5_FROM_IP	Core	<b>Last Branch Record 5 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
46H	70	MSR_LASTBRANCH_6_FROM_IP	Core	<b>Last Branch Record 6 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
47H	71	MSR_LASTBRANCH_7_FROM_IP	Core	<b>Last Branch Record 7 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
60H	96	MSR_LASTBRANCH_0_TO_IP	Core	<b>Last Branch Record 0 To IP (R/W)</b> One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.
61H	97	MSR_LASTBRANCH_1_TO_IP	Core	<b>Last Branch Record 1 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
62H	98	MSR_LASTBRANCH_2_TO_IP	Core	<b>Last Branch Record 2 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
63H	99	MSR_LASTBRANCH_3_TO_IP	Core	<b>Last Branch Record 3 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
64H	100	MSR_LASTBRANCH_4_TO_IP	Core	<b>Last Branch Record 4 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
65H	101	MSR_LASTBRANCH_5_TO_IP	Core	<b>Last Branch Record 5 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
66H	102	MSR_LASTBRANCH_6_TO_IP	Core	<b>Last Branch Record 6 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
67H	103	MSR_LASTBRANCH_7_TO_IP	Core	<b>Last Branch Record 7 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
CDH	205	MSR_FSB_FREQ	Module	<b>Scaleable Bus Speed(R0)</b> This field indicates the intended scaleable bus clock speed for processors based on Silvermont microarchitecture:
		2:0		<ul style="list-style-type: none"> <li>▪ 100B: 080.0 MHz</li> <li>▪ 000B: 083.3 MHz</li> <li>▪ 001B: 100.0 MHz</li> <li>▪ 010B: 133.3 MHz</li> <li>▪ 011B: 116.7 MHz</li> </ul>
		63:3		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Module	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .

**Table 2-7. MSRs Common to the Silvermont and Airmont Microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0 (no package C-sate support) 001b: C1 (Behavior is the same as 000b) 100b: C4 110b: C6 111b: C7 (Silvermont only).
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.
		15		<b>CFG Lock (R/WO)</b> When set, lock bits 15:0 of this register until next reset.
		63:16		Reserved.
11EH	281	MSR_BBL_CR_CTL3	Module	
		0		<b>L2 Hardware Enabled (RO)</b> 1 = If the L2 is hardware-enabled 0 = Indicates if the L2 is hardware-disabled
		7:1		Reserved.
		8		<b>L2 Enabled. (R/W)</b> 1 = L2 cache has been initialized 0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
		22:9		Reserved.
		23		<b>L2 Not Present (RO)</b> 0 = L2 Present 1 = L2 Not Present
		63:24		Reserved.
1A0H	416	IA32_MISC_ENABLE		<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0	Core	<b>Fast-Strings Enable</b> See Table 2-2.
		2:1		Reserved.
		3	Module	<b>Automatic Thermal Control Circuit Enable (R/W)</b> See Table 2-2. Default value is 0.
		6:4		Reserved.

Table 2-7. MSRs Common to the Silvermont and Airmont Microarchitectures

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		7	Core	<b>Performance Monitoring Available (R)</b> See Table 2-2.
		10:8		Reserved.
		11	Core	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
		12	Core	<b>Processor Event Based Sampling Unavailable (RO)</b> See Table 2-2.
		15:13		Reserved.
		16	Module	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> See Table 2-2.
		18	Core	<b>ENABLE MONITOR FSM (R/W)</b> See Table 2-2.
		21:19		Reserved.
		22	Core	<b>Limit CPUID Maxval (R/W)</b> See Table 2-2.
		23	Module	<b>xTPR Message Disable (R/W)</b> See Table 2-2.
		33:24		Reserved.
		34	Core	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		37:35		Reserved.
		38	Module	<b>Turbo Mode Disable (R/W)</b> When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. <b>Note:</b> the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available.
		63:39		Reserved.
1C8H	456	MSR_LBR_SELECT	Core	<b>Last Branch Record Filtering Select Register (R/W)</b> See Section 17.8.2, "Filtering of Last Branch Records."
		0		<b>CPL_EQ_0</b>
		1		<b>CPL_NEQ_0</b>
		2		<b>JCC</b>
		3		<b>NEAR_REL_CALL</b>
		4		<b>NEAR_IND_CALL</b>
		5		<b>NEAR_RET</b>

**Table 2-7. MSRs Common to the Silvermont and Airmont Microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		6		<b>NEAR_IND_JMP</b>
		7		<b>NEAR_REL_JMP</b>
		8		<b>FAR_BRANCH</b>
		63:9		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Core	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-2) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP.
38EH	910	IA32_PERF_GLOBAL_STATUS	Core	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	IA32_PERF_GLOBAL_OVF_CTRL	Core	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
3F1H	1009	MSR_PEBS_ENABLE	Core	See Table 2-2. See Section 18.4.4, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS for precise event on IA32_PMC0. (R/W)
3FAH	1018	MSR_PKG_C6_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C6 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C6 states. Counts at the TSC Frequency.
664H	1636	MSR_MC6_RESIDENCY_COUNTER	Module	<b>Module C6 Residency Counter (R/O)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.

### 2.4.1 MSRs with Model-Specific Behavior in the Silvermont Microarchitecture

Table 2-8 lists model-specific registers (MSRs) that are specific to Intel® Atom™ processor E3000 Series (CPUID signature with DisplayFamily\_DisplayModel of 06\_37H) and Intel Atom processors (CPUID signatures with DisplayFamily\_DisplayModel of 06\_4AH, 06\_5AH, 06\_5DH).

**Table 2-8. Specific MSRs Supported by Intel® Atom™ Processors with CPUID Signatures 06\_37H, 06\_4AH, 06\_5AH, 06\_5DH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b> See Section 14.9.1, "RAPL Interfaces."

**Table 2-8. Specific MSRs Supported by Intel® Atom™ Processors with CPUID Signatures 06\_37H, 06\_4AH, 06\_5AH, 06\_5DH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		3:0		Power Units. Power related information (in milliwatts) is based on the multiplier, $2^{\text{PU}}$ ; where PU is an unsigned integer represented by bits 3:0. Default value is 0101b, indicating power unit is in 32 milliwatts increment.
		7:4		Reserved
		12:8		Energy Status Units. Energy related information (in microjoules) is based on the multiplier, $2^{\text{ESU}}$ ; where ESU is an unsigned integer represented by bits 12:8. Default value is 00101b, indicating energy unit is in 32 microjoules increment.
		15:13		Reserved
		19:16		Time Unit. The value is 0000b, indicating time unit is in one second.
		63:20		Reserved
610H	1552	MSR_PKG_POWER_LIMIT	Package	<b>PKG RAPL Power Limit Control (R/W)</b>
		14:0		Package Power Limit #1. (R/W) See Section 14.9.3, "Package RAPL Domain." and MSR_RAPL_POWER_UNIT in Table 2-8.
		15		Enable Power Limit #1. (R/W) See Section 14.9.3, "Package RAPL Domain."
		16		Package Clamping Limitation #1. (R/W) See Section 14.9.3, "Package RAPL Domain."
		23:17		Time Window for Power Limit #1. (R/W) in unit of second. If 0 is specified in bits [23:17], defaults to 1 second window.
		63:24		Reserved
611H	1553	MSR_PKG_ENERGY_STATUS	Package	<b>PKG Energy Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain." and MSR_RAPL_POWER_UNIT in Table 2-8
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains." and MSR_RAPL_POWER_UNIT in Table 2-8

Table 2-9 lists model-specific registers (MSRs) that are specific to Intel® Atom™ processor E3000 Series (CPUID signature with DisplayFamily\_DisplayModel of 06\_37H).

**Table 2-9. Specific MSRs Supported by Intel® Atom™ Processor E3000 Series with CPUID Signature 06\_37H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
668H	1640	MSR_CC6_DEMOTION_POLICY_CONFIG	Package	<b>Core C6 demotion policy config MSR</b>
		63:0		Controls per-core C6 demotion policy. Writing a value of 0 disables core level HW demotion policy.
669H	1641	MSR_MC6_DEMOTION_POLICY_CONFIG	Package	<b>Module C6 demotion policy config MSR</b>
		63:0		Controls module (i.e. two cores sharing the second-level cache) C6 demotion policy. Writing a value of 0 disables module level HW demotion policy.
664H	1636	MSR_MC6_RESIDENCY_COUNTER	Module	<b>Module C6 Residency Counter (R/O)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.

Table 2-10 lists model-specific registers (MSRs) that are specific to Intel® Atom™ processor C2000 Series (CPUID signature with DisplayFamily\_DisplayModel of 06\_4DH).

**Table 2-10. Specific MSRs Supported by Intel® Atom™ Processor C2000 Series with CPUID Signature 06\_4DH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1A4H	420	MSR_MISC_FEATURE_CONTROL		<b>Miscellaneous Feature Control (R/W)</b>
		0	Core	<b>L2 Hardware Prefetcher Disable (R/W)</b> If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
		1		<b>Reserved</b>
		2	Core	<b>DCU Hardware Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.
		63:3		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode (RW)</b>
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.



Table 2-10. Specific MSRs Supported by Intel® Atom™ Processor C2000 Series (Contd.)with CPUID Signature

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		39:32	Package	<b>Maximum Ratio Limit for 5C</b> Maximum turbo ratio limit of 5 core active.
		47:40	Package	<b>Maximum Ratio Limit for 6C</b> Maximum turbo ratio limit of 6 core active.
		55:48	Package	<b>Maximum Ratio Limit for 7C</b> Maximum turbo ratio limit of 7 core active.
		63:56	Package	<b>Maximum Ratio Limit for 8C</b> Maximum turbo ratio limit of 8 core active.
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b> See Section 14.9.1, "RAPL Interfaces."
		3:0		Power Units. Power related information (in milliWatts) is based on the multiplier, $2^{\text{PU}}$ ; where PU is an unsigned integer represented by bits 3:0. Default value is 0101b, indicating power unit is in 32 milliWatts increment.
		7:4		Reserved
		12:8		Energy Status Units. Energy related information (in microjoules) is based on the multiplier, $2^{\text{ESU}}$ ; where ESU is an unsigned integer represented by bits 12:8. Default value is 00101b, indicating energy unit is in 32 microjoules increment.
		15:13		Reserved
		19:16		Time Unit. The value is 0000b, indicating time unit is in one second.
		63:20		Reserved
		610H	1552	MSR_PKG_POWER_LIMIT
66EH	1646	MSR_PKG_POWER_INFO	Package	<b>PKG RAPL Parameter (R/O)</b>
		14:0		Thermal Spec Power. (R/O) The unsigned integer value is the equivalent of thermal specification power of the package domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT
		63:15		Reserved

## 2.4.2 MSRs In Intel Atom Processors Based on Airmont Microarchitecture

Intel Atom processor X7-Z8000 and X5-Z8000 series are based on the Airmont microarchitecture. These processors support MSRs listed in Table 2-6, Table 2-7, Table 2-8, and Table 2-11. These processors have a CPUID signature with DisplayFamily\_DisplayModel including 06\_4CH; see Table 2-1.

**Table 2-11. MSRs in Intel Atom Processors Based on the Airmont Microarchitecture**

Address		Register Name	Scope	Bit Description
Hex	Dec			
CDH	205	MSR_FSB_FREQ	Module	<b>Scaleable Bus Speed(R0)</b> This field indicates the intended scaleable bus clock speed for processors based on Airmont microarchitecture:
		3:0		<ul style="list-style-type: none"> <li>▪ 0000B: 083.3 MHz</li> <li>▪ 0001B: 100.0 MHz</li> <li>▪ 0010B: 133.3 MHz</li> <li>▪ 0011B: 116.7 MHz</li> <li>▪ 0100B: 080.0 MHz</li> <li>▪ 0101B: 093.3 MHz</li> <li>▪ 0110B: 090.0 MHz</li> <li>▪ 0111B: 088.9 MHz</li> <li>▪ 1000B: 087.5 MHz</li> </ul>
		63:5		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Module	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: No limit 001b: C1 010b: C2 110b: C6 111b: C7
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.
		15		<b>CFG Lock (R/W0)</b> When set, lock bits 15:0 of this register until next reset.
		63:16		Reserved.
E4H	228	MSR_PMG_IO_CAPTURE_BASE	Module	<b>Power Management IO Redirection in C-state (R/W)</b> See <a href="http://biosbits.org">http://biosbits.org</a> .
		15:0		<b>LVL_2 Base Address (R/W)</b> Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.

Table 2-11. MSRs in Intel Atom Processors Based on the Airmont Microarchitecture (Contd.)

Address		Register Name	Scope	Bit Description
Hex	Dec			
		18:16		<b>C-state Range (R/W)</b> Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]: 000b - C3 is the max C-State to include 001b - Deep Power Down Technology is the max C-State 010b - C7 is the max C-State to include
		63:19		Reserved.
638H	1592	MSR_PP0_POWER_LIMIT	Package	<b>PP0 RAPL Power Limit Control (R/W)</b>
		14:0		PP0 Power Limit #1. (R/W) See Section 14.9.4, "PP0/PP1 RAPL Domains." and MSR_RAPL_POWER_UNIT in Table 2-8.
		15		Enable Power Limit #1. (R/W) See Section 14.9.4, "PP0/PP1 RAPL Domains."
		16		Reserved
		23:17		Time Window for Power Limit #1. (R/W) Specifies the time duration over which the average power must remain below PPO_POWER_LIMIT #1(14:0). Supported Encodings: 0x0: 1 second time duration. 0x1: 5 second time duration (Default). 0x2: 10 second time duration. 0x3: 15 second time duration. 0x4: 20 second time duration. 0x5: 25 second time duration. 0x6: 30 second time duration. 0x7: 35 second time duration. 0x8: 40 second time duration. 0x9: 45 second time duration. 0xA: 50 second time duration. 0xB-0x7F - reserved.
		63:24		Reserved

## 2.5 MSRS IN NEXT GENERATION INTEL ATOM PROCESSORS

Next Generation Intel Atom processors are based on the Goldmont microarchitecture. These processors support MSRs listed in Table 2-6 and Table 2-12. These processors have a CPUID signature with DisplayFamily\_DisplayModel including 06\_5CH; see Table 2-1.

In the Goldmont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a pair of processor cores in the physical package. "Package" means all processor cores in the physical package share the same MSR or bit interface.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture**

Address		Register Name	Scope	Bit Description
Hex	Dec			
17H	23	MSR_PLATFORM_ID	Module	<b>Model Specific Platform ID (R)</b>
		49:0		Reserved.
		52:50		See Table 2-2.
		63:33		Reserved.
3AH	58	IA32_FEATURE_CONTROL	Core	<b>Control Features in Intel 64Processor (R/W)</b> See Table 2-2.
		0		<b>Lock (R/WL)</b>
		1		<b>Enable VMX inside SMX operation (R/WL)</b>
		2		<b>Enable VMX outside SMX operation (R/WL)</b>
		14:8		<b>SENTER local functions enables (R/WL)</b>
		15		<b>SENTER global functions enable (R/WL)</b>
		18		<b>SGX global functions enable (R/WL)</b>
		63:19		Reserved.
3BH	59	IA32_TSC_ADJUST	Core	<b>Per-Core TSC ADJUST (R/W)</b> See Table 2-2.
C3H	195	IA32_PMC2	Core	<b>Performance Counter Register</b> See Table 2-2.
C4H	196	IA32_PMC3	Core	<b>Performance Counter Register</b> See Table 2-2.
CEH	206	MSR_PLATFORM_INFO	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the maximum frequency that does not require turbo. Frequency = ratio * 100 MHz.
		27:16		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		30	Package	<b>Programmable TJ OFFSET (R/O)</b> When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify an temperature offset.
		39:31		Reserved.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 100MHz.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .
		3:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 0000b: No limit 0001b: C1 0010b: C3 0011b: C6 0100b: C7 0101b: C7S 0110b: C8 0111b: C9 1000b: C10
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.
		15		<b>CFG Lock (R/WO)</b> When set, lock bits 15:0 of this register until next reset.
		63:16		Reserved.
17DH	381	MSR_SMM_MCA_CAP	Core	<b>Enhanced SMM Capabilities (SMM-RO)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		<b>Reserved</b>
		58		<b>SMM_Code_Access_Chk (SMM-RO)</b> If set to 1 indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.
		59		<b>Long_Flow_Indication (SMM-RO)</b> If set to 1 indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported.
		63:60		Reserved
188H	392	IA32_PERFEVTSEL2	Core	See Table 2-2.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
189H	393	IA32_PERFEVTSEL3	Core	See Table 2-2.
1A0H	416	IA32_MISC_ENABLE		<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0	Core	<b>Fast-Strings Enable</b> See Table 2-2.
		2:1		Reserved.
		3	Package	<b>Automatic Thermal Control Circuit Enable (R/W)</b> See Table 2-2. Default value is 1.
		6:4		Reserved.
		7	Core	<b>Performance Monitoring Available (R)</b> See Table 2-2.
		10:8		Reserved.
		11	Core	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
		12	Core	<b>Processor Event Based Sampling Unavailable (RO)</b> See Table 2-2.
		15:13		Reserved.
		16	Package	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> See Table 2-2.
		18	Core	<b>ENABLE MONITOR FSM (R/W)</b> See Table 2-2.
		21:19		Reserved.
		22	Core	<b>Limit CPUID Maxval (R/W)</b> See Table 2-2.
		23	Package	<b>xTPR Message Disable (R/W)</b> See Table 2-2.
		33:24		Reserved.
		34	Core	<b>XD Bit Disable (R/W)</b> See Table 2-2.
37:35		Reserved.		
38	Package	<b>Turbo Mode Disable (R/W)</b> When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. <b>Note:</b> the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available.		
63:39		Reserved.		

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
1A4H	420	MSR_MISC_FEATURE_CONTROL		<b>Miscellaneous Feature Control (R/W)</b>
		0	Core	<b>L2 Hardware Prefetcher Disable (R/W)</b> If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
		1		<b>Reserved</b>
		2	Core	<b>DCU Hardware Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.
		63:3		Reserved.
1AAH	426	MSR_MISC_PWR_MGMT	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		0		<b>EIST Hardware Coordination Disable (R/W)</b> When 0, enables hardware coordination of Enhanced Intel Speedstep Technology request from processor cores; When 1, disables hardware coordination of Enhanced Intel Speedstep Technology requests.
		21:1		Reserved.
		22		<b>Thermal Interrupt Coordination Enable (R/W)</b> If set, then thermal interrupt on one core is routed to all cores.
		63:23		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode by Core Groups (RW)</b> <b>Specifies Maximum Ratio Limit for each Core Group. Max ratio for groups with more cores must decrease monotonically.</b> <b>For groups with less than 4 cores, the max ratio must be 32 or less. For groups with 4-5 cores, the max ratio must be 22 or less. For groups with more than 5 cores, the max ratio must be 16 or less.</b>
		7:0	Package	<b>Maximum Ratio Limit for Active cores in Group 0</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 0 threshold.
		15:8	Package	<b>Maximum Ratio Limit for Active cores in Group 1</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 1 threshold and greater than Group 0 threshold.
		23:16	Package	<b>Maximum Ratio Limit for Active cores in Group 2</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 2 threshold and greater than Group 1 threshold.
		31:24	Package	<b>Maximum Ratio Limit for Active cores in Group 3</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 3 threshold and greater than Group 2 threshold.
		39:32	Package	<b>Maximum Ratio Limit for Active cores in Group 4</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 4 threshold and greater than Group 3 threshold.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		47:40	Package	<b>Maximum Ratio Limit for Active cores in Group 5</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 5 threshold and greater than Group 4 threshold.
		55:48	Package	<b>Maximum Ratio Limit for Active cores in Group 6</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 6 threshold and greater than Group 5 threshold.
		63:56	Package	<b>Maximum Ratio Limit for Active cores in Group 7</b> Maximum turbo ratio limit when number of active cores is less or equal to Group 7 threshold and greater than Group 6 threshold.
1AEH	430	MSR_TURBO_GROUP_CORE CNT	Package	<b>Group Size of Active Cores for Turbo Mode Operation (RW)</b> <b>Writes of 0 threshold is ignored</b>
		7:0	Package	<b>Group 0 Core Count Threshold</b> Maximum number of active cores to operate under Group 0 Max Turbo Ratio limit.
		15:8	Package	<b>Group 1 Core Count Threshold</b> Maximum number of active cores to operate under Group 1 Max Turbo Ratio limit. Must be greater than Group 0 Core Count.
		23:16	Package	<b>Group 2 Core Count Threshold</b> Maximum number of active cores to operate under Group 2 Max Turbo Ratio limit. Must be greater than Group 1 Core Count.
		31:24	Package	<b>Group 3 Core Count Threshold</b> Maximum number of active cores to operate under Group 3 Max Turbo Ratio limit. Must be greater than Group 2 Core Count.
		39:32	Package	<b>Group 4 Core Count Threshold</b> Maximum number of active cores to operate under Group 4 Max Turbo Ratio limit. Must be greater than Group 3 Core Count.
		47:40	Package	<b>Group 5 Core Count Threshold</b> Maximum number of active cores to operate under Group 5 Max Turbo Ratio limit. Must be greater than Group 4 Core Count.
		55:48	Package	<b>Group 6 Core Count Threshold</b> Maximum number of active cores to operate under Group 6 Max Turbo Ratio limit. Must be greater than Group 5 Core Count.
		63:56	Package	<b>Group 7 Core Count Threshold</b> Maximum number of active cores to operate under Group 7 Max Turbo Ratio limit. Must be greater than Group 6 Core Count and not less than the total number of processor cores in the package. E.g. specify 255.
1C8H	456	MSR_LBR_SELECT	Core	<b>Last Branch Record Filtering Select Register (R/W)</b> See Section 17.8.2, "Filtering of Last Branch Records."
		0		<b>CPL_EQ_0</b>
		1		<b>CPL_NEQ_0</b>
		2		<b>JCC</b>
		3		<b>NEAR_REL_CALL</b>



**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		4		<b>NEAR_IND_CALL</b>
		5		<b>NEAR_RET</b>
		6		<b>NEAR_IND_JMP</b>
		7		<b>NEAR_REL_JMP</b>
		8		<b>FAR_BRANCH</b>
		9		<b>EN_CALL_STACK</b>
		63:10		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Core	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-4) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP.
1FCH	508	MSR_POWER_CTL	Core	Power Control Register. See <a href="http://biosbits.org">http://biosbits.org</a> .
		0		Reserved.
		1	Package	<b>C1E Enable (R/W)</b> When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).
		63:2		Reserved.
210H	528	IA32_MTRR_PHYSBASE8	Core	See Table 2-2.
211H	529	IA32_MTRR_PHYSMASK8	Core	See Table 2-2.
212H	530	IA32_MTRR_PHYSBASE9	Core	See Table 2-2.
213H	531	IA32_MTRR_PHYSMASK9	Core	See Table 2-2.
280H	640	IA32_MC0_CTL2	Module	See Table 2-2.
281H	641	IA32_MC1_CTL2	Module	See Table 2-2.
282H	642	IA32_MC2_CTL2	Core	See Table 2-2.
283H	643	IA32_MC3_CTL2	Module	See Table 2-2.
284H	644	IA32_MC4_CTL2	Package	See Table 2-2.
285H	645	IA32_MC5_CTL2	Package	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
300H	768	MSR_SGXOWNEREPOCH0	Package	<b>Lower 64 Bit CR_SGXOWNEREPOCH.</b> Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.
		63:0		Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.
301H	769	MSR_SGXOWNEREPOCH1	Package	<b>Upper 64 Bit CR_SGXOWNEREPOCH.</b> Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.
		63:0		Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.
38EH	910	IA32_PERF_GLOBAL_STATUS	Core	See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring Version 4."

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		0		Ovf_PMC0
		1		Ovf_PMC1
		2		Ovf_PMC2
		3		Ovf_PMC3
		31:4		Reserved.
		32		Ovf_FixedCtr0
		33		Ovf_FixedCtr1
		34		Ovf_FixedCtr2
		54:35		Reserved.
		55		Trace_ToPA_PMI.
		57:56		Reserved.
		58		LBR_Frz.
		59		CTR_Frz.
		60		ASCI.
		61		Ovf_Uncore
		62		Ovf_BufDSSAVE
63		CondChgd		
390H	912	IA32_PERF_GLOBAL_STAT_US_RESET	Core	See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring Version 4."
		0		Set 1 to clear Ovf_PMC0
		1		Set 1 to clear Ovf_PMC1
		2		Set 1 to clear Ovf_PMC2
		3		Set 1 to clear Ovf_PMC3
		31:4		Reserved.
		32		Set 1 to clear Ovf_FixedCtr0
		33		Set 1 to clear Ovf_FixedCtr1
		34		Set 1 to clear Ovf_FixedCtr2
		54:35		Reserved.
		55		Set 1 to clear Trace_ToPA_PMI.
		57:56		Reserved.
		58		Set 1 to clear LBR_Frz.
		59		Set 1 to clear CTR_Frz.
		60		Set 1 to clear ASCI.
		61		Set 1 to clear Ovf_Uncore
62		Set 1 to clear Ovf_BufDSSAVE		
63		Set 1 to clear CondChgd		
391H	913	IA32_PERF_GLOBAL_STAT_US_SET	Core	See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring Version 4."

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		0		Set 1 to cause Ovf_PMC0 = 1
		1		Set 1 to cause Ovf_PMC1 = 1
		2		Set 1 to cause Ovf_PMC2 = 1
		3		Set 1 to cause Ovf_PMC3 = 1
		31:4		Reserved.
		32		Set 1 to cause Ovf_FixedCtr0 = 1
		33		Set 1 to cause Ovf_FixedCtr1 = 1
		34		Set 1 to cause Ovf_FixedCtr2 = 1
		54:35		Reserved.
		55		Set 1 to cause Trace_ToPA_PMI = 1
		57:56		Reserved.
		58		Set 1 to cause LBR_Frz = 1
		59		Set 1 to cause CTR_Frz = 1
		60		Set 1 to cause ASCI = 1
		61		Set 1 to cause Ovf_Uncore
		62		Set 1 to cause Ovf_BufDSSAVE
		63		Reserved.
392H	914	IA32_PERF_GLOBAL_INUSE		See Table 2-2.
3F1H	1009	MSR_PEBS_ENABLE	Core	See Table 2-2. See Section 18.4.4, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC0. (R/W)
3F8H	1016	MSR_PKG_C3_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C3 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.
3F9H	1017	MSR_PKG_C6_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C6 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.
3FCH	1020	MSR_CORE_C3_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C3 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
406H	1030	IA32_MC1_ADDR	Module	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
419H	1049	IA32_MC6_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
41AH	1050	IA32_MC6_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
4C3H	1219	IA32_A_PMC2	Core	See Table 2-2.
4C4H	1220	IA32_A_PMC3	Core	See Table 2-2.
4E0H	1248	MSR_SMM_FEATURE_CTRL	Package	<b>Enhanced SMM Feature Control (SMM-RW)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		0		<b>Lock (SMM-RWO)</b> When set to '1' locks this register from further changes
		1		Reserved
		2		<b>SMM_Code_Chk_En (SMM-RW)</b> This control bit is available only if MSR_SMM_MCA_CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR. When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.
	63:3		Reserved	
4E2H	1250	MSR_SMM_DELAYED	Package	<b>SMM Delayed (SMM-RO)</b> Reports the interruptible state of all logical processors in the package. Available only while in SMM and MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.
		N-1:0		<b>LOG_PROC_STATE (SMM-RO)</b> Each bit represents a processor core of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle. The bit is automatically cleared at the end of each long event. The reset value of this field is 0. Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.
		63:N		Reserved
4E3H	1251	MSR_SMM_BLOCKED	Package	<b>SMM Blocked (SMM-RO)</b> Reports the blocked state of all logical processors in the package. Available only while in SMM.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		N-1:0		<b>LOG_PROC_STATE (SMM-RO)</b> Each bit represents a processor core of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep. The reset value of this field is OFFFH. Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.
		63:N		Reserved
500H	1280	IA32_SGX_SVN_STATUS	Core	<b>Status and SVN Threshold of SGX Support for ACM (RO).</b>
		0		<b>Lock.</b> See Section 41.11.3, "Interactions with Authenticated Code Modules (ACMs)"
		15:1		Reserved.
		23:16		<b>SGX_SVN_SINIT.</b> See Section 41.11.3, "Interactions with Authenticated Code Modules (ACMs)"
		63:24		Reserved.
560H	1376	IA32_RTIT_OUTPUT_BASE	Core	<b>Trace Output Base Register (R/W).</b> See Table 2-2.
561H	1377	IA32_RTIT_OUTPUT_MASK_PTRS	Core	<b>Trace Output Mask Pointers Register (R/W).</b> See Table 2-2.
570H	1392	IA32_RTIT_CTL	Core	<b>Trace Control Register (R/W)</b>
		0		<b>TraceEn</b>
		1		<b>CYCEn</b>
		2		<b>OS</b>
		3		<b>User</b>
		6:4		Reserved, MBZ
		7		<b>CR3 filter</b>
		8		<b>ToPA; writing 0 will #GP if also setting TraceEn</b>
		9		<b>MTCEn</b>
		10		<b>TSCEn</b>
		11		<b>DisRETC</b>
		12		Reserved, MBZ
		13		<b>BranchEn</b>
		17:14		<b>MTCFreq</b>
		18		Reserved, MBZ
		22:19		<b>CYCThresh</b>
		23		Reserved, MBZ
		27:24		<b>PSBFreq</b>
		31:28		Reserved, MBZ
		35:32		<b>ADDR0_CFG</b>
39:36		<b>ADDR1_CFG</b>		
63:40		Reserved, MBZ.		

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
571H	1393	IA32_RTIT_STATUS	Core	<b>Tracing Status Register (R/W)</b>
		0		<b>FilterEn</b> , writes ignored.
		1		<b>ContexEn</b> , writes ignored.
		2		<b>TriggerEn</b> , writes ignored.
		3		Reserved
		4		<b>Error (R/W)</b>
		5		<b>Stopped</b>
		31:6		Reserved. MBZ
		48:32		<b>PacketByteCnt</b>
63:49		Reserved, MBZ.		
572H	1394	IA32_RTIT_CR3_MATCH	Core	<b>Trace Filter CR3 Match Register (R/W)</b>
		4:0		Reserved
		63:5		CR3[63:5] value to match
580H	1408	IA32_RTIT_ADDRO_A	Core	<b>Region 0 Start Address (R/W)</b>
		63:0		See Table 2-2.
581H	1409	IA32_RTIT_ADDRO_B	Core	<b>Region 0 End Address (R/W)</b>
		63:0		See Table 2-2.
582H	1410	IA32_RTIT_ADDR1_A	Core	<b>Region 1 Start Address (R/W)</b>
		63:0		See Table 2-2.
583H	1411	IA32_RTIT_ADDR1_B	Core	<b>Region 1 End Address (R/W)</b>
		63:0		See Table 2-2.
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b> See Section 14.9.1, "RAPL Interfaces."
		3:0		Power Units. Power related information (in Watts) is in unit of, $1W/2^{PU}$ ; where PU is an unsigned integer represented by bits 3:0. Default value is 1000b, indicating power unit is in 3.9 milliWatts increment.
		7:4		Reserved
		12:8		Energy Status Units. Energy related information (in Joules) is in unit of, $1Joule/(2^{ESU})$ ; where ESU is an unsigned integer represented by bits 12:8. Default value is 01110b, indicating energy unit is in 61 microJoules.
		15:13		Reserved
		19:16		Time Unit. Time related information (in seconds) is in unit of, $1S/2^{TU}$ ; where TU is an unsigned integer represented by bits 19:16. Default value is 1010b, indicating power unit is in 0.977 millisecond.
		63:20		Reserved

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
60AH	1546	MSR_PKGC3_IRTL	Package	<b>Package C3 Interrupt Response Limit (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C3 state.
		12:10		<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-18 for supported time unit encodings.
		14:13		Reserved.
		15		<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
		63:16		Reserved.
60BH	1547	MSR_PKGC_IRTL1	Package	<b>Package C6/C7S Interrupt Response Limit 1 (R/W)</b> This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7S state. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C6 or C7S state.
		12:10		<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-18 for supported time unit encodings
		14:13		Reserved.
		15		<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
		63:16		Reserved.
60CH	1548	MSR_PKGC_IRTL2	Package	<b>Package C7 Interrupt Response Limit 2 (R/W)</b> This MSR defines the interrupt response time limit used by the processor to manage transition to package C7 state. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C7 state.
		12:10		<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-18 for supported time unit encodings

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		14:13		Reserved.
		15		<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
		63:16		Reserved.
60DH	1549	MSR_PKG_C2_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		<b>Package C2 Residency Counter. (R/O)</b> Value since last reset that this package is in processor-specific C2 states. Count at the same frequency as the TSC.
610H	1552	MSR_PKG_POWER_LIMIT	Package	<b>PKG RAPL Power Limit Control (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
611H	1553	MSR_PKG_ENERGY_STATUS	Package	<b>PKG Energy Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain."
613H	1555	MSR_PKG_PERF_STATUS	Package	<b>PKG Perf Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain."
614H	1556	MSR_PKG_POWER_INFO	Package	<b>PKG RAPL Parameters (R/W)</b>
		14:0		<b>Thermal Spec Power (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
		15		Reserved.
		30:16		<b>Minimum Power (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
		31		Reserved.
		46:32		<b>Maximum Power (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
		47		Reserved.
		54:48		<b>Maximum Time Window (R/W)</b> Specified by $2^Y * (1.0 + Z/4.0) * \text{Time\_Unit}$ , where "Y" is the unsigned integer value represented by bits 52:48, "Z" is an unsigned integer represented by bits 54:53. "Time_Unit" is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT
		63:55		Reserved.
618H	1560	MSR_DRAM_POWER_LIMIT	Package	<b>DRAM RAPL Power Limit Control (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	<b>DRAM RAPL Parameters (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."



**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
632H	1586	MSR_PKG_C10_RESIDENCY	Package	Note: C-state values are processor specific C-state code names,
		63:0		<b>Package C10 Residency Counter. (R/O)</b> Value since last reset that the entire SOC is in an S0i3 state. Count at the same frequency as the TSC.
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
641H	1601	MSR_PP1_ENERGY_STATUS	Package	<b>PP1 Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
64CH	1612	MSR_TURBO_ACTIVATION_RATIO	Package	<b>ConfigTDP Control (R/W)</b>
		7:0		<b>MAX_NON_TURBO_RATIO (Rw/L)</b> System BIOS can program this field.
		30:8		Reserved.
		31		<b>TURBO_ACTIVATION_RATIO_Lock (Rw/L)</b> When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
64FH	1615	MSR_CORE_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency)</b>
		0		<b>PROCHOT Status (R0)</b> When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.
		2		<b>Package-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL1.
		3		<b>Package-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL2.
		8:4		Reserved.
		9		<b>Core Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to domain-level power limiting.
		10		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		11		<b>Max Turbo Limit Status (R0)</b> When set, frequency is reduced below the operating system request due to multi-core turbo limits.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		12		<b>Electrical Design Point Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		13		<b>Turbo Transition Attenuation Status (R0)</b> When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.
		14		<b>Maximum Efficiency Frequency Status (R0)</b> When set, frequency is reduced below the maximum efficiency frequency.
		15		<b>Reserved</b>
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		18		<b>Package-Level PL1 Power Limiting Log</b> When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19		<b>Package-Level PL2 Power Limiting Log</b> When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		24:20		Reserved.
		25		<b>Core Power Limiting Log</b> When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		26		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Max Turbo Limit Log</b> When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		28		<b>Electrical Design Point Log</b> When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		29		<b>Turbo Transition Attenuation Log</b> When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		30		<b>Maximum Efficiency Frequency Log</b> When set, indicates that the Maximum Efficiency Frequency Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:31		Reserved.
680H	1664	MSR_LASTBRANCH_0_FROM_IP	Core	<b>Last Branch Record 0 From IP (R/W)</b> One of 32 pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the <b>source instruction</b> . See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.6 and record format in Section 17.4.8.1</li> </ul>
		0:47		<b>From Linear Address (R/W)</b>
		62:48		Signed extension of bits 47:0.
		63		Mispred
681H	1665	MSR_LASTBRANCH_1_FROM_IP	Core	<b>Last Branch Record 1 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
682H	1666	MSR_LASTBRANCH_2_FROM_IP	Core	<b>Last Branch Record 2 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
683H	1667	MSR_LASTBRANCH_3_FROM_IP	Core	<b>Last Branch Record 3 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
684H	1668	MSR_LASTBRANCH_4_FROM_IP	Core	<b>Last Branch Record 4 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
685H	1669	MSR_LASTBRANCH_5_FROM_IP	Core	<b>Last Branch Record 5 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
686H	1670	MSR_LASTBRANCH_6_FROM_IP	Core	<b>Last Branch Record 6 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
687H	1671	MSR_LASTBRANCH_7_FROM_IP	Core	<b>Last Branch Record 7 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
688H	1672	MSR_LASTBRANCH_8_FROM_IP	Core	<b>Last Branch Record 8 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
689H	1673	MSR_LASTBRANCH_9_FROM_IP	Core	<b>Last Branch Record 9 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68AH	1674	MSR_LASTBRANCH_10_FROM_IP	Core	<b>Last Branch Record 10 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
68BH	1675	MSR_LASTBRANCH_11_FROM_IP	Core	<b>Last Branch Record 11 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68CH	1676	MSR_LASTBRANCH_12_FROM_IP	Core	<b>Last Branch Record 12 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68DH	1677	MSR_LASTBRANCH_13_FROM_IP	Core	<b>Last Branch Record 13 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68EH	1678	MSR_LASTBRANCH_14_FROM_IP	Core	<b>Last Branch Record 14 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68FH	1679	MSR_LASTBRANCH_15_FROM_IP	Core	<b>Last Branch Record 15 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
690H	1680	MSR_LASTBRANCH_16_FROM_IP	Core	<b>Last Branch Record 16 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
691H	1681	MSR_LASTBRANCH_17_FROM_IP	Core	<b>Last Branch Record 17 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
692H	1682	MSR_LASTBRANCH_18_FROM_IP	Core	<b>Last Branch Record 18 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
693H	1683	MSR_LASTBRANCH_19_FROM_IP	Core	<b>Last Branch Record 19 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
694H	1684	MSR_LASTBRANCH_20_FROM_IP	Core	<b>Last Branch Record 20 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
695H	1685	MSR_LASTBRANCH_21_FROM_IP	Core	<b>Last Branch Record 21 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
696H	1686	MSR_LASTBRANCH_22_FROM_IP	Core	<b>Last Branch Record 22 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
697H	1687	MSR_LASTBRANCH_23_FROM_IP	Core	<b>Last Branch Record 23 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
698H	1688	MSR_LASTBRANCH_24_FROM_IP	Core	<b>Last Branch Record 24 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
699H	1689	MSR_LASTBRANCH_25_FROM_IP	Core	<b>Last Branch Record 25 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69AH	1690	MSR_LASTBRANCH_26_FROM_IP	Core	<b>Last Branch Record 26 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69BH	1691	MSR_LASTBRANCH_27_FROM_IP	Core	<b>Last Branch Record 27 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69CH	1692	MSR_LASTBRANCH_28_FROM_IP	Core	<b>Last Branch Record 28 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69DH	1693	MSR_LASTBRANCH_29_FROM_IP	Core	<b>Last Branch Record 29 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69EH	1694	MSR_LASTBRANCH_30_FROM_IP	Core	<b>Last Branch Record 30 From IP (R/w)</b> See description of MSR_LASTBRANCH_0_FROM_IP.

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description	
Hex	Dec				
69FH	1695	MSR_LASTBRANCH_31_FROM_IP	Core	<b>Last Branch Record 31 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.	
6C0H	1728	MSR_LASTBRANCH_0_TO_IP	Core	<b>Last Branch Record 0 To IP (R/W)</b> One of 32 pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the <b>Destination instruction</b> and elapsed cycles from last LBR update. See also: ▪ Section 17.6	
				0:47	<b>Target Linear Address (R/W)</b>
				63:48	Elapsed cycles from last update to the LBR.
6C1H	1729	MSR_LASTBRANCH_1_TO_IP	Core	<b>Last Branch Record 1 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C2H	1730	MSR_LASTBRANCH_2_TO_IP	Core	<b>Last Branch Record 2 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C3H	1731	MSR_LASTBRANCH_3_TO_IP	Core	<b>Last Branch Record 3 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C4H	1732	MSR_LASTBRANCH_4_TO_IP	Core	<b>Last Branch Record 4 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C5H	1733	MSR_LASTBRANCH_5_TO_IP	Core	<b>Last Branch Record 5 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C6H	1734	MSR_LASTBRANCH_6_TO_IP	Core	<b>Last Branch Record 6 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C7H	1735	MSR_LASTBRANCH_7_TO_IP	Core	<b>Last Branch Record 7 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C8H	1736	MSR_LASTBRANCH_8_TO_IP	Core	<b>Last Branch Record 8 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6C9H	1737	MSR_LASTBRANCH_9_TO_IP	Core	<b>Last Branch Record 9 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6CAH	1738	MSR_LASTBRANCH_10_TO_IP	Core	<b>Last Branch Record 10 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6CBH	1739	MSR_LASTBRANCH_11_TO_IP	Core	<b>Last Branch Record 11 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6CCH	1740	MSR_LASTBRANCH_12_TO_IP	Core	<b>Last Branch Record 12 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6CDH	1741	MSR_LASTBRANCH_13_TO_IP	Core	<b>Last Branch Record 13 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6CEH	1742	MSR_LASTBRANCH_14_TO_IP	Core	<b>Last Branch Record 14 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	
6CFH	1743	MSR_LASTBRANCH_15_TO_IP	Core	<b>Last Branch Record 15 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.	

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
6D0H	1744	MSR_LASTBRANCH_16_TO_IP	Core	<b>Last Branch Record 16 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D1H	1745	MSR_LASTBRANCH_17_TO_IP	Core	<b>Last Branch Record 17 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D2H	1746	MSR_LASTBRANCH_18_TO_IP	Core	<b>Last Branch Record 18 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D3H	1747	MSR_LASTBRANCH_19_TO_IP	Core	<b>Last Branch Record 19 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D4H	1748	MSR_LASTBRANCH_20_TO_IP	Core	<b>Last Branch Record 20 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D5H	1749	MSR_LASTBRANCH_21_TO_IP	Core	<b>Last Branch Record 21 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D6H	1750	MSR_LASTBRANCH_22_TO_IP	Core	<b>Last Branch Record 22 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D7H	1751	MSR_LASTBRANCH_23_TO_IP	Core	<b>Last Branch Record 23 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D8H	1752	MSR_LASTBRANCH_24_TO_IP	Core	<b>Last Branch Record 24 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D9H	1753	MSR_LASTBRANCH_25_TO_IP	Core	<b>Last Branch Record 25 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DAH	1754	MSR_LASTBRANCH_26_TO_IP	Core	<b>Last Branch Record 26 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DBH	1755	MSR_LASTBRANCH_27_TO_IP	Core	<b>Last Branch Record 27 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DCH	1756	MSR_LASTBRANCH_28_TO_IP	Core	<b>Last Branch Record 28 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DDH	1757	MSR_LASTBRANCH_29_TO_IP	Core	<b>Last Branch Record 29 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DEH	1758	MSR_LASTBRANCH_30_TO_IP	Core	<b>Last Branch Record 30 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DFH	1759	MSR_LASTBRANCH_31_TO_IP	Core	<b>Last Branch Record 31 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
802H	2050	IA32_X2APIC_APICID	Core	x2APIC ID register (R/O) See x2APIC Specification.
803H	2051	IA32_X2APIC_VERSION	Core	x2APIC Version register (R/O)
808H	2056	IA32_X2APIC_TPR	Core	x2APIC Task Priority register (R/W)
80AH	2058	IA32_X2APIC_PPR	Core	x2APIC Processor Priority register (R/O)
80BH	2059	IA32_X2APIC_EOI	Core	x2APIC EOI register (W/O)
80DH	2061	IA32_X2APIC_LDR	Core	x2APIC Logical Destination register (R/O)
80FH	2063	IA32_X2APIC_SIVR	Core	x2APIC Spurious Interrupt Vector register (R/W)

**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
810H	2064	IA32_X2APIC_ISR0	Core	x2APIC In-Service register bits [31:0] (R/O)
811H	2065	IA32_X2APIC_ISR1	Core	x2APIC In-Service register bits [63:32] (R/O)
812H	2066	IA32_X2APIC_ISR2	Core	x2APIC In-Service register bits [95:64] (R/O)
813H	2067	IA32_X2APIC_ISR3	Core	x2APIC In-Service register bits [127:96] (R/O)
814H	2068	IA32_X2APIC_ISR4	Core	x2APIC In-Service register bits [159:128] (R/O)
815H	2069	IA32_X2APIC_ISR5	Core	x2APIC In-Service register bits [191:160] (R/O)
816H	2070	IA32_X2APIC_ISR6	Core	x2APIC In-Service register bits [223:192] (R/O)
817H	2071	IA32_X2APIC_ISR7	Core	x2APIC In-Service register bits [255:224] (R/O)
818H	2072	IA32_X2APIC_TMR0	Core	x2APIC Trigger Mode register bits [31:0] (R/O)
819H	2073	IA32_X2APIC_TMR1	Core	x2APIC Trigger Mode register bits [63:32] (R/O)
81AH	2074	IA32_X2APIC_TMR2	Core	x2APIC Trigger Mode register bits [95:64] (R/O)
81BH	2075	IA32_X2APIC_TMR3	Core	x2APIC Trigger Mode register bits [127:96] (R/O)
81CH	2076	IA32_X2APIC_TMR4	Core	x2APIC Trigger Mode register bits [159:128] (R/O)
81DH	2077	IA32_X2APIC_TMR5	Core	x2APIC Trigger Mode register bits [191:160] (R/O)
81EH	2078	IA32_X2APIC_TMR6	Core	x2APIC Trigger Mode register bits [223:192] (R/O)
81FH	2079	IA32_X2APIC_TMR7	Core	x2APIC Trigger Mode register bits [255:224] (R/O)
820H	2080	IA32_X2APIC_IRR0	Core	x2APIC Interrupt Request register bits [31:0] (R/O)
821H	2081	IA32_X2APIC_IRR1	Core	x2APIC Interrupt Request register bits [63:32] (R/O)
822H	2082	IA32_X2APIC_IRR2	Core	x2APIC Interrupt Request register bits [95:64] (R/O)
823H	2083	IA32_X2APIC_IRR3	Core	x2APIC Interrupt Request register bits [127:96] (R/O)
824H	2084	IA32_X2APIC_IRR4	Core	x2APIC Interrupt Request register bits [159:128] (R/O)
825H	2085	IA32_X2APIC_IRR5	Core	x2APIC Interrupt Request register bits [191:160] (R/O)
826H	2086	IA32_X2APIC_IRR6	Core	x2APIC Interrupt Request register bits [223:192] (R/O)
827H	2087	IA32_X2APIC_IRR7	Core	x2APIC Interrupt Request register bits [255:224] (R/O)
828H	2088	IA32_X2APIC_ESR	Core	x2APIC Error Status register (R/W)
82FH	2095	IA32_X2APIC_LVT_CMCI	Core	x2APIC LVT Corrected Machine Check Interrupt register (R/W)
830H	2096	IA32_X2APIC_ICR	Core	x2APIC Interrupt Command register (R/W)
832H	2098	IA32_X2APIC_LVT_TIMER	Core	x2APIC LVT Timer Interrupt register (R/W)
833H	2099	IA32_X2APIC_LVT_THERMAL	Core	x2APIC LVT Thermal Sensor Interrupt register (R/W)
834H	2100	IA32_X2APIC_LVT_PMI	Core	x2APIC LVT Performance Monitor register (R/W)
835H	2101	IA32_X2APIC_LVT_LINT0	Core	x2APIC LVT LINT0 register (R/W)
836H	2102	IA32_X2APIC_LVT_LINT1	Core	x2APIC LVT LINT1 register (R/W)
837H	2103	IA32_X2APIC_LVT_ERROR	Core	x2APIC LVT Error register (R/W)
838H	2104	IA32_X2APIC_INIT_COUNT	Core	x2APIC Initial Count register (R/W)
839H	2105	IA32_X2APIC_CUR_COUNT	Core	x2APIC Current Count register (R/O)
83EH	2110	IA32_X2APIC_DIV_CONF	Core	x2APIC Divide Configuration register (R/W)
83FH	2111	IA32_X2APIC_SELF_IPI	Core	x2APIC Self IPI register (W/O)



**Table 2-12. MSRs in Next Generation Intel Atom Processors Based on the Goldmont Microarchitecture (Contd.)**

Address		Register Name	Scope	Bit Description
Hex	Dec			
C8FH	3215	IA32_PQR_ASSOC	Core	<b>Resource Association Register (R/W)</b>
		31:0		<b>Reserved</b>
		33:32		<b>COS (R/W).</b>
		63:34		<b>Reserved</b>
D10H	3344	IA32_L2_QOS_MASK_0	Module	<b>L2 Class Of Service Mask - COS 0 (R/W)</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=0
		0:7		<b>CBM: Bit vector of available L2 ways for COS 0 enforcement</b>
		63:8		<b>Reserved</b>
D11H	3345	IA32_L2_QOS_MASK_1	Module	<b>L2 Class Of Service Mask - COS 1 (R/W)</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=1
		0:7		<b>CBM: Bit vector of available L2 ways for COS 0 enforcement</b>
		63:8		<b>Reserved</b>
D12H	3346	IA32_L2_QOS_MASK_2	Module	<b>L2 Class Of Service Mask - COS 2 (R/W)</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=2
		0:7		<b>CBM: Bit vector of available L2 ways for COS 0 enforcement</b>
		63:8		<b>Reserved</b>
D13H	3347	IA32_L2_QOS_MASK_3	Package	<b>L2 Class Of Service Mask - COS 3 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=3
		0:19		<b>CBM: Bit vector of available L2 ways for COS 3 enforcement</b>
		63:20		<b>Reserved</b>
D90H	3472	IA32_BNDCFGS	Core	See Table 2-2.
DA0H	3488	IA32_XSS	Core	See Table 2-2.
See Table 2-6, and Table 2-12 for MSR definitions applicable to processors with CPUID signature 06_5CH.				

## 2.6 MSRS IN THE INTEL® MICROARCHITECTURE CODE NAME NEHALEM

Table 2-13 lists model-specific registers (MSRs) that are common for Intel® microarchitecture code name Nehalem. These include Intel Core i7 and i5 processor family. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_1AH, 06\_1EH, 06\_1FH, 06\_2EH, see Table 2-1. Additional MSRs specific to 06\_1AH, 06\_1EH, 06\_1FH are listed in Table 2-14. Some MSRs listed in these tables are used by BIOS. More information about these MSR can be found at <http://biosbits.org>.

The column “Scope” represents the package/core/thread scope of individual bit field of an MSR. “Thread” means this bit field must be programmed on each logical processor independently. “Core” means the bit field must be programmed on each processor core independently, logical processors in the same core will be affected by change of this bit on the other logical processor in the same core. “Package” means the bit field must be programmed once for each physical package. Change of a bit filed with a package scope will affect all logical processors in that physical package.



Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
0H	0	IA32_P5_MC_ADDR	Thread	See Section 2.22, "MSRs in Pentium Processors."
1H	1	IA32_P5_MC_TYPE	Thread	See Section 2.22, "MSRs in Pentium Processors."
6H	6	IA32_MONITOR_FILTER_SIZE	Thread	See Section 8.10.5, "Monitor/Mwait Address Range Determination," and Table 2-2.
10H	16	IA32_TIME_STAMP_COUNTER	Thread	See Section 17.16, "Time-Stamp Counter," and see Table 2-2.
17H	23	IA32_PLATFORM_ID	Package	<b>Platform ID (R)</b> See Table 2-2.
17H	23	MSR_PLATFORM_ID	Package	<b>Model Specific Platform ID (R)</b>
		49:0		Reserved.
		52:50		See Table 2-2.
		63:53		Reserved.
1BH	27	IA32_APIC_BASE	Thread	See Section 10.4.4, "Local APIC Status and Location," and Table 2-2.
34H	52	MSR_SMI_COUNT	Thread	<b>SMI Counter (R/O)</b>
		31:0		<b>SMI Count (R/O)</b> Running count of SMI events since last RESET.
		63:32		Reserved.
3AH	58	IA32_FEATURE_CONTROL	Thread	<b>Control Features in Intel 64 Processor (R/W)</b> See Table 2-2.
79H	121	IA32_BIOS_UPDT_TRIG	Core	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	Thread	<b>BIOS Update Signature ID (RO)</b> See Table 2-2.
C1H	193	IA32_PMC0	Thread	<b>Performance Counter Register</b> See Table 2-2.
C2H	194	IA32_PMC1	Thread	<b>Performance Counter Register</b> See Table 2-2.
C3H	195	IA32_PMC2	Thread	<b>Performance Counter Register</b> See Table 2-2.
C4H	196	IA32_PMC3	Thread	<b>Performance Counter Register</b> See Table 2-2.
CEH	206	MSR_PLATFORM_INFO	Package	see <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the frequency that invariant TSC runs at. The invariant TSC frequency can be computed by multiplying this ratio by 133.33 MHz.
		27:16		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDC-TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDC/TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDC and TDP Limits for Turbo mode are not programmable.
		39:30		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 133.33MHz.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0 (no package C-sate support) 001b: C1 (Behavior is the same as 000b) 010b: C3 011b: C6 100b: C7 101b and 110b: Reserved 111: No package C-state limit. Note: This field cannot be used to limit package C-state to C3.
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.
		14:11		Reserved.
		15		<b>CFG Lock (R/WO)</b> When set, lock bits 15:0 of this register until next reset.

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		23:16		Reserved.
		24		<b>Interrupt filtering enable (R/W)</b> When set, processor cores in a deep C-State will wake only when the event message is destined for that core. When 0, all processor cores in a deep C-State will wake for an event message.
		25		<b>C3 state auto demotion enable (R/W)</b> When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.
		26		<b>C1 state auto demotion enable (R/W)</b> When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.
		27		<b>Enable C3 Undemotion (R/W)</b>
		28		<b>Enable C1 Undemotion (R/W)</b>
		29		<b>Package C State Demotion Enable (R/W)</b>
		30		<b>Package C State UnDemotion Enable (R/W)</b>
		63:31		Reserved.
E4H	228	MSR_PMG_IO_CAPTURE_BASE	Core	<b>Power Management IO Redirection in C-state (R/W)</b> See <a href="http://biosbits.org">http://biosbits.org</a> .
		15:0		<b>LVL_2 Base Address (R/W)</b> Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.
		18:16		<b>C-state Range (R/W)</b> Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]: 000b - C3 is the max C-State to include 001b - C6 is the max C-State to include 010b - C7 is the max C-State to include
		63:19		Reserved.
E7H	231	IA32_MPERF	Thread	<b>Maximum Performance Frequency Clock Count (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Thread	<b>Actual Performance Frequency Clock Count (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Thread	See Table 2-2.
174H	372	IA32_SYSENTER_CS	Thread	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Thread	See Table 2-2.
176H	374	IA32_SYSENTER_EIP	Thread	See Table 2-2.

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
179H	377	IA32_MCG_CAP	Thread	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Thread	
		0		<b>RIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.
		1		<b>EIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		<b>MCIP</b> When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSELO	Thread	See Table 2-2.
		7:0		<b>Event Select</b>
		15:8		<b>UMask</b>
		16		<b>USR</b>
		17		<b>OS</b>
		18		<b>Edge</b>
		19		<b>PC</b>
		20		<b>INT</b>
		21		<b>AnyThread</b>
		22		<b>EN</b>
		23		<b>INV</b>
		31:24		<b>CMASK</b>
		63:32		Reserved.
187H	391	IA32_PERFEVTSEL1	Thread	See Table 2-2.
188H	392	IA32_PERFEVTSEL2	Thread	See Table 2-2.
189H	393	IA32_PERFEVTSEL3	Thread	See Table 2-2.
198H	408	IA32_PERF_STATUS	Core	See Table 2-2.
		15:0		Current Performance State Value.
		63:16		Reserved.
199H	409	IA32_PERF_CTL	Thread	See Table 2-2.

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
19AH	410	IA32_CLOCK_MODULATION	Thread	<b>Clock Modulation (R/W)</b> See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
		0		Reserved.
		3:1		<b>On demand Clock Modulation Duty Cycle (R/W)</b>
		4		<b>On demand Clock Modulation Enable (R/W)</b>
		63:5		Reserved.
19BH	411	IA32_THERM_INTERRUPT	Core	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2.
19CH	412	IA32_THERM_STATUS	Core	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
1A0H	416	IA32_MISC_ENABLE		<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0	Thread	<b>Fast-Strings Enable</b> See Table 2-2.
		2:1		Reserved.
		3	Thread	<b>Automatic Thermal Control Circuit Enable (R/W)</b> See Table 2-2. Default value is 1.
		6:4		Reserved.
		7	Thread	<b>Performance Monitoring Available (R)</b> See Table 2-2.
		10:8		Reserved.
		11	Thread	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
		12	Thread	<b>Processor Event Based Sampling Unavailable (RO)</b> See Table 2-2.
		15:13		Reserved.
		16	Package	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> See Table 2-2.
		18	Thread	ENABLE MONITOR FSM. (R/W) See Table 2-2.
		21:19		Reserved.
		22	Thread	<b>Limit CPUID Maxval (R/W)</b> See Table 2-2.
23	Thread	<b>xTPR Message Disable (R/W)</b> See Table 2-2.		
33:24		Reserved.		

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		34	Thread	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		37:35		Reserved.
		38	Package	<b>Turbo Mode Disable (R/W)</b> When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. <b>Note:</b> the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available.
		63:39		Reserved.
1A2H	418	MSR_TEMPERATURE_TARGET	Thread	
		15:0		Reserved.
		23:16		<b>Temperature Target (R)</b> The minimum temperature at which PROCHOT# will be asserted. The value is degree C.
		63:24		Reserved.
1A4H	420	MSR_MISC_FEATURE_CONTROL		<b>Miscellaneous Feature Control (R/W)</b>
		0	Core	<b>L2 Hardware Prefetcher Disable (R/W)</b> If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
		1	Core	<b>L2 Adjacent Cache Line Prefetcher Disable (R/W)</b> If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).
		2	Core	<b>DCU Hardware Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.
		3	Core	<b>DCU IP Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction Pointer of previous loads) to determine whether to prefetch additional lines.
		63:4		Reserved.
1A6H	422	MSR_OFFCORE_RSP_0	Thread	<b>Offcore Response Event Select Register (R/W)</b>
1AAH	426	MSR_MISC_PWR_MGMT		See <a href="http://biosbits.org">http://biosbits.org</a> .

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		0	Package	<b>EIST Hardware Coordination Disable (R/W)</b> When 0, enables hardware coordination of Enhanced Intel Speedstep Technology request from processor cores; When 1, disables hardware coordination of Enhanced Intel Speedstep Technology requests.
		1	Thread	<b>Energy/Performance Bias Enable (R/W)</b> This bit makes the IA32_ENERGY_PERF_BIAS register (MSR 1B0h) visible to software with Ring 0 privileges. This bit's status (1 or 0) is also reflected by CPUID.(EAX=06h):ECX[3].
		63:2		Reserved.
1ACH	428	MSR_TURBO_POWER_CURRENT_LIMIT		See <a href="http://biosbits.org">http://biosbits.org</a> .
		14:0	Package	<b>TDP Limit (R/W)</b> TDP limit in 1/8 Watt granularity.
		15	Package	<b>TDP Limit Override Enable (R/W)</b> A value = 0 indicates override is not active, and a value = 1 indicates active.
		30:16	Package	<b>TDC Limit (R/W)</b> TDC limit in 1/8 Amp granularity.
		31	Package	<b>TDC Limit Override Enable (R/W)</b> A value = 0 indicates override is not active, and a value = 1 indicates active.
		63:32		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> <b>RO</b> if MSR_PLATFORM_INFO.[28] = 0, <b>RW</b> if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		63:32		Reserved.
1C8H	456	MSR_LBR_SELECT	Core	<b>Last Branch Record Filtering Select Register (R/W)</b> See Section 17.8.2, "Filtering of Last Branch Records."
		0		<b>CPL_EQ_0</b>
		1		<b>CPL_NEQ_0</b>
		2		<b>JCC</b>

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		3		<b>NEAR_REL_CALL</b>
		4		<b>NEAR_IND_CALL</b>
		5		<b>NEAR_RET</b>
		6		<b>NEAR_IND_JMP</b>
		7		<b>NEAR_REL_JMP</b>
		8		<b>FAR_BRANCH</b>
		63:9		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Thread	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 680H).
1D9H	473	IA32_DEBUGCTL	Thread	<b>Debug Control (R/W)</b> See Table 2-2.
1DDH	477	MSR_LER_FROM_LIP	Thread	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Thread	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1F2H	498	IA32_SMRR_PHYSBASE	Core	See Table 2-2.
1F3H	499	IA32_SMRR_PHYSMASK	Core	See Table 2-2.
1FCH	508	MSR_POWER_CTL	Core	Power Control Register. See <a href="http://biosbits.org">http://biosbits.org</a> .
		0		Reserved.
		1	Package	<b>C1E Enable (R/W)</b> When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).
		63:2		Reserved.
200H	512	IA32_MTRR_PHYSBASE0	Thread	See Table 2-2.
201H	513	IA32_MTRR_PHYSMASK0	Thread	See Table 2-2.
202H	514	IA32_MTRR_PHYSBASE1	Thread	See Table 2-2.
203H	515	IA32_MTRR_PHYSMASK1	Thread	See Table 2-2.
204H	516	IA32_MTRR_PHYSBASE2	Thread	See Table 2-2.
205H	517	IA32_MTRR_PHYSMASK2	Thread	See Table 2-2.
206H	518	IA32_MTRR_PHYSBASE3	Thread	See Table 2-2.



Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
207H	519	IA32_MTRR_PHYSMASK3	Thread	See Table 2-2.
208H	520	IA32_MTRR_PHYSBASE4	Thread	See Table 2-2.
209H	521	IA32_MTRR_PHYSMASK4	Thread	See Table 2-2.
20AH	522	IA32_MTRR_PHYSBASE5	Thread	See Table 2-2.
20BH	523	IA32_MTRR_PHYSMASK5	Thread	See Table 2-2.
20CH	524	IA32_MTRR_PHYSBASE6	Thread	See Table 2-2.
20DH	525	IA32_MTRR_PHYSMASK6	Thread	See Table 2-2.
20EH	526	IA32_MTRR_PHYSBASE7	Thread	See Table 2-2.
20FH	527	IA32_MTRR_PHYSMASK7	Thread	See Table 2-2.
210H	528	IA32_MTRR_PHYSBASE8	Thread	See Table 2-2.
211H	529	IA32_MTRR_PHYSMASK8	Thread	See Table 2-2.
212H	530	IA32_MTRR_PHYSBASE9	Thread	See Table 2-2.
213H	531	IA32_MTRR_PHYSMASK9	Thread	See Table 2-2.
250H	592	IA32_MTRR_FIX64K_00000	Thread	See Table 2-2.
258H	600	IA32_MTRR_FIX16K_80000	Thread	See Table 2-2.
259H	601	IA32_MTRR_FIX16K_A0000	Thread	See Table 2-2.
268H	616	IA32_MTRR_FIX4K_C0000	Thread	See Table 2-2.
269H	617	IA32_MTRR_FIX4K_C8000	Thread	See Table 2-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Thread	See Table 2-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Thread	See Table 2-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Thread	See Table 2-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Thread	See Table 2-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Thread	See Table 2-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Thread	See Table 2-2.
277H	631	IA32_PAT	Thread	See Table 2-2.
280H	640	IA32_MC0_CTL2	Package	See Table 2-2.
281H	641	IA32_MC1_CTL2	Package	See Table 2-2.
282H	642	IA32_MC2_CTL2	Core	See Table 2-2.
283H	643	IA32_MC3_CTL2	Core	See Table 2-2.
284H	644	IA32_MC4_CTL2	Core	See Table 2-2.
285H	645	IA32_MC5_CTL2	Core	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
288H	648	IA32_MC8_CTL2	Package	See Table 2-2.

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
2FFH	767	IA32_MTRR_DEF_TYPE	Thread	<b>Default Memory Types (R/W)</b> See Table 2-2.
309H	777	IA32_FIXED_CTR0	Thread	<b>Fixed-Function Performance Counter Register 0 (R/W)</b> See Table 2-2.
30AH	778	IA32_FIXED_CTR1	Thread	<b>Fixed-Function Performance Counter Register 1 (R/W)</b> See Table 2-2.
30BH	779	IA32_FIXED_CTR2	Thread	<b>Fixed-Function Performance Counter Register 2 (R/W)</b> See Table 2-2.
345H	837	IA32_PERF_CAPABILITIES	Thread	See Table 2-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
		5:0		LBR Format. See Table 2-2.
		6		PEBS Record Format.
		7		PEBSSaveArchRegs. See Table 2-2.
		11:8		PEBS_REC_FORMAT. See Table 2-2.
		12		SMM_FREEZE. See Table 2-2.
		63:13		Reserved.
38DH	909	IA32_FIXED_CTR_CTRL	Thread	<b>Fixed-Function-Counter Control Register (R/W)</b> See Table 2-2.
38EH	910	IA32_PERF_GLOBAL_STATUS	Thread	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
38EH	910	MSR_PERF_GLOBAL_STATU S	Thread	<b>(RO)</b>
		61		<b>UNC_Ovf</b> Uncore overflowed if 1.
38FH	911	IA32_PERF_GLOBAL_CTRL	Thread	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	IA32_PERF_GLOBAL_OVF_CTRL	Thread	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	MSR_PERF_GLOBAL_OVF_CTRL	Thread	<b>(R/W)</b>
		61		<b>CLR_UNC_Ovf</b> Set 1 to clear UNC_Ovf.
3F1H	1009	MSR_PEBS_ENABLE	Thread	See Section 18.8.1.1, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMC0. (R/W)
		1		Enable PEBS on IA32_PMC1. (R/W)
		2		Enable PEBS on IA32_PMC2. (R/W)
		3		Enable PEBS on IA32_PMC3. (R/W)
		31:4		Reserved.
		32		Enable Load Latency on IA32_PMC0. (R/W)

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		33		Enable Load Latency on IA32_PMC1. (R/W)
		34		Enable Load Latency on IA32_PMC2. (R/W)
		35		Enable Load Latency on IA32_PMC3. (R/W)
		63:36		Reserved.
3F6H	1014	MSR_PEBS_LD_LAT	Thread	See Section 18.8.1.2, "Load Latency Performance Monitoring Facility."
		15:0		Minimum threshold latency value of tagged load operation that will be counted. (R/W)
		63:36		Reserved.
3F8H	1016	MSR_PKG_C3_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C3 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.
3F9H	1017	MSR_PKG_C6_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C6 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.
3FAH	1018	MSR_PKG_C7_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C7 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.
3FCH	1020	MSR_CORE_C3_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C3 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.
3FDH	1021	MSR_CORE_C6_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C6 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.
400H	1024	IA32_MCO_CTL	Package	See Section 15.3.2.1, "IA32_MCI_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Package	See Section 15.3.2.2, "IA32_MCI_STATUS MSRs."

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
402H	1026	IA32_MCO_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
403H	1027	IA32_MCO_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
404H	1028	IA32_MC1_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
406H	1030	IA32_MC1_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
407H	1031	IA32_MC1_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
408H	1032	IA32_MC2_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40AH	1034	IA32_MC2_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40BH	1035	IA32_MC2_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
40CH	1036	IA32_MC3_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC3_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40EH	1038	IA32_MC3_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40FH	1039	IA32_MC3_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
410H	1040	IA32_MC4_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC4_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
412H	1042	IA32_MC4_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
413H	1043	IA32_MC4_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
414H	1044	IA32_MC5_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
415H	1045	IA32_MC5_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
416H	1046	IA32_MC5_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
417H	1047	IA32_MC5_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
419H	1049	IA32_MC6_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
41AH	1050	IA32_MC6_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
41BH	1051	IA32_MC6_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
41DH	1053	IA32_MC7_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
41EH	1054	IA32_MC7_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
41FH	1055	IA32_MC7_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
420H	1056	IA32_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
421H	1057	IA32_MC8_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
422H	1058	IA32_MC8_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
423H	1059	IA32_MC8_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
480H	1152	IA32_VMX_BASIC	Thread	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_CTLS	Thread	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Table 2-2. See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_CTLS	Thread	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
483H	1155	IA32_VMX_EXIT_CTLS	Thread	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Table 2-2. See Appendix A.4, "VM-Exit Controls."
484H	1156	IA32_VMX_ENTRY_CTLS	Thread	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Table 2-2. See Appendix A.5, "VM-Entry Controls."
485H	1157	IA32_VMX_MISC	Thread	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.6, "Miscellaneous Data."

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
486H	1158	IA32_VMX_CRO_FIXED0	Thread	<b>Capability Reporting Register of CRO Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CRO."
487H	1159	IA32_VMX_CRO_FIXED1	Thread	<b>Capability Reporting Register of CRO Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CRO."
488H	1160	IA32_VMX_CR4_FIXED0	Thread	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
489H	1161	IA32_VMX_CR4_FIXED1	Thread	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
48AH	1162	IA32_VMX_VMCS_ENUM	Thread	<b>Capability Reporting Register of VMCS Field Enumeration (R/O).</b> See Table 2-2. See Appendix A.9, "VMCS Enumeration."
48BH	1163	IA32_VMX_PROCBASED_CTLDS2	Thread	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
600H	1536	IA32_DS_AREA	Thread	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, "Debug Store (DS) Mechanism."
680H	1664	MSR_LASTBRANCH_0_FROM_IP	Thread	<b>Last Branch Record 0 From IP (R/W)</b> One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the <b>source instruction</b> . See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.8.1 and record format in Section 17.4.8.1</li> </ul>
681H	1665	MSR_LASTBRANCH_1_FROM_IP	Thread	<b>Last Branch Record 1 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
682H	1666	MSR_LASTBRANCH_2_FROM_IP	Thread	<b>Last Branch Record 2 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
683H	1667	MSR_LASTBRANCH_3_FROM_IP	Thread	<b>Last Branch Record 3 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
684H	1668	MSR_LASTBRANCH_4_FROM_IP	Thread	<b>Last Branch Record 4 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
685H	1669	MSR_LASTBRANCH_5_FROM_IP	Thread	<b>Last Branch Record 5 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
686H	1670	MSR_LASTBRANCH_6_FROM_IP	Thread	<b>Last Branch Record 6 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.

Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
687H	1671	MSR_LASTBRANCH_7_FROM_IP	Thread	<b>Last Branch Record 7 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
688H	1672	MSR_LASTBRANCH_8_FROM_IP	Thread	<b>Last Branch Record 8 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
689H	1673	MSR_LASTBRANCH_9_FROM_IP	Thread	<b>Last Branch Record 9 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68AH	1674	MSR_LASTBRANCH_10_FROM_IP	Thread	<b>Last Branch Record 10 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68BH	1675	MSR_LASTBRANCH_11_FROM_IP	Thread	<b>Last Branch Record 11 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68CH	1676	MSR_LASTBRANCH_12_FROM_IP	Thread	<b>Last Branch Record 12 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68DH	1677	MSR_LASTBRANCH_13_FROM_IP	Thread	<b>Last Branch Record 13 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68EH	1678	MSR_LASTBRANCH_14_FROM_IP	Thread	<b>Last Branch Record 14 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68FH	1679	MSR_LASTBRANCH_15_FROM_IP	Thread	<b>Last Branch Record 15 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
6C0H	1728	MSR_LASTBRANCH_0_TO_IP	Thread	<b>Last Branch Record 0 To IP (R/W)</b> One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.
6C1H	1729	MSR_LASTBRANCH_1_TO_IP	Thread	<b>Last Branch Record 1 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C2H	1730	MSR_LASTBRANCH_2_TO_IP	Thread	<b>Last Branch Record 2 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C3H	1731	MSR_LASTBRANCH_3_TO_IP	Thread	<b>Last Branch Record 3 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C4H	1732	MSR_LASTBRANCH_4_TO_IP	Thread	<b>Last Branch Record 4 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C5H	1733	MSR_LASTBRANCH_5_TO_IP	Thread	<b>Last Branch Record 5 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C6H	1734	MSR_LASTBRANCH_6_TO_IP	Thread	<b>Last Branch Record 6 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C7H	1735	MSR_LASTBRANCH_7_TO_IP	Thread	<b>Last Branch Record 7 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C8H	1736	MSR_LASTBRANCH_8_TO_IP	Thread	<b>Last Branch Record 8 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
6C9H	1737	MSR_LASTBRANCH_9_TO_IP	Thread	<b>Last Branch Record 9 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CAH	1738	MSR_LASTBRANCH_10_TO_IP	Thread	<b>Last Branch Record 10 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CBH	1739	MSR_LASTBRANCH_11_TO_IP	Thread	<b>Last Branch Record 11 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CCH	1740	MSR_LASTBRANCH_12_TO_IP	Thread	<b>Last Branch Record 12 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CDH	1741	MSR_LASTBRANCH_13_TO_IP	Thread	<b>Last Branch Record 13 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CEH	1742	MSR_LASTBRANCH_14_TO_IP	Thread	<b>Last Branch Record 14 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CFH	1743	MSR_LASTBRANCH_15_TO_IP	Thread	<b>Last Branch Record 15 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
802H	2050	IA32_X2APIC_APICID	Thread	x2APIC ID register (R/O) See x2APIC Specification.
803H	2051	IA32_X2APIC_VERSION	Thread	x2APIC Version register (R/O)
808H	2056	IA32_X2APIC_TPR	Thread	x2APIC Task Priority register (R/W)
80AH	2058	IA32_X2APIC_PPR	Thread	x2APIC Processor Priority register (R/O)
80BH	2059	IA32_X2APIC_EOI	Thread	x2APIC EOI register (W/O)
80DH	2061	IA32_X2APIC_LDR	Thread	x2APIC Logical Destination register (R/O)
80FH	2063	IA32_X2APIC_SIVR	Thread	x2APIC Spurious Interrupt Vector register (R/W)
810H	2064	IA32_X2APIC_ISR0	Thread	x2APIC In-Service register bits [31:0] (R/O)
811H	2065	IA32_X2APIC_ISR1	Thread	x2APIC In-Service register bits [63:32] (R/O)
812H	2066	IA32_X2APIC_ISR2	Thread	x2APIC In-Service register bits [95:64] (R/O)
813H	2067	IA32_X2APIC_ISR3	Thread	x2APIC In-Service register bits [127:96] (R/O)
814H	2068	IA32_X2APIC_ISR4	Thread	x2APIC In-Service register bits [159:128] (R/O)
815H	2069	IA32_X2APIC_ISR5	Thread	x2APIC In-Service register bits [191:160] (R/O)
816H	2070	IA32_X2APIC_ISR6	Thread	x2APIC In-Service register bits [223:192] (R/O)
817H	2071	IA32_X2APIC_ISR7	Thread	x2APIC In-Service register bits [255:224] (R/O)
818H	2072	IA32_X2APIC_TMRO	Thread	x2APIC Trigger Mode register bits [31:0] (R/O)
819H	2073	IA32_X2APIC_TMR1	Thread	x2APIC Trigger Mode register bits [63:32] (R/O)
81AH	2074	IA32_X2APIC_TMR2	Thread	x2APIC Trigger Mode register bits [95:64] (R/O)
81BH	2075	IA32_X2APIC_TMR3	Thread	x2APIC Trigger Mode register bits [127:96] (R/O)
81CH	2076	IA32_X2APIC_TMR4	Thread	x2APIC Trigger Mode register bits [159:128] (R/O)
81DH	2077	IA32_X2APIC_TMR5	Thread	x2APIC Trigger Mode register bits [191:160] (R/O)
81EH	2078	IA32_X2APIC_TMR6	Thread	x2APIC Trigger Mode register bits [223:192] (R/O)
81FH	2079	IA32_X2APIC_TMR7	Thread	x2APIC Trigger Mode register bits [255:224] (R/O)



Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
820H	2080	IA32_X2APIC_IRR0	Thread	x2APIC Interrupt Request register bits [31:0] (R/O)
821H	2081	IA32_X2APIC_IRR1	Thread	x2APIC Interrupt Request register bits [63:32] (R/O)
822H	2082	IA32_X2APIC_IRR2	Thread	x2APIC Interrupt Request register bits [95:64] (R/O)
823H	2083	IA32_X2APIC_IRR3	Thread	x2APIC Interrupt Request register bits [127:96] (R/O)
824H	2084	IA32_X2APIC_IRR4	Thread	x2APIC Interrupt Request register bits [159:128] (R/O)
825H	2085	IA32_X2APIC_IRR5	Thread	x2APIC Interrupt Request register bits [191:160] (R/O)
826H	2086	IA32_X2APIC_IRR6	Thread	x2APIC Interrupt Request register bits [223:192] (R/O)
827H	2087	IA32_X2APIC_IRR7	Thread	x2APIC Interrupt Request register bits [255:224] (R/O)
828H	2088	IA32_X2APIC_ESR	Thread	x2APIC Error Status register (R/W)
82FH	2095	IA32_X2APIC_LVT_CMCI	Thread	x2APIC LVT Corrected Machine Check Interrupt register (R/W)
830H	2096	IA32_X2APIC_ICR	Thread	x2APIC Interrupt Command register (R/W)
832H	2098	IA32_X2APIC_LVT_TIMER	Thread	x2APIC LVT Timer Interrupt register (R/W)
833H	2099	IA32_X2APIC_LVT_THERMAL	Thread	x2APIC LVT Thermal Sensor Interrupt register (R/W)
834H	2100	IA32_X2APIC_LVT_PMI	Thread	x2APIC LVT Performance Monitor register (R/W)
835H	2101	IA32_X2APIC_LVT_LINT0	Thread	x2APIC LVT LINT0 register (R/W)
836H	2102	IA32_X2APIC_LVT_LINT1	Thread	x2APIC LVT LINT1 register (R/W)
837H	2103	IA32_X2APIC_LVT_ERROR	Thread	x2APIC LVT Error register (R/W)
838H	2104	IA32_X2APIC_INIT_COUNT	Thread	x2APIC Initial Count register (R/W)
839H	2105	IA32_X2APIC_CUR_COUNT	Thread	x2APIC Current Count register (R/O)
83EH	2110	IA32_X2APIC_DIV_CONF	Thread	x2APIC Divide Configuration register (R/W)
83FH	2111	IA32_X2APIC_SELF_IPI	Thread	x2APIC Self IPI register (W/O)
C000_0080H		IA32_EFER	Thread	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	Thread	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	Thread	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	Thread	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	Thread	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.
C000_0101H		IA32_GS_BASE	Thread	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	Thread	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.

**Table 2-13. MSRs in Processors Based on Intel® Microarchitecture Code Name Nehalem (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C000_0103H		IA32_TSC_AUX	Thread	<b>AUXILIARY TSC Signature. (R/W)</b> See Table 2-2 and Section 17.16.2, "IA32_TSC_AUX Register and RDTSCP Support."

### 2.6.1 Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series

Intel Xeon Processor 5500 and 3400 series support additional model-specific registers listed in Table 2-14. These MSRs also apply to Intel Core i7 and i5 processor family CPUID signature with DisplayFamily\_DisplayModel of 06\_1AH, 06\_1EH and 06\_1FH, see Table 2-1.

**Table 2-14. Additional MSRs in Intel® Xeon® Processor 5500 and 3400 Series**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Actual maximum turbo frequency is multiplied by 133.33MHz. (not available to model 06_2EH)
		7:0		<b>Maximum Turbo Ratio Limit 1C (R/O)</b> Maximum Turbo mode ratio limit with 1 core active.
		15:8		<b>Maximum Turbo Ratio Limit 2C (R/O)</b> Maximum Turbo mode ratio limit with 2cores active.
		23:16		<b>Maximum Turbo Ratio Limit 3C (R/O)</b> Maximum Turbo mode ratio limit with 3cores active.
		31:24		<b>Maximum Turbo Ratio Limit 4C (R/O)</b> Maximum Turbo mode ratio limit with 4 cores active.
		63:32		Reserved.
301H	769	MSR_GQ_SNOOP_MESF	Package	
		0		<b>From M to S (R/W)</b>
		1		<b>From E to S (R/W)</b>
		2		<b>From S to S (R/W)</b>
		3		<b>From F to S (R/W)</b>
		4		<b>From M to I (R/W)</b>
		5		<b>From E to I (R/W)</b>
		6		<b>From S to I (R/W)</b>
		7		<b>From F to I (R/W)</b>
63:8		Reserved.		
391H	913	MSR_UNCORE_PERF_GLOBAL_CTRL	Package	See Section 18.8.2.1, "Uncore Performance Monitoring Management Facility."
392H	914	MSR_UNCORE_PERF_GLOBAL_STATUS	Package	See Section 18.8.2.1, "Uncore Performance Monitoring Management Facility."
393H	915	MSR_UNCORE_PERF_GLOBAL_OVF_CTRL	Package	See Section 18.8.2.1, "Uncore Performance Monitoring Management Facility."

**Table 2-14. Additional MSRs in Intel® Xeon® Processor 5500 and 3400 Series (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
394H	916	MSR_UNCORE_FIXED_CTR0	Package	See Section 18.8.2.1, "Uncore Performance Monitoring Management Facility."
395H	917	MSR_UNCORE_FIXED_CTR_CTRL	Package	See Section 18.8.2.1, "Uncore Performance Monitoring Management Facility."
396H	918	MSR_UNCORE_ADDR_OPCODE_MATCH	Package	See Section 18.8.2.3, "Uncore Address/Opcode Match MSR."
3B0H	960	MSR_UNCORE_PMC0	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B1H	961	MSR_UNCORE_PMC1	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B2H	962	MSR_UNCORE_PMC2	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B3H	963	MSR_UNCORE_PMC3	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B4H	964	MSR_UNCORE_PMC4	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B5H	965	MSR_UNCORE_PMC5	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B6H	966	MSR_UNCORE_PMC6	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3B7H	967	MSR_UNCORE_PMC7	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C0H	944	MSR_UNCORE_PERFEVTSEL0	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C1H	945	MSR_UNCORE_PERFEVTSEL1	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C2H	946	MSR_UNCORE_PERFEVTSEL2	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C3H	947	MSR_UNCORE_PERFEVTSEL3	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C4H	948	MSR_UNCORE_PERFEVTSEL4	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C5H	949	MSR_UNCORE_PERFEVTSEL5	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C6H	950	MSR_UNCORE_PERFEVTSEL6	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."
3C7H	951	MSR_UNCORE_PERFEVTSEL7	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."

## 2.6.2 Additional MSRs in the Intel® Xeon® Processor 7500 Series

Intel Xeon Processor 7500 series support MSRs listed in Table 2-13 (except MSR address 1ADH) and additional model-specific registers listed in Table 2-15. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_2EH.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Reserved</b> Attempt to read/write will cause #UD.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 2-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 2-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 2-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 2-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 2-2.
290H	656	IA32_MC16_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.
294H	660	IA32_MC20_CTL2	Package	See Table 2-2.
295H	661	IA32_MC21_CTL2	Package	See Table 2-2.
394H	816	MSR_W_PMON_FIXED_CTR	Package	Uncore W-box perfmon fixed counter
395H	817	MSR_W_PMON_FIXED_CTR_CTL	Package	Uncore U-box perfmon fixed counter control MSR
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
425H	1061	IA32_MC9_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
426H	1062	IA32_MC9_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
427H	1063	IA32_MC9_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
429H	1065	IA32_MC10_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
42AH	1066	IA32_MC10_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
42BH	1067	IA32_MC10_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
42CH	1068	IA32_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
42DH	1069	IA32_MC11_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
42EH	1070	IA32_MC11_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
42FH	1071	IA32_MC11_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
430H	1072	IA32_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
431H	1073	IA32_MC12_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
432H	1074	IA32_MC12_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
433H	1075	IA32_MC12_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
434H	1076	IA32_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
435H	1077	IA32_MC13_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
436H	1078	IA32_MC13_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
437H	1079	IA32_MC13_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
438H	1080	IA32_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
439H	1081	IA32_MC14_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
43AH	1082	IA32_MC14_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
43BH	1083	IA32_MC14_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
43CH	1084	IA32_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
43DH	1085	IA32_MC15_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
43EH	1086	IA32_MC15_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
43FH	1087	IA32_MC15_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
440H	1088	IA32_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
441H	1089	IA32_MC16_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
442H	1090	IA32_MC16_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
443H	1091	IA32_MC16_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
444H	1092	IA32_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
445H	1093	IA32_MC17_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
446H	1094	IA32_MC17_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
447H	1095	IA32_MC17_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
448H	1096	IA32_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
449H	1097	IA32_MC18_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
44AH	1098	IA32_MC18_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
44BH	1099	IA32_MC18_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
44CH	1100	IA32_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
44DH	1101	IA32_MC19_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
44EH	1102	IA32_MC19_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
44FH	1103	IA32_MC19_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
450H	1104	IA32_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
451H	1105	IA32_MC20_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
452H	1106	IA32_MC20_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
453H	1107	IA32_MC20_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
454H	1108	IA32_MC21_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
455H	1109	IA32_MC21_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
456H	1110	IA32_MC21_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
457H	1111	IA32_MC21_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
C00H	3072	MSR_U_PMON_GLOBAL_CTRL	Package	Uncore U-box perfmon global control MSR.

**Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C01H	3073	MSR_U_PMON_GLOBAL_STATUS	Package	Uncore U-box perfmon global status MSR.
C02H	3074	MSR_U_PMON_GLOBAL_OVF_CTRL	Package	Uncore U-box perfmon global overflow control MSR.
C10H	3088	MSR_U_PMON_EVNT_SEL	Package	Uncore U-box perfmon event select MSR.
C11H	3089	MSR_U_PMON_CTR	Package	Uncore U-box perfmon counter MSR.
C20H	3104	MSR_B0_PMON_BOX_CTRL	Package	Uncore B-box 0 perfmon local box control MSR.
C21H	3105	MSR_B0_PMON_BOX_STATUS	Package	Uncore B-box 0 perfmon local box status MSR.
C22H	3106	MSR_B0_PMON_BOX_OVF_CTRL	Package	Uncore B-box 0 perfmon local box overflow control MSR.
C30H	3120	MSR_B0_PMON_EVNT_SELO	Package	Uncore B-box 0 perfmon event select MSR.
C31H	3121	MSR_B0_PMON_CTR0	Package	Uncore B-box 0 perfmon counter MSR.
C32H	3122	MSR_B0_PMON_EVNT_SEL1	Package	Uncore B-box 0 perfmon event select MSR.
C33H	3123	MSR_B0_PMON_CTR1	Package	Uncore B-box 0 perfmon counter MSR.
C34H	3124	MSR_B0_PMON_EVNT_SEL2	Package	Uncore B-box 0 perfmon event select MSR.
C35H	3125	MSR_B0_PMON_CTR2	Package	Uncore B-box 0 perfmon counter MSR.
C36H	3126	MSR_B0_PMON_EVNT_SEL3	Package	Uncore B-box 0 perfmon event select MSR.
C37H	3127	MSR_B0_PMON_CTR3	Package	Uncore B-box 0 perfmon counter MSR.
C40H	3136	MSR_S0_PMON_BOX_CTRL	Package	Uncore S-box 0 perfmon local box control MSR.
C41H	3137	MSR_S0_PMON_BOX_STATUS	Package	Uncore S-box 0 perfmon local box status MSR.
C42H	3138	MSR_S0_PMON_BOX_OVF_CTRL	Package	Uncore S-box 0 perfmon local box overflow control MSR.
C50H	3152	MSR_S0_PMON_EVNT_SELO	Package	Uncore S-box 0 perfmon event select MSR.
C51H	3153	MSR_S0_PMON_CTR0	Package	Uncore S-box 0 perfmon counter MSR.
C52H	3154	MSR_S0_PMON_EVNT_SEL1	Package	Uncore S-box 0 perfmon event select MSR.
C53H	3155	MSR_S0_PMON_CTR1	Package	Uncore S-box 0 perfmon counter MSR.
C54H	3156	MSR_S0_PMON_EVNT_SEL2	Package	Uncore S-box 0 perfmon event select MSR.
C55H	3157	MSR_S0_PMON_CTR2	Package	Uncore S-box 0 perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C56H	3158	MSR_S0_PMON_EVNT_SEL3	Package	Uncore S-box 0 perfmon event select MSR.
C57H	3159	MSR_S0_PMON_CTR3	Package	Uncore S-box 0 perfmon counter MSR.
C60H	3168	MSR_B1_PMON_BOX_CTRL	Package	Uncore B-box 1 perfmon local box control MSR.
C61H	3169	MSR_B1_PMON_BOX_STATUS	Package	Uncore B-box 1 perfmon local box status MSR.
C62H	3170	MSR_B1_PMON_BOX_OVF_CTRL	Package	Uncore B-box 1 perfmon local box overflow control MSR.
C70H	3184	MSR_B1_PMON_EVNT_SELO	Package	Uncore B-box 1 perfmon event select MSR.
C71H	3185	MSR_B1_PMON_CTR0	Package	Uncore B-box 1 perfmon counter MSR.
C72H	3186	MSR_B1_PMON_EVNT_SEL1	Package	Uncore B-box 1 perfmon event select MSR.
C73H	3187	MSR_B1_PMON_CTR1	Package	Uncore B-box 1 perfmon counter MSR.
C74H	3188	MSR_B1_PMON_EVNT_SEL2	Package	Uncore B-box 1 perfmon event select MSR.
C75H	3189	MSR_B1_PMON_CTR2	Package	Uncore B-box 1 perfmon counter MSR.
C76H	3190	MSR_B1_PMON_EVNT_SEL3	Package	Uncore B-box 1 vperfmon event select MSR.
C77H	3191	MSR_B1_PMON_CTR3	Package	Uncore B-box 1 perfmon counter MSR.
C80H	3120	MSR_W_PMON_BOX_CTRL	Package	Uncore W-box perfmon local box control MSR.
C81H	3121	MSR_W_PMON_BOX_STATUS	Package	Uncore W-box perfmon local box status MSR.
C82H	3122	MSR_W_PMON_BOX_OVF_CTRL	Package	Uncore W-box perfmon local box overflow control MSR.
C90H	3136	MSR_W_PMON_EVNT_SELO	Package	Uncore W-box perfmon event select MSR.
C91H	3137	MSR_W_PMON_CTR0	Package	Uncore W-box perfmon counter MSR.
C92H	3138	MSR_W_PMON_EVNT_SEL1	Package	Uncore W-box perfmon event select MSR.
C93H	3139	MSR_W_PMON_CTR1	Package	Uncore W-box perfmon counter MSR.
C94H	3140	MSR_W_PMON_EVNT_SEL2	Package	Uncore W-box perfmon event select MSR.
C95H	3141	MSR_W_PMON_CTR2	Package	Uncore W-box perfmon counter MSR.
C96H	3142	MSR_W_PMON_EVNT_SEL3	Package	Uncore W-box perfmon event select MSR.
C97H	3143	MSR_W_PMON_CTR3	Package	Uncore W-box perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
CA0H	3232	MSR_M0_PMON_BOX_CTRL	Package	Uncore M-box 0 perfmon local box control MSR.
CA1H	3233	MSR_M0_PMON_BOX_STATUS	Package	Uncore M-box 0 perfmon local box status MSR.
CA2H	3234	MSR_M0_PMON_BOX_OVF_CTRL	Package	Uncore M-box 0 perfmon local box overflow control MSR.
CA4H	3236	MSR_M0_PMON_TIMESTAMP	Package	Uncore M-box 0 perfmon time stamp unit select MSR.
CA5H	3237	MSR_M0_PMON_DSP	Package	Uncore M-box 0 perfmon DSP unit select MSR.
CA6H	3238	MSR_M0_PMON_ISS	Package	Uncore M-box 0 perfmon ISS unit select MSR.
CA7H	3239	MSR_M0_PMON_MAP	Package	Uncore M-box 0 perfmon MAP unit select MSR.
CA8H	3240	MSR_M0_PMON_MSC_THR	Package	Uncore M-box 0 perfmon MIC THR select MSR.
CA9H	3241	MSR_M0_PMON_PGT	Package	Uncore M-box 0 perfmon PGT unit select MSR.
CAAH	3242	MSR_M0_PMON_PLD	Package	Uncore M-box 0 perfmon PLD unit select MSR.
CABH	3243	MSR_M0_PMON_ZDP	Package	Uncore M-box 0 perfmon ZDP unit select MSR.
CBOH	3248	MSR_M0_PMON_EVNT_SELO	Package	Uncore M-box 0 perfmon event select MSR.
CB1H	3249	MSR_M0_PMON_CTR0	Package	Uncore M-box 0 perfmon counter MSR.
CB2H	3250	MSR_M0_PMON_EVNT_SEL1	Package	Uncore M-box 0 perfmon event select MSR.
CB3H	3251	MSR_M0_PMON_CTR1	Package	Uncore M-box 0 perfmon counter MSR.
CB4H	3252	MSR_M0_PMON_EVNT_SEL2	Package	Uncore M-box 0 perfmon event select MSR.
CB5H	3253	MSR_M0_PMON_CTR2	Package	Uncore M-box 0 perfmon counter MSR.
CB6H	3254	MSR_M0_PMON_EVNT_SEL3	Package	Uncore M-box 0 perfmon event select MSR.
CB7H	3255	MSR_M0_PMON_CTR3	Package	Uncore M-box 0 perfmon counter MSR.
CB8H	3256	MSR_M0_PMON_EVNT_SEL4	Package	Uncore M-box 0 perfmon event select MSR.
CB9H	3257	MSR_M0_PMON_CTR4	Package	Uncore M-box 0 perfmon counter MSR.
CBAH	3258	MSR_M0_PMON_EVNT_SEL5	Package	Uncore M-box 0 perfmon event select MSR.
CBBH	3259	MSR_M0_PMON_CTR5	Package	Uncore M-box 0 perfmon counter MSR.
CC0H	3264	MSR_S1_PMON_BOX_CTRL	Package	Uncore S-box 1 perfmon local box control MSR.
CC1H	3265	MSR_S1_PMON_BOX_STATUS	Package	Uncore S-box 1 perfmon local box status MSR.
CC2H	3266	MSR_S1_PMON_BOX_OVF_CTRL	Package	Uncore S-box 1 perfmon local box overflow control MSR.



Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
CD0H	3280	MSR_S1_PMON_EVNT_SELO	Package	Uncore S-box 1 perfmon event select MSR.
CD1H	3281	MSR_S1_PMON_CTRL0	Package	Uncore S-box 1 perfmon counter MSR.
CD2H	3282	MSR_S1_PMON_EVNT_SEL1	Package	Uncore S-box 1 perfmon event select MSR.
CD3H	3283	MSR_S1_PMON_CTRL1	Package	Uncore S-box 1 perfmon counter MSR.
CD4H	3284	MSR_S1_PMON_EVNT_SEL2	Package	Uncore S-box 1 perfmon event select MSR.
CD5H	3285	MSR_S1_PMON_CTRL2	Package	Uncore S-box 1 perfmon counter MSR.
CD6H	3286	MSR_S1_PMON_EVNT_SEL3	Package	Uncore S-box 1 perfmon event select MSR.
CD7H	3287	MSR_S1_PMON_CTRL3	Package	Uncore S-box 1 perfmon counter MSR.
CE0H	3296	MSR_M1_PMON_BOX_CTRL	Package	Uncore M-box 1 perfmon local box control MSR.
CE1H	3297	MSR_M1_PMON_BOX_STATUS	Package	Uncore M-box 1 perfmon local box status MSR.
CE2H	3298	MSR_M1_PMON_BOX_OVF_CTRL	Package	Uncore M-box 1 perfmon local box overflow control MSR.
CE4H	3300	MSR_M1_PMON_TIMESTAMP	Package	Uncore M-box 1 perfmon time stamp unit select MSR.
CE5H	3301	MSR_M1_PMON_DSP	Package	Uncore M-box 1 perfmon DSP unit select MSR.
CE6H	3302	MSR_M1_PMON_ISS	Package	Uncore M-box 1 perfmon ISS unit select MSR.
CE7H	3303	MSR_M1_PMON_MAP	Package	Uncore M-box 1 perfmon MAP unit select MSR.
CE8H	3304	MSR_M1_PMON_MSC_THR	Package	Uncore M-box 1 perfmon MIC THR select MSR.
CE9H	3305	MSR_M1_PMON_PGT	Package	Uncore M-box 1 perfmon PGT unit select MSR.
CEAH	3306	MSR_M1_PMON_PLD	Package	Uncore M-box 1 perfmon PLD unit select MSR.
CEBH	3307	MSR_M1_PMON_ZDP	Package	Uncore M-box 1 perfmon ZDP unit select MSR.
CFOH	3312	MSR_M1_PMON_EVNT_SELO	Package	Uncore M-box 1 perfmon event select MSR.
CF1H	3313	MSR_M1_PMON_CTRL0	Package	Uncore M-box 1 perfmon counter MSR.
CF2H	3314	MSR_M1_PMON_EVNT_SEL1	Package	Uncore M-box 1 perfmon event select MSR.
CF3H	3315	MSR_M1_PMON_CTRL1	Package	Uncore M-box 1 perfmon counter MSR.
CF4H	3316	MSR_M1_PMON_EVNT_SEL2	Package	Uncore M-box 1 perfmon event select MSR.
CF5H	3317	MSR_M1_PMON_CTRL2	Package	Uncore M-box 1 perfmon counter MSR.
CF6H	3318	MSR_M1_PMON_EVNT_SEL3	Package	Uncore M-box 1 perfmon event select MSR.
CF7H	3319	MSR_M1_PMON_CTRL3	Package	Uncore M-box 1 perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
CF8H	3320	MSR_M1_PMON_EVNT_SEL4	Package	Uncore M-box 1 perfmon event select MSR.
CF9H	3321	MSR_M1_PMON_CTR4	Package	Uncore M-box 1 perfmon counter MSR.
CFAH	3322	MSR_M1_PMON_EVNT_SEL5	Package	Uncore M-box 1 perfmon event select MSR.
CFBH	3323	MSR_M1_PMON_CTR5	Package	Uncore M-box 1 perfmon counter MSR.
D00H	3328	MSR_C0_PMON_BOX_CTRL	Package	Uncore C-box 0 perfmon local box control MSR.
D01H	3329	MSR_C0_PMON_BOX_STATUS	Package	Uncore C-box 0 perfmon local box status MSR.
D02H	3330	MSR_C0_PMON_BOX_OVF_CTRL	Package	Uncore C-box 0 perfmon local box overflow control MSR.
D10H	3344	MSR_C0_PMON_EVNT_SELO	Package	Uncore C-box 0 perfmon event select MSR.
D11H	3345	MSR_C0_PMON_CTR0	Package	Uncore C-box 0 perfmon counter MSR.
D12H	3346	MSR_C0_PMON_EVNT_SEL1	Package	Uncore C-box 0 perfmon event select MSR.
D13H	3347	MSR_C0_PMON_CTR1	Package	Uncore C-box 0 perfmon counter MSR.
D14H	3348	MSR_C0_PMON_EVNT_SEL2	Package	Uncore C-box 0 perfmon event select MSR.
D15H	3349	MSR_C0_PMON_CTR2	Package	Uncore C-box 0 perfmon counter MSR.
D16H	3350	MSR_C0_PMON_EVNT_SEL3	Package	Uncore C-box 0 perfmon event select MSR.
D17H	3351	MSR_C0_PMON_CTR3	Package	Uncore C-box 0 perfmon counter MSR.
D18H	3352	MSR_C0_PMON_EVNT_SEL4	Package	Uncore C-box 0 perfmon event select MSR.
D19H	3353	MSR_C0_PMON_CTR4	Package	Uncore C-box 0 perfmon counter MSR.
D1AH	3354	MSR_C0_PMON_EVNT_SEL5	Package	Uncore C-box 0 perfmon event select MSR.
D1BH	3355	MSR_C0_PMON_CTR5	Package	Uncore C-box 0 perfmon counter MSR.
D20H	3360	MSR_C4_PMON_BOX_CTRL	Package	Uncore C-box 4 perfmon local box control MSR.
D21H	3361	MSR_C4_PMON_BOX_STATUS	Package	Uncore C-box 4 perfmon local box status MSR.
D22H	3362	MSR_C4_PMON_BOX_OVF_CTRL	Package	Uncore C-box 4 perfmon local box overflow control MSR.
D30H	3376	MSR_C4_PMON_EVNT_SELO	Package	Uncore C-box 4 perfmon event select MSR.
D31H	3377	MSR_C4_PMON_CTR0	Package	Uncore C-box 4 perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
D32H	3378	MSR_C4_PMON_EVNT_SEL1	Package	Uncore C-box 4 perfmon event select MSR.
D33H	3379	MSR_C4_PMON_CTR1	Package	Uncore C-box 4 perfmon counter MSR.
D34H	3380	MSR_C4_PMON_EVNT_SEL2	Package	Uncore C-box 4 perfmon event select MSR.
D35H	3381	MSR_C4_PMON_CTR2	Package	Uncore C-box 4 perfmon counter MSR.
D36H	3382	MSR_C4_PMON_EVNT_SEL3	Package	Uncore C-box 4 perfmon event select MSR.
D37H	3383	MSR_C4_PMON_CTR3	Package	Uncore C-box 4 perfmon counter MSR.
D38H	3384	MSR_C4_PMON_EVNT_SEL4	Package	Uncore C-box 4 perfmon event select MSR.
D39H	3385	MSR_C4_PMON_CTR4	Package	Uncore C-box 4 perfmon counter MSR.
D3AH	3386	MSR_C4_PMON_EVNT_SEL5	Package	Uncore C-box 4 perfmon event select MSR.
D3BH	3387	MSR_C4_PMON_CTR5	Package	Uncore C-box 4 perfmon counter MSR.
D40H	3392	MSR_C2_PMON_BOX_CTRL	Package	Uncore C-box 2 perfmon local box control MSR.
D41H	3393	MSR_C2_PMON_BOX_STATUS	Package	Uncore C-box 2 perfmon local box status MSR.
D42H	3394	MSR_C2_PMON_BOX_OVF_CTRL	Package	Uncore C-box 2 perfmon local box overflow control MSR.
D50H	3408	MSR_C2_PMON_EVNT_SELO	Package	Uncore C-box 2 perfmon event select MSR.
D51H	3409	MSR_C2_PMON_CTR0	Package	Uncore C-box 2 perfmon counter MSR.
D52H	3410	MSR_C2_PMON_EVNT_SEL1	Package	Uncore C-box 2 perfmon event select MSR.
D53H	3411	MSR_C2_PMON_CTR1	Package	Uncore C-box 2 perfmon counter MSR.
D54H	3412	MSR_C2_PMON_EVNT_SEL2	Package	Uncore C-box 2 perfmon event select MSR.
D55H	3413	MSR_C2_PMON_CTR2	Package	Uncore C-box 2 perfmon counter MSR.
D56H	3414	MSR_C2_PMON_EVNT_SEL3	Package	Uncore C-box 2 perfmon event select MSR.
D57H	3415	MSR_C2_PMON_CTR3	Package	Uncore C-box 2 perfmon counter MSR.
D58H	3416	MSR_C2_PMON_EVNT_SEL4	Package	Uncore C-box 2 perfmon event select MSR.
D59H	3417	MSR_C2_PMON_CTR4	Package	Uncore C-box 2 perfmon counter MSR.
D5AH	3418	MSR_C2_PMON_EVNT_SEL5	Package	Uncore C-box 2 perfmon event select MSR.
D5BH	3419	MSR_C2_PMON_CTR5	Package	Uncore C-box 2 perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
D60H	3424	MSR_C6_PMON_BOX_CTRL	Package	Uncore C-box 6 perfmon local box control MSR.
D61H	3425	MSR_C6_PMON_BOX_STATUS	Package	Uncore C-box 6 perfmon local box status MSR.
D62H	3426	MSR_C6_PMON_BOX_OVF_CTRL	Package	Uncore C-box 6 perfmon local box overflow control MSR.
D70H	3440	MSR_C6_PMON_EVNT_SELO	Package	Uncore C-box 6 perfmon event select MSR.
D71H	3441	MSR_C6_PMON_CTR0	Package	Uncore C-box 6 perfmon counter MSR.
D72H	3442	MSR_C6_PMON_EVNT_SEL1	Package	Uncore C-box 6 perfmon event select MSR.
D73H	3443	MSR_C6_PMON_CTR1	Package	Uncore C-box 6 perfmon counter MSR.
D74H	3444	MSR_C6_PMON_EVNT_SEL2	Package	Uncore C-box 6 perfmon event select MSR.
D75H	3445	MSR_C6_PMON_CTR2	Package	Uncore C-box 6 perfmon counter MSR.
D76H	3446	MSR_C6_PMON_EVNT_SEL3	Package	Uncore C-box 6 perfmon event select MSR.
D77H	3447	MSR_C6_PMON_CTR3	Package	Uncore C-box 6 perfmon counter MSR.
D78H	3448	MSR_C6_PMON_EVNT_SEL4	Package	Uncore C-box 6 perfmon event select MSR.
D79H	3449	MSR_C6_PMON_CTR4	Package	Uncore C-box 6 perfmon counter MSR.
D7AH	3450	MSR_C6_PMON_EVNT_SEL5	Package	Uncore C-box 6 perfmon event select MSR.
D7BH	3451	MSR_C6_PMON_CTR5	Package	Uncore C-box 6 perfmon counter MSR.
D80H	3456	MSR_C1_PMON_BOX_CTRL	Package	Uncore C-box 1 perfmon local box control MSR.
D81H	3457	MSR_C1_PMON_BOX_STATUS	Package	Uncore C-box 1 perfmon local box status MSR.
D82H	3458	MSR_C1_PMON_BOX_OVF_CTRL	Package	Uncore C-box 1 perfmon local box overflow control MSR.
D90H	3472	MSR_C1_PMON_EVNT_SELO	Package	Uncore C-box 1 perfmon event select MSR.
D91H	3473	MSR_C1_PMON_CTR0	Package	Uncore C-box 1 perfmon counter MSR.
D92H	3474	MSR_C1_PMON_EVNT_SEL1	Package	Uncore C-box 1 perfmon event select MSR.
D93H	3475	MSR_C1_PMON_CTR1	Package	Uncore C-box 1 perfmon counter MSR.
D94H	3476	MSR_C1_PMON_EVNT_SEL2	Package	Uncore C-box 1 perfmon event select MSR.
D95H	3477	MSR_C1_PMON_CTR2	Package	Uncore C-box 1 perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
D96H	3478	MSR_C1_PMON_EVNT_SEL3	Package	Uncore C-box 1 perfmon event select MSR.
D97H	3479	MSR_C1_PMON_CTR3	Package	Uncore C-box 1 perfmon counter MSR.
D98H	3480	MSR_C1_PMON_EVNT_SEL4	Package	Uncore C-box 1 perfmon event select MSR.
D99H	3481	MSR_C1_PMON_CTR4	Package	Uncore C-box 1 perfmon counter MSR.
D9AH	3482	MSR_C1_PMON_EVNT_SEL5	Package	Uncore C-box 1 perfmon event select MSR.
D9BH	3483	MSR_C1_PMON_CTR5	Package	Uncore C-box 1 perfmon counter MSR.
DA0H	3488	MSR_C5_PMON_BOX_CTRL	Package	Uncore C-box 5 perfmon local box control MSR.
DA1H	3489	MSR_C5_PMON_BOX_STATUS	Package	Uncore C-box 5 perfmon local box status MSR.
DA2H	3490	MSR_C5_PMON_BOX_OVF_CTRL	Package	Uncore C-box 5 perfmon local box overflow control MSR.
DB0H	3504	MSR_C5_PMON_EVNT_SELO	Package	Uncore C-box 5 perfmon event select MSR.
DB1H	3505	MSR_C5_PMON_CTR0	Package	Uncore C-box 5 perfmon counter MSR.
DB2H	3506	MSR_C5_PMON_EVNT_SEL1	Package	Uncore C-box 5 perfmon event select MSR.
DB3H	3507	MSR_C5_PMON_CTR1	Package	Uncore C-box 5 perfmon counter MSR.
DB4H	3508	MSR_C5_PMON_EVNT_SEL2	Package	Uncore C-box 5 perfmon event select MSR.
DB5H	3509	MSR_C5_PMON_CTR2	Package	Uncore C-box 5 perfmon counter MSR.
DB6H	3510	MSR_C5_PMON_EVNT_SEL3	Package	Uncore C-box 5 perfmon event select MSR.
DB7H	3511	MSR_C5_PMON_CTR3	Package	Uncore C-box 5 perfmon counter MSR.
DB8H	3512	MSR_C5_PMON_EVNT_SEL4	Package	Uncore C-box 5 perfmon event select MSR.
DB9H	3513	MSR_C5_PMON_CTR4	Package	Uncore C-box 5 perfmon counter MSR.
DBAH	3514	MSR_C5_PMON_EVNT_SEL5	Package	Uncore C-box 5 perfmon event select MSR.
DBBH	3515	MSR_C5_PMON_CTR5	Package	Uncore C-box 5 perfmon counter MSR.
DC0H	3520	MSR_C3_PMON_BOX_CTRL	Package	Uncore C-box 3 perfmon local box control MSR.
DC1H	3521	MSR_C3_PMON_BOX_STATUS	Package	Uncore C-box 3 perfmon local box status MSR.
DC2H	3522	MSR_C3_PMON_BOX_OVF_CTRL	Package	Uncore C-box 3 perfmon local box overflow control MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
DD0H	3536	MSR_C3_PMON_EVNT_SELO	Package	Uncore C-box 3 perfmon event select MSR.
DD1H	3537	MSR_C3_PMON_CTRL0	Package	Uncore C-box 3 perfmon counter MSR.
DD2H	3538	MSR_C3_PMON_EVNT_SEL1	Package	Uncore C-box 3 perfmon event select MSR.
DD3H	3539	MSR_C3_PMON_CTRL1	Package	Uncore C-box 3 perfmon counter MSR.
DD4H	3540	MSR_C3_PMON_EVNT_SEL2	Package	Uncore C-box 3 perfmon event select MSR.
DD5H	3541	MSR_C3_PMON_CTRL2	Package	Uncore C-box 3 perfmon counter MSR.
DD6H	3542	MSR_C3_PMON_EVNT_SEL3	Package	Uncore C-box 3 perfmon event select MSR.
DD7H	3543	MSR_C3_PMON_CTRL3	Package	Uncore C-box 3 perfmon counter MSR.
DD8H	3544	MSR_C3_PMON_EVNT_SEL4	Package	Uncore C-box 3 perfmon event select MSR.
DD9H	3545	MSR_C3_PMON_CTRL4	Package	Uncore C-box 3 perfmon counter MSR.
DDAH	3546	MSR_C3_PMON_EVNT_SEL5	Package	Uncore C-box 3 perfmon event select MSR.
DDBH	3547	MSR_C3_PMON_CTRL5	Package	Uncore C-box 3 perfmon counter MSR.
DE0H	3552	MSR_C7_PMON_BOX_CTRL	Package	Uncore C-box 7 perfmon local box control MSR.
DE1H	3553	MSR_C7_PMON_BOX_STATUS	Package	Uncore C-box 7 perfmon local box status MSR.
DE2H	3554	MSR_C7_PMON_BOX_OVF_CTRL	Package	Uncore C-box 7 perfmon local box overflow control MSR.
DF0H	3568	MSR_C7_PMON_EVNT_SELO	Package	Uncore C-box 7 perfmon event select MSR.
DF1H	3569	MSR_C7_PMON_CTRL0	Package	Uncore C-box 7 perfmon counter MSR.
DF2H	3570	MSR_C7_PMON_EVNT_SEL1	Package	Uncore C-box 7 perfmon event select MSR.
DF3H	3571	MSR_C7_PMON_CTRL1	Package	Uncore C-box 7 perfmon counter MSR.
DF4H	3572	MSR_C7_PMON_EVNT_SEL2	Package	Uncore C-box 7 perfmon event select MSR.
DF5H	3573	MSR_C7_PMON_CTRL2	Package	Uncore C-box 7 perfmon counter MSR.
DF6H	3574	MSR_C7_PMON_EVNT_SEL3	Package	Uncore C-box 7 perfmon event select MSR.
DF7H	3575	MSR_C7_PMON_CTRL3	Package	Uncore C-box 7 perfmon counter MSR.
DF8H	3576	MSR_C7_PMON_EVNT_SEL4	Package	Uncore C-box 7 perfmon event select MSR.
DF9H	3577	MSR_C7_PMON_CTRL4	Package	Uncore C-box 7 perfmon counter MSR.

Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
DFAH	3578	MSR_C7_PMON_EVNT_SEL5	Package	Uncore C-box 7 perfmon event select MSR.
DFBH	3579	MSR_C7_PMON_CTR5	Package	Uncore C-box 7 perfmon counter MSR.
E00H	3584	MSR_R0_PMON_BOX_CTRL	Package	Uncore R-box 0 perfmon local box control MSR.
E01H	3585	MSR_R0_PMON_BOX_STATUS	Package	Uncore R-box 0 perfmon local box status MSR.
E02H	3586	MSR_R0_PMON_BOX_OVF_CTRL	Package	Uncore R-box 0 perfmon local box overflow control MSR.
E04H	3588	MSR_R0_PMON_IPERFO_P0	Package	Uncore R-box 0 perfmon IPERFO unit Port 0 select MSR.
E05H	3589	MSR_R0_PMON_IPERFO_P1	Package	Uncore R-box 0 perfmon IPERFO unit Port 1 select MSR.
E06H	3590	MSR_R0_PMON_IPERFO_P2	Package	Uncore R-box 0 perfmon IPERFO unit Port 2 select MSR.
E07H	3591	MSR_R0_PMON_IPERFO_P3	Package	Uncore R-box 0 perfmon IPERFO unit Port 3 select MSR.
E08H	3592	MSR_R0_PMON_IPERFO_P4	Package	Uncore R-box 0 perfmon IPERFO unit Port 4 select MSR.
E09H	3593	MSR_R0_PMON_IPERFO_P5	Package	Uncore R-box 0 perfmon IPERFO unit Port 5 select MSR.
E0AH	3594	MSR_R0_PMON_IPERFO_P6	Package	Uncore R-box 0 perfmon IPERFO unit Port 6 select MSR.
E0BH	3595	MSR_R0_PMON_IPERFO_P7	Package	Uncore R-box 0 perfmon IPERFO unit Port 7 select MSR.
E0CH	3596	MSR_R0_PMON_QLX_P0	Package	Uncore R-box 0 perfmon QLX unit Port 0 select MSR.
E0DH	3597	MSR_R0_PMON_QLX_P1	Package	Uncore R-box 0 perfmon QLX unit Port 1 select MSR.
E0EH	3598	MSR_R0_PMON_QLX_P2	Package	Uncore R-box 0 perfmon QLX unit Port 2 select MSR.
E0FH	3599	MSR_R0_PMON_QLX_P3	Package	Uncore R-box 0 perfmon QLX unit Port 3 select MSR.
E10H	3600	MSR_R0_PMON_EVNT_SEL0	Package	Uncore R-box 0 perfmon event select MSR.
E11H	3601	MSR_R0_PMON_CTR0	Package	Uncore R-box 0 perfmon counter MSR.
E12H	3602	MSR_R0_PMON_EVNT_SEL1	Package	Uncore R-box 0 perfmon event select MSR.
E13H	3603	MSR_R0_PMON_CTR1	Package	Uncore R-box 0 perfmon counter MSR.
E14H	3604	MSR_R0_PMON_EVNT_SEL2	Package	Uncore R-box 0 perfmon event select MSR.
E15H	3605	MSR_R0_PMON_CTR2	Package	Uncore R-box 0 perfmon counter MSR.
E16H	3606	MSR_R0_PMON_EVNT_SEL3	Package	Uncore R-box 0 perfmon event select MSR.
E17H	3607	MSR_R0_PMON_CTR3	Package	Uncore R-box 0 perfmon counter MSR.
E18H	3608	MSR_R0_PMON_EVNT_SEL4	Package	Uncore R-box 0 perfmon event select MSR.
E19H	3609	MSR_R0_PMON_CTR4	Package	Uncore R-box 0 perfmon counter MSR.
E1AH	3610	MSR_R0_PMON_EVNT_SEL5	Package	Uncore R-box 0 perfmon event select MSR.
E1BH	3611	MSR_R0_PMON_CTR5	Package	Uncore R-box 0 perfmon counter MSR.

**Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E1CH	3612	MSR_R0_PMON_EVNT_SEL6	Package	Uncore R-box 0 perfmon event select MSR.
E1DH	3613	MSR_R0_PMON_CTR6	Package	Uncore R-box 0 perfmon counter MSR.
E1EH	3614	MSR_R0_PMON_EVNT_SEL7	Package	Uncore R-box 0 perfmon event select MSR.
E1FH	3615	MSR_R0_PMON_CTR7	Package	Uncore R-box 0 perfmon counter MSR.
E20H	3616	MSR_R1_PMON_BOX_CTRL	Package	Uncore R-box 1 perfmon local box control MSR.
E21H	3617	MSR_R1_PMON_BOX_STATUS	Package	Uncore R-box 1 perfmon local box status MSR.
E22H	3618	MSR_R1_PMON_BOX_OVF_CTRL	Package	Uncore R-box 1 perfmon local box overflow control MSR.
E24H	3620	MSR_R1_PMON_IPERF1_P8	Package	Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.
E25H	3621	MSR_R1_PMON_IPERF1_P9	Package	Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.
E26H	3622	MSR_R1_PMON_IPERF1_P10	Package	Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.
E27H	3623	MSR_R1_PMON_IPERF1_P11	Package	Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.
E28H	3624	MSR_R1_PMON_IPERF1_P12	Package	Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.
E29H	3625	MSR_R1_PMON_IPERF1_P13	Package	Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.
E2AH	3626	MSR_R1_PMON_IPERF1_P14	Package	Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.
E2BH	3627	MSR_R1_PMON_IPERF1_P15	Package	Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.
E2CH	3628	MSR_R1_PMON_QLX_P4	Package	Uncore R-box 1 perfmon QLX unit Port 4 select MSR.
E2DH	3629	MSR_R1_PMON_QLX_P5	Package	Uncore R-box 1 perfmon QLX unit Port 5 select MSR.
E2EH	3630	MSR_R1_PMON_QLX_P6	Package	Uncore R-box 1 perfmon QLX unit Port 6 select MSR.
E2FH	3631	MSR_R1_PMON_QLX_P7	Package	Uncore R-box 1 perfmon QLX unit Port 7 select MSR.
E30H	3632	MSR_R1_PMON_EVNT_SEL8	Package	Uncore R-box 1 perfmon event select MSR.
E31H	3633	MSR_R1_PMON_CTR8	Package	Uncore R-box 1 perfmon counter MSR.
E32H	3634	MSR_R1_PMON_EVNT_SEL9	Package	Uncore R-box 1 perfmon event select MSR.
E33H	3635	MSR_R1_PMON_CTR9	Package	Uncore R-box 1 perfmon counter MSR.
E34H	3636	MSR_R1_PMON_EVNT_SEL10	Package	Uncore R-box 1 perfmon event select MSR.
E35H	3637	MSR_R1_PMON_CTR10	Package	Uncore R-box 1 perfmon counter MSR.
E36H	3638	MSR_R1_PMON_EVNT_SEL11	Package	Uncore R-box 1 perfmon event select MSR.



Table 2-15. Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E37H	3639	MSR_R1_PMON_CTR11	Package	Uncore R-box 1 perfmon counter MSR.
E38H	3640	MSR_R1_PMON_EVNT_SEL12	Package	Uncore R-box 1 perfmon event select MSR.
E39H	3641	MSR_R1_PMON_CTR12	Package	Uncore R-box 1 perfmon counter MSR.
E3AH	3642	MSR_R1_PMON_EVNT_SEL13	Package	Uncore R-box 1 perfmon event select MSR.
E3BH	3643	MSR_R1_PMON_CTR13	Package	Uncore R-box 1 perfmon counter MSR.
E3CH	3644	MSR_R1_PMON_EVNT_SEL14	Package	Uncore R-box 1 perfmon event select MSR.
E3DH	3645	MSR_R1_PMON_CTR14	Package	Uncore R-box 1 perfmon counter MSR.
E3EH	3646	MSR_R1_PMON_EVNT_SEL15	Package	Uncore R-box 1 perfmon event select MSR.
E3FH	3647	MSR_R1_PMON_CTR15	Package	Uncore R-box 1 perfmon counter MSR.
E45H	3653	MSR_B0_PMON_MATCH	Package	Uncore B-box 0 perfmon local box match MSR.
E46H	3654	MSR_B0_PMON_MASK	Package	Uncore B-box 0 perfmon local box mask MSR.
E49H	3657	MSR_S0_PMON_MATCH	Package	Uncore S-box 0 perfmon local box match MSR.
E4AH	3658	MSR_S0_PMON_MASK	Package	Uncore S-box 0 perfmon local box mask MSR.
E4DH	3661	MSR_B1_PMON_MATCH	Package	Uncore B-box 1 perfmon local box match MSR.
E4EH	3662	MSR_B1_PMON_MASK	Package	Uncore B-box 1 perfmon local box mask MSR.
E54H	3668	MSR_M0_PMON_MM_CONFIG	Package	Uncore M-box 0 perfmon local box address match/mask config MSR.
E55H	3669	MSR_M0_PMON_ADDR_MATCH	Package	Uncore M-box 0 perfmon local box address match MSR.
E56H	3670	MSR_M0_PMON_ADDR_MASK	Package	Uncore M-box 0 perfmon local box address mask MSR.
E59H	3673	MSR_S1_PMON_MATCH	Package	Uncore S-box 1 perfmon local box match MSR.
E5AH	3674	MSR_S1_PMON_MASK	Package	Uncore S-box 1 perfmon local box mask MSR.
E5CH	3676	MSR_M1_PMON_MM_CONFIG	Package	Uncore M-box 1 perfmon local box address match/mask config MSR.
E5DH	3677	MSR_M1_PMON_ADDR_MATCH	Package	Uncore M-box 1 perfmon local box address match MSR.
E5EH	3678	MSR_M1_PMON_ADDR_MASK	Package	Uncore M-box 1 perfmon local box address mask MSR.
3B5H	965	MSR_UNCORE_PMC5	Package	See Section 18.8.2.2, "Uncore Performance Event Configuration Facility."

## 2.7 MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES (BASED ON INTEL® MICROARCHITECTURE CODE NAME WESTMERE)

Intel® Xeon® Processor 5600 Series (based on Intel® microarchitecture code name Westmere) supports the MSR interfaces listed in Table 2-13, Table 2-14, plus additional MSR listed in Table 2-16. These MSRs apply to Intel Core i7, i5 and i3 processor family with CPUID signature DisplayFamily\_DisplayModel of 06\_25H and 06\_2CH, see Table 2-1.

**Table 2-16. Additional MSRs Supported by Intel Processors (Based on Intel® Microarchitecture Code Name Westmere)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
13CH	52	MSR_FEATURE_CONFIG	Core	<b>AES Configuration (RW-L)</b> Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.
		1:0		<b>AES Configuration (RW-L)</b> Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows: 11b: AES instructions are not available until next RESET. otherwise, AES instructions are available. Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instruction can be mis-configured if a privileged agent unintentionally writes 11b.
		63:2		Reserved.
1A7H	423	MSR_OFFCORE_RSP_1	Thread	<b>Offcore Response Event Select Register (R/W)</b>
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> <b>RO</b> if MSR_PLATFORM_INFO.[28] = 0, <b>RW</b> if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		39:32	Package	<b>Maximum Ratio Limit for 5C</b> Maximum turbo ratio limit of 5 core active.
		47:40	Package	<b>Maximum Ratio Limit for 6C</b> Maximum turbo ratio limit of 6 core active.
63:48		Reserved.		
1B0H	432	IA32_ENERGY_PERF_BIAS	Package	See Table 2-2.

## 2.8 MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY (BASED ON INTEL® MICROARCHITECTURE CODE NAME WESTMERE)

Intel® Xeon® Processor E7 Family (based on Intel® microarchitecture code name Westmere) supports the MSR interfaces listed in Table 2-13 (except MSR address 1ADH), Table 2-14, plus additional MSR listed in Table 2-17. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_2FH.

**Table 2-17. Additional MSRs Supported by Intel® Xeon® Processor E7 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
13CH	52	MSR_FEATURE_CONFIG	Core	<b>AES Configuration (RW-L)</b> Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.
		1:0		<b>AES Configuration (RW-L)</b> Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows: 11b: AES instructions are not available until next RESET. otherwise, AES instructions are available. Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instruction can be mis-configured if a privileged agent unintentionally writes 11b.
		63:2		Reserved.
1A7H	423	MSR_OFFCORE_RSP_1	Thread	<b>Offcore Response Event Select Register (R/W)</b>
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Reserved</b> Attempt to read/write will cause #UD.
1B0H	432	IA32_ENERGY_PERF_BIAS	Package	See Table 2-2.
F40H	3904	MSR_C8_PMON_BOX_CTRL	Package	Uncore C-box 8 perfmon local box control MSR.
F41H	3905	MSR_C8_PMON_BOX_STATUS	Package	Uncore C-box 8 perfmon local box status MSR.
F42H	3906	MSR_C8_PMON_BOX_OVF_CTRL	Package	Uncore C-box 8 perfmon local box overflow control MSR.
F50H	3920	MSR_C8_PMON_EVNT_SEL0	Package	Uncore C-box 8 perfmon event select MSR.
F51H	3921	MSR_C8_PMON_CTR0	Package	Uncore C-box 8 perfmon counter MSR.
F52H	3922	MSR_C8_PMON_EVNT_SEL1	Package	Uncore C-box 8 perfmon event select MSR.
F53H	3923	MSR_C8_PMON_CTR1	Package	Uncore C-box 8 perfmon counter MSR.
F54H	3924	MSR_C8_PMON_EVNT_SEL2	Package	Uncore C-box 8 perfmon event select MSR.
F55H	3925	MSR_C8_PMON_CTR2	Package	Uncore C-box 8 perfmon counter MSR.
F56H	3926	MSR_C8_PMON_EVNT_SEL3	Package	Uncore C-box 8 perfmon event select MSR.
F57H	3927	MSR_C8_PMON_CTR3	Package	Uncore C-box 8 perfmon counter MSR.

**Table 2-17. Additional MSRs Supported by Intel® Xeon® Processor E7 Family (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
F58H	3928	MSR_C8_PMON_EVNT_SEL4	Package	Uncore C-box 8 perfmon event select MSR.
F59H	3929	MSR_C8_PMON_CTR4	Package	Uncore C-box 8 perfmon counter MSR.
F5AH	3930	MSR_C8_PMON_EVNT_SEL5	Package	Uncore C-box 8 perfmon event select MSR.
F5BH	3931	MSR_C8_PMON_CTR5	Package	Uncore C-box 8 perfmon counter MSR.
FC0H	4032	MSR_C9_PMON_BOX_CTRL	Package	Uncore C-box 9 perfmon local box control MSR.
FC1H	4033	MSR_C9_PMON_BOX_STATUS	Package	Uncore C-box 9 perfmon local box status MSR.
FC2H	4034	MSR_C9_PMON_BOX_OVF_CTRL	Package	Uncore C-box 9 perfmon local box overflow control MSR.
FD0H	4048	MSR_C9_PMON_EVNT_SELO	Package	Uncore C-box 9 perfmon event select MSR.
FD1H	4049	MSR_C9_PMON_CTR0	Package	Uncore C-box 9 perfmon counter MSR.
FD2H	4050	MSR_C9_PMON_EVNT_SEL1	Package	Uncore C-box 9 perfmon event select MSR.
FD3H	4051	MSR_C9_PMON_CTR1	Package	Uncore C-box 9 perfmon counter MSR.
FD4H	4052	MSR_C9_PMON_EVNT_SEL2	Package	Uncore C-box 9 perfmon event select MSR.
FD5H	4053	MSR_C9_PMON_CTR2	Package	Uncore C-box 9 perfmon counter MSR.
FD6H	4054	MSR_C9_PMON_EVNT_SEL3	Package	Uncore C-box 9 perfmon event select MSR.
FD7H	4055	MSR_C9_PMON_CTR3	Package	Uncore C-box 9 perfmon counter MSR.
FD8H	4056	MSR_C9_PMON_EVNT_SEL4	Package	Uncore C-box 9 perfmon event select MSR.
FD9H	4057	MSR_C9_PMON_CTR4	Package	Uncore C-box 9 perfmon counter MSR.
FDAH	4058	MSR_C9_PMON_EVNT_SEL5	Package	Uncore C-box 9 perfmon event select MSR.
FDBH	4059	MSR_C9_PMON_CTR5	Package	Uncore C-box 9 perfmon counter MSR.

## 2.9 MSRS IN INTEL® PROCESSOR FAMILY BASED ON INTEL® MICROARCHITECTURE CODE NAME SANDY BRIDGE

Table 2-18 lists model-specific registers (MSRs) that are common to Intel® processor family based on Intel micro-architecture code name Sandy Bridge. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_2AH, 06\_2DH, see Table 2-1. Additional MSRs specific to 06\_2AH are listed in Table 2-19.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
0H	0	IA32_P5_MC_ADDR	Thread	See Section 2.22, "MSRs in Pentium Processors."
1H	1	IA32_P5_MC_TYPE	Thread	See Section 2.22, "MSRs in Pentium Processors."
6H	6	IA32_MONITOR_FILTER_SIZE	Thread	See Section 8.10.5, "Monitor/Mwait Address Range Determination," and Table 2-2.
10H	16	IA32_TIME_STAMP_COUNTER	Thread	See Section 17.16, "Time-Stamp Counter," and see Table 2-2.
17H	23	IA32_PLATFORM_ID	Package	<b>Platform ID (R)</b> See Table 2-2.
1BH	27	IA32_APIC_BASE	Thread	See Section 10.4.4, "Local APIC Status and Location," and Table 2-2.
34H	52	MSR_SMI_COUNT	Thread	<b>SMI Counter (R/O)</b>
		31:0		<b>SMI Count (R/O)</b> Count SMIs.
		63:32		Reserved.
3AH	58	IA32_FEATURE_CONTROL	Thread	<b>Control Features in Intel 64 Processor (R/W)</b> See Table 2-2.
		0		<b>Lock (R/WL)</b>
		1		<b>Enable VMX inside SMX operation (R/WL)</b>
		2		<b>Enable VMX outside SMX operation (R/WL)</b>
		14:8		<b>SENTER local functions enables (R/WL)</b>
15		<b>SENTER global functions enable (R/WL)</b>		
79H	121	IA32_BIOS_UPDT_TRIG	Core	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	Thread	<b>BIOS Update Signature ID (RO)</b> See Table 2-2.
C1H	193	IA32_PMC0	Thread	<b>Performance Counter Register</b> See Table 2-2.
C2H	194	IA32_PMC1	Thread	<b>Performance Counter Register</b> See Table 2-2.
C3H	195	IA32_PMC2	Thread	<b>Performance Counter Register</b> See Table 2-2.
C4H	196	IA32_PMC3	Thread	<b>Performance Counter Register</b> See Table 2-2.
C5H	197	IA32_PMC4	Core	<b>Performance Counter Register (if core not shared by threads)</b>
C6H	198	IA32_PMC5	Core	<b>Performance Counter Register (if core not shared by threads)</b>
C7H	199	IA32_PMC6	Core	<b>Performance Counter Register (if core not shared by threads)</b>
C8H	200	IA32_PMC7	Core	<b>Performance Counter Register (if core not shared by threads)</b>

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
CEH	206	MSR_PLATFORM_INFO	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
		27:16		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		39:30		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-sate support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit. Note: This field cannot be used to limit package C-state to C3.
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		15		<b>CFG Lock (R/WO)</b> When set, lock bits 15:0 of this register until next reset.
		24:16		Reserved.
		25		<b>C3 state auto demotion enable (R/W)</b> When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.
		26		<b>C1 state auto demotion enable (R/W)</b> When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.
		27		<b>Enable C3 undemotion (R/W)</b> When set, enables undemotion from demoted C3.
		28		<b>Enable C1 undemotion (R/W)</b> When set, enables undemotion from demoted C1.
		63:29		Reserved.
E4H	228	MSR_PMG_IO_CAPTURE_BASE	Core	<b>Power Management IO Redirection in C-state (R/W)</b> See <a href="http://biosbits.org">http://biosbits.org</a> .
		15:0		<b>LVL_2 Base Address (R/W)</b> Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.
		18:16		<b>C-state Range (R/W)</b> Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]: 000b - C3 is the max C-State to include 001b - C6 is the max C-State to include 010b - C7 is the max C-State to include
		63:19		Reserved.
E7H	231	IA32_MPERF	Thread	<b>Maximum Performance Frequency Clock Count (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Thread	<b>Actual Performance Frequency Clock Count (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Thread	See Table 2-2.
13CH	52	MSR_FEATURE_CONFIG	Core	<b>AES Configuration (RW-L)</b> Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		1:0		<b>AES Configuration (RW-L)</b> Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows: 11b: AES instructions are not available until next RESET. otherwise, AES instructions are available. Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instruction can be mis-configured if a privileged agent unintentionally writes 11b.
		63:2		Reserved.
174H	372	IA32_SYSENTER_CS	Thread	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Thread	See Table 2-2.
176H	374	IA32_SYSENTER_EIP	Thread	See Table 2-2.
179H	377	IA32_MCG_CAP	Thread	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Thread	
		0		<b>RIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.
		1		<b>EIPV</b> When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		<b>MCIP</b> When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFVTSEL0	Thread	See Table 2-2.
187H	391	IA32_PERFVTSEL1	Thread	See Table 2-2.
188H	392	IA32_PERFVTSEL2	Thread	See Table 2-2.
189H	393	IA32_PERFVTSEL3	Thread	See Table 2-2.
18AH	394	IA32_PERFVTSEL4	Core	See Table 2-2; If CPUID.0AH:EAX[15:8] = 8
18BH	395	IA32_PERFVTSEL5	Core	See Table 2-2; If CPUID.0AH:EAX[15:8] = 8
18CH	396	IA32_PERFVTSEL6	Core	See Table 2-2; If CPUID.0AH:EAX[15:8] = 8



**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
18DH	397	IA32_PERFEVTSEL7	Core	See Table 2-2; If CPUID.0AH:EAX[15:8] = 8
198H	408	IA32_PERF_STATUS	Package	See Table 2-2.
		15:0		Current Performance State Value.
		63:16		Reserved.
198H	408	MSR_PERF_STATUS	Package	
		47:32		Core Voltage (R/O) P-state core voltage can be computed by MSR_PERF_STATUS[37:32] * (float) 1/(2 <sup>13</sup> ).
199H	409	IA32_PERF_CTL	Thread	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	Thread	<b>Clock Modulation (R/W)</b> See Table 2-2 IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
		3:0		<b>On demand Clock Modulation Duty Cycle (R/W)</b> In 6.25% increment
		4		<b>On demand Clock Modulation Enable (R/W)</b>
		63:5		Reserved.
19BH	411	IA32_THERM_INTERRUPT	Core	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2.
19CH	412	IA32_THERM_STATUS	Core	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
		0		<b>Thermal status (RO)</b> See Table 2-2.
		1		<b>Thermal status log (R/WCO)</b> See Table 2-2.
		2		<b>PROTCHOT # or FORCEPR# status (RO)</b> See Table 2-2.
		3		<b>PROTCHOT # or FORCEPR# log (R/WCO)</b> See Table 2-2.
		4		<b>Critical Temperature status (RO)</b> See Table 2-2.
		5		<b>Critical Temperature status log (R/WCO)</b> See Table 2-2.
		6		<b>Thermal threshold #1 status (RO)</b> See Table 2-2.
7		<b>Thermal threshold #1 log (R/WCO)</b> See Table 2-2.		

**Table 2-18. MSRs Supported by Intel® Processors based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		8		<b>Thermal threshold #2 status (RO)</b> See Table 2-2.
		9		<b>Thermal threshold #2 log (R/WCO)</b> See Table 2-2.
		10		<b>Power Limitation status (RO)</b> See Table 2-2.
		11		<b>Power Limitation log (R/WCO)</b> See Table 2-2.
		15:12		Reserved.
		22:16		<b>Digital Readout (RO)</b> See Table 2-2.
		26:23		Reserved.
		30:27		<b>Resolution in degrees Celsius (RO)</b> See Table 2-2.
		31		<b>Reading Valid (RO)</b> See Table 2-2.
		63:32		Reserved.
1A0H	416	IA32_MISC_ENABLE		<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0	Thread	<b>Fast-Strings Enable</b> See Table 2-2
		6:1		Reserved.
		7	Thread	<b>Performance Monitoring Available (R)</b> See Table 2-2.
		10:8		Reserved.
		11	Thread	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
		12	Thread	<b>Processor Event Based Sampling Unavailable (RO)</b> See Table 2-2.
		15:13		Reserved.
		16	Package	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> See Table 2-2.
		18	Thread	ENABLE MONITOR FSM. (R/W) See Table 2-2.
		21:19		Reserved.
		22	Thread	<b>Limit CPUID Maxval (R/W)</b> See Table 2-2.
		23	Thread	<b>xTPR Message Disable (R/W)</b> See Table 2-2.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		33:24		Reserved.
		34	Thread	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		37:35		Reserved.
		38	Package	<b>Turbo Mode Disable (R/W)</b> When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. <b>Note:</b> the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available.
		63:39		Reserved.
1A2H	418	MSR_TEMPERATURE_TARGET	Unique	
		15:0		Reserved.
		23:16		<b>Temperature Target (R)</b> The minimum temperature at which PROCHOT# will be asserted. The value is degree C.
		63:24		Reserved.
1A4H	420	MSR_MISC_FEATURE_CONTROL		<b>Miscellaneous Feature Control (R/W)</b>
		0	Core	<b>L2 Hardware Prefetcher Disable (R/W)</b> If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.
		1	Core	<b>L2 Adjacent Cache Line Prefetcher Disable (R/W)</b> If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).
		2	Core	<b>DCU Hardware Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.
		3	Core	<b>DCU IP Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction Pointer of previous loads) to determine whether to prefetch additional lines.
		63:4		Reserved.
1A6H	422	MSR_OFFCORE_RSP_0	Thread	<b>Offcore Response Event Select Register (R/W)</b>
1A7H	422	MSR_OFFCORE_RSP_1	Thread	<b>Offcore Response Event Select Register (R/W)</b>
1AAH	426	MSR_MISC_PWR_MGMT		See <a href="http://biosbits.org">http://biosbits.org</a> .
1B0H	432	IA32_ENERGY_PERF_BIAS	Package	See Table 2-2.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1B1H	433	IA32_PACKAGE_THERM_STATUS	Package	See Table 2-2.
1B2H	434	IA32_PACKAGE_THERM_INTERRUPT	Package	See Table 2-2.
1C8H	456	MSR_LBR_SELECT	Thread	<b>Last Branch Record Filtering Select Register (R/W)</b> See Section 17.8.2, "Filtering of Last Branch Records."
		0		CPL_EQ_0
		1		CPL_NEQ_0
		2		JCC
		3		NEAR_REL_CALL
		4		NEAR_IND_CALL
		5		NEAR_RET
		6		NEAR_IND_JMP
		7		NEAR_REL_JMP
		8		FAR_BRANCH
		63:9		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Thread	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 680H).
1D9H	473	IA32_DEBUGCTL	Thread	<b>Debug Control (R/W)</b> See Table 2-2.
		0		<b>LBR: Last Branch Record</b>
		1		<b>BTF</b>
		5:2		Reserved.
		6		<b>TR: Branch Trace</b>
		7		<b>BTS: Log Branch Trace Message to BTS buffer</b>
		8		<b>BTINT</b>
		9		<b>BTS_OFF_OS</b>
		10		<b>BTS_OFF_USER</b>
		11		<b>FREEZE_LBR_ON_PMI</b>
		12		<b>FREEZE_PERFMON_ON_PMI</b>
		13		<b>ENABLE_UNCORE_PMI</b>
		14		<b>FREEZE_WHILE_SMM</b>
		63:15		Reserved.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1DDH	477	MSR_LER_FROM_LIP	Thread	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Thread	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1F2H	498	IA32_SMRR_PHYSBASE	Core	See Table 2-2.
1F3H	499	IA32_SMRR_PHYSMASK	Core	See Table 2-2.
1FCH	508	MSR_POWER_CTL	Core	See <a href="http://biosbits.org">http://biosbits.org</a> .
200H	512	IA32_MTRR_PHYSBASE0	Thread	See Table 2-2.
201H	513	IA32_MTRR_PHYSMASK0	Thread	See Table 2-2.
202H	514	IA32_MTRR_PHYSBASE1	Thread	See Table 2-2.
203H	515	IA32_MTRR_PHYSMASK1	Thread	See Table 2-2.
204H	516	IA32_MTRR_PHYSBASE2	Thread	See Table 2-2.
205H	517	IA32_MTRR_PHYSMASK2	Thread	See Table 2-2.
206H	518	IA32_MTRR_PHYSBASE3	Thread	See Table 2-2.
207H	519	IA32_MTRR_PHYSMASK3	Thread	See Table 2-2.
208H	520	IA32_MTRR_PHYSBASE4	Thread	See Table 2-2.
209H	521	IA32_MTRR_PHYSMASK4	Thread	See Table 2-2.
20AH	522	IA32_MTRR_PHYSBASE5	Thread	See Table 2-2.
20BH	523	IA32_MTRR_PHYSMASK5	Thread	See Table 2-2.
20CH	524	IA32_MTRR_PHYSBASE6	Thread	See Table 2-2.
20DH	525	IA32_MTRR_PHYSMASK6	Thread	See Table 2-2.
20EH	526	IA32_MTRR_PHYSBASE7	Thread	See Table 2-2.
20FH	527	IA32_MTRR_PHYSMASK7	Thread	See Table 2-2.
210H	528	IA32_MTRR_PHYSBASE8	Thread	See Table 2-2.
211H	529	IA32_MTRR_PHYSMASK8	Thread	See Table 2-2.
212H	530	IA32_MTRR_PHYSBASE9	Thread	See Table 2-2.
213H	531	IA32_MTRR_PHYSMASK9	Thread	See Table 2-2.
250H	592	IA32_MTRR_FIX64K_00000	Thread	See Table 2-2.
258H	600	IA32_MTRR_FIX16K_80000	Thread	See Table 2-2.
259H	601	IA32_MTRR_FIX16K_A0000	Thread	See Table 2-2.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
268H	616	IA32_MTRR_FIX4K_C0000	Thread	See Table 2-2.
269H	617	IA32_MTRR_FIX4K_C8000	Thread	See Table 2-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Thread	See Table 2-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Thread	See Table 2-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Thread	See Table 2-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Thread	See Table 2-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Thread	See Table 2-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Thread	See Table 2-2.
277H	631	IA32_PAT	Thread	See Table 2-2.
280H	640	IA32_MCO_CTL2	Core	See Table 2-2.
281H	641	IA32_MC1_CTL2	Core	See Table 2-2.
282H	642	IA32_MC2_CTL2	Core	See Table 2-2.
283H	643	IA32_MC3_CTL2	Core	See Table 2-2.
284H	644	IA32_MC4_CTL2	Package	Always 0 (CMCI not supported).
2FFH	767	IA32_MTRR_DEF_TYPE	Thread	<b>Default Memory Types (R/W)</b> See Table 2-2.
309H	777	IA32_FIXED_CTR0	Thread	<b>Fixed-Function Performance Counter Register 0 (R/W)</b> See Table 2-2.
30AH	778	IA32_FIXED_CTR1	Thread	<b>Fixed-Function Performance Counter Register 1 (R/W)</b> See Table 2-2.
30BH	779	IA32_FIXED_CTR2	Thread	<b>Fixed-Function Performance Counter Register 2 (R/W)</b> See Table 2-2.
345H	837	IA32_PERF_CAPABILITIES	Thread	See Table 2-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
		5:0		LBR Format. See Table 2-2.
		6		PEBS Record Format.
		7		PEBSSaveArchRegs. See Table 2-2.
		11:8		PEBS_REC_FORMAT. See Table 2-2.
		12		SMM_FREEZE. See Table 2-2.
		63:13		Reserved.
38DH	909	IA32_FIXED_CTR_CTRL	Thread	<b>Fixed-Function-Counter Control Register (R/W)</b> See Table 2-2.
38EH	910	IA32_PERF_GLOBAL_STATUS		See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
		0	Thread	<b>Ovf_PMC0</b>
		1	Thread	<b>Ovf_PMC1</b>
		2	Thread	<b>Ovf_PMC2</b>

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		3	Thread	<b>Ovf_PMC3</b>
		4	Core	<b>Ovf_PMC4</b> (if CPUID.0AH:EAX[15:8] > 4)
		5	Core	<b>Ovf_PMC5</b> (if CPUID.0AH:EAX[15:8] > 5)
		6	Core	<b>Ovf_PMC6</b> (if CPUID.0AH:EAX[15:8] > 6)
		7	Core	<b>Ovf_PMC7</b> (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	<b>Ovf_FixedCtr0</b>
		33	Thread	<b>Ovf_FixedCtr1</b>
		34	Thread	<b>Ovf_FixedCtr2</b>
		60:35		Reserved.
		61	Thread	<b>Ovf_Uncore</b>
		62	Thread	<b>Ovf_BufDSSAVE</b>
		63	Thread	<b>CondChgd</b>
38FH	911	IA32_PERF_GLOBAL_CTRL	Thread	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
		0	Thread	<b>Set 1 to enable PMC0 to count</b>
		1	Thread	<b>Set 1 to enable PMC1 to count</b>
		2	Thread	<b>Set 1 to enable PMC2 to count</b>
		3	Thread	<b>Set 1 to enable PMC3 to count</b>
		4	Core	<b>Set 1 to enable PMC4 to count</b> (if CPUID.0AH:EAX[15:8] > 4)
		5	Core	<b>Set 1 to enable PMC5 to count</b> (if CPUID.0AH:EAX[15:8] > 5)
		6	Core	<b>Set 1 to enable PMC6 to count</b> (if CPUID.0AH:EAX[15:8] > 6)
		7	Core	<b>Set 1 to enable PMC7 to count</b> (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	<b>Set 1 to enable FixedCtr0 to count</b>
		33	Thread	<b>Set 1 to enable FixedCtr1 to count</b>
		34	Thread	<b>Set 1 to enable FixedCtr2 to count</b>
63:35		Reserved.		
390H	912	IA32_PERF_GLOBAL_OVF_CTRL		See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
		0	Thread	<b>Set 1 to clear Ovf_PMC0</b>
		1	Thread	<b>Set 1 to clear Ovf_PMC1</b>
		2	Thread	<b>Set 1 to clear Ovf_PMC2</b>
		3	Thread	<b>Set 1 to clear Ovf_PMC3</b>
		4	Core	<b>Set 1 to clear Ovf_PMC4</b> (if CPUID.0AH:EAX[15:8] > 4)
		5	Core	<b>Set 1 to clear Ovf_PMC5</b> (if CPUID.0AH:EAX[15:8] > 5)
6	Core	<b>Set 1 to clear Ovf_PMC6</b> (if CPUID.0AH:EAX[15:8] > 6)		

**Table 2-18. MSRs Supported by Intel® Processors based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		7	Core	Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	Set 1 to clear Ovf_FixedCtr0
		33	Thread	Set 1 to clear Ovf_FixedCtr1
		34	Thread	Set 1 to clear Ovf_FixedCtr2
		60:35		Reserved.
		61	Thread	Set 1 to clear Ovf_Uncore
		62	Thread	Set 1 to clear Ovf_BufDSSAVE
		63	Thread	Set 1 to clear CondChgd
3F1H	1009	MSR_PEBS_ENABLE	Thread	See Section 18.8.1.1, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMC0. (R/W)
		1		Enable PEBS on IA32_PMC1. (R/W)
		2		Enable PEBS on IA32_PMC2. (R/W)
		3		Enable PEBS on IA32_PMC3. (R/W)
		31:4		Reserved.
		32		Enable Load Latency on IA32_PMC0. (R/W)
		33		Enable Load Latency on IA32_PMC1. (R/W)
		34		Enable Load Latency on IA32_PMC2. (R/W)
		35		Enable Load Latency on IA32_PMC3. (R/W)
		62:36		Reserved.
		63		Enable Precise Store. (R/W)
3F6H	1014	MSR_PEBS_LD_LAT	Thread	see See Section 18.8.1.2, "Load Latency Performance Monitoring Facility."
		15:0		Minimum threshold latency value of tagged load operation that will be counted. (R/W)
		63:36		Reserved.
3F8H	1016	MSR_PKG_C3_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C3 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.
3F9H	1017	MSR_PKG_C6_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C6 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.



**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3FAH	1018	MSR_PKG_C7_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C7 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.
3FCH	1020	MSR_CORE_C3_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C3 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.
3FDH	1021	MSR_CORE_C6_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C6 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.
3FEH	1022	MSR_CORE_C7_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C7 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C7 states. Count at the same frequency as the TSC.
400H	1024	IA32_MC0_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MC0_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
402H	1026	IA32_MC0_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
403H	1027	IA32_MC0_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
404H	1028	IA32_MC1_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
406H	1030	IA32_MC1_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
407H	1031	IA32_MC1_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
408H	1032	IA32_MC2_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
40AH	1034	IA32_MC2_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
40BH	1035	IA32_MC2_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
40CH	1036	IA32_MC3_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC3_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
40EH	1038	IA32_MC3_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
40FH	1039	IA32_MC3_MISC	Core	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
410H	1040	IA32_MC4_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
		0		<b>PCU Hardware Error (R/W)</b> When set, enables signaling of PCU hardware detected errors.
		1		<b>PCU Controller Error (R/W)</b> When set, enables signaling of PCU controller detected errors
		2		<b>PCU Firmware Error (R/W)</b> When set, enables signaling of PCU firmware detected errors
		63:2		Reserved.
411H	1041	IA32_MC4_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
480H	1152	IA32_VMX_BASIC	Thread	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_CTLs	Thread	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Table 2-2. See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_CTLs	Thread	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
483H	1155	IA32_VMX_EXIT_CTLs	Thread	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Table 2-2. See Appendix A.4, "VM-Exit Controls."
484H	1156	IA32_VMX_ENTRY_CTLs	Thread	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Table 2-2. See Appendix A.5, "VM-Entry Controls."
485H	1157	IA32_VMX_MISC	Thread	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.6, "Miscellaneous Data."
486H	1158	IA32_VMX_CR0_FIXED0	Thread	<b>Capability Reporting Register of CR0 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
487H	1159	IA32_VMX_CR0_FIXED1	Thread	<b>Capability Reporting Register of CR0 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
488H	1160	IA32_VMX_CR4_FIXED0	Thread	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
489H	1161	IA32_VMX_CR4_FIXED1	Thread	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Table 2-2. See Appendix A.8, "VMX-Fixed Bits in CR4."
48AH	1162	IA32_VMX_VMCS_ENUM	Thread	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Table 2-2. See Appendix A.9, "VMCS Enumeration."
48BH	1163	IA32_VMX_PROCBASED_CTL2	Thread	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls."
48CH	1164	IA32_VMX_EPT_VPID_ENUM	Thread	<b>Capability Reporting Register of EPT and VPID (R/O)</b> See Table 2-2
48DH	1165	IA32_VMX_TRUE_PINBASED_CTL2	Thread	<b>Capability Reporting Register of Pin-based VM-execution Flex Controls (R/O)</b> See Table 2-2
48EH	1166	IA32_VMX_TRUE_PROCBASED_CTL2	Thread	<b>Capability Reporting Register of Primary Processor-based VM-execution Flex Controls (R/O)</b> See Table 2-2
48FH	1167	IA32_VMX_TRUE_EXIT_CTL2	Thread	<b>Capability Reporting Register of VM-exit Flex Controls (R/O)</b> See Table 2-2
490H	1168	IA32_VMX_TRUE_ENTRY_CTL2	Thread	<b>Capability Reporting Register of VM-entry Flex Controls (R/O)</b> See Table 2-2
4C1H	1217	IA32_A_PMC0	Thread	See Table 2-2.
4C2H	1218	IA32_A_PMC1	Thread	See Table 2-2.
4C3H	1219	IA32_A_PMC2	Thread	See Table 2-2.
4C4H	1220	IA32_A_PMC3	Thread	See Table 2-2.
4C5H	1221	IA32_A_PMC4	Core	See Table 2-2.
4C6H	1222	IA32_A_PMC5	Core	See Table 2-2.
4C7H	1223	IA32_A_PMC6	Core	See Table 2-2.
4C8H	1224	IA32_A_PMC7	Core	See Table 2-2.
600H	1536	IA32_DS_AREA	Thread	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, "Debug Store (DS) Mechanism."
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b> See Section 14.9.1, "RAPL Interfaces."
60AH	1546	MSR_PKG_C3_INTERRUPT_RESPONSE_LIMIT	Package	<b>Package C3 Interrupt Response Limit (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		9:0		<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C3 state.
		12:10		<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns
		14:13		Reserved.
		15		<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
		63:16		Reserved.
60BH	1547	MSR_PKGC6_IRTL	Package	<b>Package C6 Interrupt Response Limit (R/W)</b> This MSR defines the budget allocated for the package to exit from C6 to a C0 state, where interrupt request can be delivered to the core and serviced. Additional core-exit latency may be applicable depending on the actual C-state the core is in. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C6 state.
		12:10		<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns
		14:13		Reserved.
		15		<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
		63:16		Reserved.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
60DH	1549	MSR_PKG_C2_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		<b>Package C2 Residency Counter. (R/O)</b> Value since last reset that this package is in processor-specific C2 states. Count at the same frequency as the TSC.
610H	1552	MSR_PKG_POWER_LIMIT	Package	<b>PKG RAPL Power Limit Control (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
611H	1553	MSR_PKG_ENERGY_STATUS	Package	<b>PKG Energy Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain."
614H	1556	MSR_PKG_POWER_INFO	Package	<b>PKG RAPL Parameters (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
638H	1592	MSR_PPO_POWER_LIMIT	Package	<b>PPO RAPL Power Limit Control (R/W)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
680H	1664	MSR_LASTBRANCH_0_FROM_IP	Thread	<b>Last Branch Record 0 From IP (R/W)</b> One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the <b>source instruction</b> . See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.8.1 and record format in Section 17.4.8.1</li> </ul>
681H	1665	MSR_LASTBRANCH_1_FROM_IP	Thread	<b>Last Branch Record 1 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
682H	1666	MSR_LASTBRANCH_2_FROM_IP	Thread	<b>Last Branch Record 2 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
683H	1667	MSR_LASTBRANCH_3_FROM_IP	Thread	<b>Last Branch Record 3 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
684H	1668	MSR_LASTBRANCH_4_FROM_IP	Thread	<b>Last Branch Record 4 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
685H	1669	MSR_LASTBRANCH_5_FROM_IP	Thread	<b>Last Branch Record 5 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
686H	1670	MSR_LASTBRANCH_6_FROM_IP	Thread	<b>Last Branch Record 6 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
687H	1671	MSR_LASTBRANCH_7_FROM_IP	Thread	<b>Last Branch Record 7 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
688H	1672	MSR_LASTBRANCH_8_FROM_IP	Thread	<b>Last Branch Record 8 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
689H	1673	MSR_LASTBRANCH_9_FROM_IP	Thread	<b>Last Branch Record 9 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68AH	1674	MSR_LASTBRANCH_10_FROM_IP	Thread	<b>Last Branch Record 10 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
68BH	1675	MSR_LASTBRANCH_11_FROM_IP	Thread	<b>Last Branch Record 11 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68CH	1676	MSR_LASTBRANCH_12_FROM_IP	Thread	<b>Last Branch Record 12 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68DH	1677	MSR_LASTBRANCH_13_FROM_IP	Thread	<b>Last Branch Record 13 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68EH	1678	MSR_LASTBRANCH_14_FROM_IP	Thread	<b>Last Branch Record 14 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
68FH	1679	MSR_LASTBRANCH_15_FROM_IP	Thread	<b>Last Branch Record 15 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
6C0H	1728	MSR_LASTBRANCH_0_TO_IP	Thread	<b>Last Branch Record 0 To IP (R/W)</b> One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.
6C1H	1729	MSR_LASTBRANCH_1_TO_IP	Thread	<b>Last Branch Record 1 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C2H	1730	MSR_LASTBRANCH_2_TO_IP	Thread	<b>Last Branch Record 2 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C3H	1731	MSR_LASTBRANCH_3_TO_IP	Thread	<b>Last Branch Record 3 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C4H	1732	MSR_LASTBRANCH_4_TO_IP	Thread	<b>Last Branch Record 4 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C5H	1733	MSR_LASTBRANCH_5_TO_IP	Thread	<b>Last Branch Record 5 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C6H	1734	MSR_LASTBRANCH_6_TO_IP	Thread	<b>Last Branch Record 6 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C7H	1735	MSR_LASTBRANCH_7_TO_IP	Thread	<b>Last Branch Record 7 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C8H	1736	MSR_LASTBRANCH_8_TO_IP	Thread	<b>Last Branch Record 8 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6C9H	1737	MSR_LASTBRANCH_9_TO_IP	Thread	<b>Last Branch Record 9 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CAH	1738	MSR_LASTBRANCH_10_TO_IP	Thread	<b>Last Branch Record 10 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CBH	1739	MSR_LASTBRANCH_11_TO_IP	Thread	<b>Last Branch Record 11 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CCH	1740	MSR_LASTBRANCH_12_TO_IP	Thread	<b>Last Branch Record 12 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.

**Table 2-18. MSRs Supported by Intel® Processors  
based on Intel® microarchitecture code name Sandy Bridge (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
6CDH	1741	MSR_LASTBRANCH_13_TO_IP	Thread	<b>Last Branch Record 13 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CEH	1742	MSR_LASTBRANCH_14_TO_IP	Thread	<b>Last Branch Record 14 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6CFH	1743	MSR_LASTBRANCH_15_TO_IP	Thread	<b>Last Branch Record 15 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6E0H	1760	IA32_TSC_DEADLINE	Thread	See Table 2-2.
802H-83FH		X2APIC MSRs	Thread	See Table 2-2.
C000_0080H		IA32_EFER	Thread	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	Thread	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	Thread	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	Thread	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	Thread	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.
C000_0101H		IA32_GS_BASE	Thread	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	Thread	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0103H		IA32_TSC_AUX	Thread	<b>AUXILIARY TSC Signature (R/W)</b> See Table 2-2 and Section 17.16.2, "IA32_TSC_AUX Register and RDTSCP Support."

## 2.9.1 MSRs In 2nd Generation Intel® Core™ Processor Family (Based on Intel® Microarchitecture Code Name Sandy Bridge)

Table 2-19 and Table 2-20 list model-specific registers (MSRs) that are specific to the 2nd generation Intel® Core™ processor family (based on Intel microarchitecture code name Sandy Bridge). These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_2AH; see Table 2-1.

**Table 2-19. MSRs Supported by 2nd Generation Intel® Core™ Processors (Intel® microarchitecture code name Sandy Bridge)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		63:32		Reserved.
60CH	1548	MSR_PKGC7_IRTL	Package	<b>Package C7 Interrupt Response Limit (R/W)</b> This MSR defines the budget allocated for the package to exit from C7 to a C0 state, where interrupt request can be delivered to the core and serviced. Additional core-exit latency may be applicable depending on the actual C-state the core is in. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C7 state.
		12:10		<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns
		14:13		Reserved.
		15		<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
		63:16		Reserved.
639H	1593	MSR_PP0_ENERGY_STATUS	Package	<b>PP0 Energy Status (R/O)</b> See Section 14.9.4, "PP0/PP1 RAPL Domains."



**Table 2-19. MSRs Supported by 2nd Generation Intel® Core™ Processors (Intel® microarchitecture code name Sandy Bridge) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
63AH	1594	MSR_PP0_POLICY	Package	<b>PP0 Balance Policy (R/W)</b> See Section 14.9.4, "PP0/PP1 RAPL Domains."
640H	1600	MSR_PP1_POWER_LIMIT	Package	<b>PP1 RAPL Power Limit Control (R/W)</b> See Section 14.9.4, "PP0/PP1 RAPL Domains."
641H	1601	MSR_PP1_ENERGY_STATUS	Package	<b>PP1 Energy Status (R/O)</b> See Section 14.9.4, "PP0/PP1 RAPL Domains."
642H	1602	MSR_PP1_POLICY	Package	<b>PP1 Balance Policy (R/W)</b> See Section 14.9.4, "PP0/PP1 RAPL Domains."

See Table 2-18, Table 2-19, and Table 2-20 for MSR definitions applicable to processors with CPUID signature 06\_2AH.

Table 2-20 lists the MSRs of uncore PMU for Intel processors with CPUID signature 06\_2AH.

**Table 2-20. Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
391H	913	MSR_UNC_PERF_GLOBAL_CTRL	Package	Uncore PMU global control
		0		Slice 0 select
		1		Slice 1 select
		2		Slice 2 select
		3		Slice 3 select
		4		Slice 4 select
		18:5		Reserved.
		29		Enable all uncore counters
		30		Enable wake on PMI
		31		Enable Freezing counter when overflow
63:32	Reserved.			
392H	914	MSR_UNC_PERF_GLOBAL_STATUS	Package	Uncore PMU main status
		0		Fixed counter overflowed
		1		An ARB counter overflowed
		2		Reserved
		3		A CBox counter overflowed (on any slice)
		63:4		Reserved.
394H	916	MSR_UNC_PERF_FIXED_CTRL	Package	Uncore fixed counter control (R/W)
		19:0		Reserved
		20		Enable overflow propagation

**Table 2-20. Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		21		Reserved
		22		Enable counting
		63:23		Reserved.
395H	917	MSR_UNC_PERF_FIXED_CTR	Package	Uncore fixed counter
		47:0		Current count
		63:48		Reserved.
396H	918	MSR_UNC_CBO_CONFIG	Package	Uncore C-Box configuration information (R/O)
		3:0		Report the number of C-Box units with performance counters, including processor cores and processor graphics"
		63:4		Reserved.
3B0H	946	MSR_UNC_ARB_PERFCTR0	Package	Uncore Arb unit, performance counter 0
3B1H	947	MSR_UNC_ARB_PERFCTR1	Package	Uncore Arb unit, performance counter 1
3B2H	944	MSR_UNC_ARB_PERFEVTSELO	Package	Uncore Arb unit, counter 0 event select MSR
3B3H	945	MSR_UNC_ARB_PERFEVTSEL1	Package	Uncore Arb unit, counter 1 event select MSR
700H	1792	MSR_UNC_CBO_0_PERFEVTSELO	Package	Uncore C-Box 0, counter 0 event select MSR
701H	1793	MSR_UNC_CBO_0_PERFEVTSEL1	Package	Uncore C-Box 0, counter 1 event select MSR
702H	1794	MSR_UNC_CBO_0_PERFEVTSEL2	Package	Uncore C-Box 0, counter 2 event select MSR.
703H	1795	MSR_UNC_CBO_0_PERFEVTSEL3	Package	Uncore C-Box 0, counter 3 event select MSR.
705H	1797	MSR_UNC_CBO_0_UNIT_STATUS	Package	Uncore C-Box 0, unit status for counter 0-3
706H	1798	MSR_UNC_CBO_0_PERFCTR0	Package	Uncore C-Box 0, performance counter 0
707H	1799	MSR_UNC_CBO_0_PERFCTR1	Package	Uncore C-Box 0, performance counter 1
708H	1800	MSR_UNC_CBO_0_PERFCTR2	Package	Uncore C-Box 0, performance counter 2.
709H	1801	MSR_UNC_CBO_0_PERFCTR3	Package	Uncore C-Box 0, performance counter 3.
710H	1808	MSR_UNC_CBO_1_PERFEVTSELO	Package	Uncore C-Box 1, counter 0 event select MSR
711H	1809	MSR_UNC_CBO_1_PERFEVTSEL1	Package	Uncore C-Box 1, counter 1 event select MSR
712H	1810	MSR_UNC_CBO_1_PERFEVTSEL2	Package	Uncore C-Box 1, counter 2 event select MSR.
713H	1811	MSR_UNC_CBO_1_PERFEVTSEL3	Package	Uncore C-Box 1, counter 3 event select MSR.

Table 2-20. Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
715H	1813	MSR_UNC_CBO_1_UNIT_STATUS	Package	Uncore C-Box 1, unit status for counter 0-3
716H	1814	MSR_UNC_CBO_1_PERFCTR0	Package	Uncore C-Box 1, performance counter 0
717H	1815	MSR_UNC_CBO_1_PERFCTR1	Package	Uncore C-Box 1, performance counter 1
718H	1816	MSR_UNC_CBO_1_PERFCTR2	Package	Uncore C-Box 1, performance counter 2.
719H	1817	MSR_UNC_CBO_1_PERFCTR3	Package	Uncore C-Box 1, performance counter 3.
720H	1824	MSR_UNC_CBO_2_PERFEVTSELO	Package	Uncore C-Box 2, counter 0 event select MSR
721H	1825	MSR_UNC_CBO_2_PERFEVTSEL1	Package	Uncore C-Box 2, counter 1 event select MSR
722H	1826	MSR_UNC_CBO_2_PERFEVTSEL2	Package	Uncore C-Box 2, counter 2 event select MSR.
723H	1827	MSR_UNC_CBO_2_PERFEVTSEL3	Package	Uncore C-Box 2, counter 3 event select MSR.
725H	1829	MSR_UNC_CBO_2_UNIT_STATUS	Package	Uncore C-Box 2, unit status for counter 0-3
726H	1830	MSR_UNC_CBO_2_PERFCTR0	Package	Uncore C-Box 2, performance counter 0
727H	1831	MSR_UNC_CBO_2_PERFCTR1	Package	Uncore C-Box 2, performance counter 1
728H	1832	MSR_UNC_CBO_3_PERFCTR2	Package	Uncore C-Box 3, performance counter 2.
729H	1833	MSR_UNC_CBO_3_PERFCTR3	Package	Uncore C-Box 3, performance counter 3.
730H	1840	MSR_UNC_CBO_3_PERFEVTSELO	Package	Uncore C-Box 3, counter 0 event select MSR
731H	1841	MSR_UNC_CBO_3_PERFEVTSEL1	Package	Uncore C-Box 3, counter 1 event select MSR.
732H	1842	MSR_UNC_CBO_3_PERFEVTSEL2	Package	Uncore C-Box 3, counter 2 event select MSR.
733H	1843	MSR_UNC_CBO_3_PERFEVTSEL3	Package	Uncore C-Box 3, counter 3 event select MSR.
735H	1845	MSR_UNC_CBO_3_UNIT_STATUS	Package	Uncore C-Box 3, unit status for counter 0-3
736H	1846	MSR_UNC_CBO_3_PERFCTR0	Package	Uncore C-Box 3, performance counter 0.
737H	1847	MSR_UNC_CBO_3_PERFCTR1	Package	Uncore C-Box 3, performance counter 1.
738H	1848	MSR_UNC_CBO_3_PERFCTR2	Package	Uncore C-Box 3, performance counter 2.
739H	1849	MSR_UNC_CBO_3_PERFCTR3	Package	Uncore C-Box 3, performance counter 3.
740H	1856	MSR_UNC_CBO_4_PERFEVTSELO	Package	Uncore C-Box 4, counter 0 event select MSR
741H	1857	MSR_UNC_CBO_4_PERFEVTSEL1	Package	Uncore C-Box 4, counter 1 event select MSR.
742H	1858	MSR_UNC_CBO_4_PERFEVTSEL2	Package	Uncore C-Box 4, counter 2 event select MSR.

**Table 2-20. Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
743H	1859	MSR_UNC_CBO_4_PERFEVTSEL3	Package	Uncore C-Box 4, counter 3 event select MSR.
745H	1861	MSR_UNC_CBO_4_UNIT_STATUS	Package	Uncore C-Box 4, unit status for counter 0-3
746H	1862	MSR_UNC_CBO_4_PERFCTR0	Package	Uncore C-Box 4, performance counter 0.
747H	1863	MSR_UNC_CBO_4_PERFCTR1	Package	Uncore C-Box 4, performance counter 1.
748H	1864	MSR_UNC_CBO_4_PERFCTR2	Package	Uncore C-Box 4, performance counter 2.
749H	1865	MSR_UNC_CBO_4_PERFCTR3	Package	Uncore C-Box 4, performance counter 3.

### 2.9.2 MSRs In Intel® Xeon® Processor E5 Family (Based on Intel® Microarchitecture Code Name Sandy Bridge)

Table 2-21 lists additional model-specific registers (MSRs) that are specific to the Intel® Xeon® Processor E5 Family (based on Intel® microarchitecture code name Sandy Bridge). These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_2DH, and also supports MSRs listed in Table 2-18 and Table 2-22.

**Table 2-21. Selected MSRs Supported by Intel® Xeon® Processors E5 Family (based on Sandy Bridge microarchitecture)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
17FH	383	MSR_ERROR_CONTROL	Package	<b>MC Bank Error Configuration (R/W)</b>
		0		Reserved
		1		<b>MemError Log Enable (R/W)</b> When set, enables IMC status bank to log additional info in bits 36:32.
		63:2		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		39:32	Package	<b>Maximum Ratio Limit for 5C</b> Maximum turbo ratio limit of 5 core active.

**Table 2-21. Selected MSRs Supported by Intel® Xeon® Processors E5 Family (based on Sandy Bridge microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		47:40	Package	<b>Maximum Ratio Limit for 6C</b> Maximum turbo ratio limit of 6 core active.
		55:48	Package	<b>Maximum Ratio Limit for 7C</b> Maximum turbo ratio limit of 7 core active.
		63:56	Package	<b>Maximum Ratio Limit for 8C</b> Maximum turbo ratio limit of 8 core active.
285H	645	IA32_MC5_CTL2	Package	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
288H	648	IA32_MC8_CTL2	Package	See Table 2-2.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 2-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 2-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 2-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 2-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 2-2.
290H	656	IA32_MC16_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.
39CH	924	MSR_PEBS_NUM_ALT	Package	
		0		<b>ENABLE_PEBS_NUM_ALT (RW)</b> Write 1 to enable alternate PEBS counting logic for specific events requiring additional configuration, see Table 19-16
		63:1		Reserved (must be zero).
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
415H	1045	IA32_MC5_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
416H	1046	IA32_MC5_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
417H	1047	IA32_MC5_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
419H	1049	IA32_MC6_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
41AH	1050	IA32_MC6_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
41BH	1051	IA32_MC6_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
41DH	1053	IA32_MC7_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
41EH	1054	IA32_MC7_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."

**Table 2-21. Selected MSRs Supported by Intel® Xeon® Processors E5 Family (based on Sandy Bridge microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
41FH	1055	IA32_MC7_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
420H	1056	IA32_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
421H	1057	IA32_MC8_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
422H	1058	IA32_MC8_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
423H	1059	IA32_MC8_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
425H	1061	IA32_MC9_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
426H	1062	IA32_MC9_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
427H	1063	IA32_MC9_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
429H	1065	IA32_MC10_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
42AH	1066	IA32_MC10_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
42BH	1067	IA32_MC10_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
42CH	1068	IA32_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
42DH	1069	IA32_MC11_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
42EH	1070	IA32_MC11_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
42FH	1071	IA32_MC11_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
430H	1072	IA32_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
431H	1073	IA32_MC12_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
432H	1074	IA32_MC12_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
433H	1075	IA32_MC12_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
434H	1076	IA32_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
435H	1077	IA32_MC13_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
436H	1078	IA32_MC13_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
437H	1079	IA32_MC13_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
438H	1080	IA32_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
439H	1081	IA32_MC14_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
43AH	1082	IA32_MC14_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
43BH	1083	IA32_MC14_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
43CH	1084	IA32_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
43DH	1085	IA32_MC15_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
43EH	1086	IA32_MC15_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
43FH	1087	IA32_MC15_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
440H	1088	IA32_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
441H	1089	IA32_MC16_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
442H	1090	IA32_MC16_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."

**Table 2-21. Selected MSRs Supported by Intel® Xeon® Processors E5 Family (based on Sandy Bridge microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
443H	1091	IA32_MC16_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
444H	1092	IA32_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
445H	1093	IA32_MC17_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
446H	1094	IA32_MC17_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
447H	1095	IA32_MC17_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
448H	1096	IA32_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
449H	1097	IA32_MC18_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
44AH	1098	IA32_MC18_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
44BH	1099	IA32_MC18_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
44CH	1100	IA32_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
44DH	1101	IA32_MC19_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 16.
44EH	1102	IA32_MC19_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
44FH	1103	IA32_MC19_MISC	Package	See Section 15.3.2.4, "IA32_MCi_MISC MSRs."
613H	1555	MSR_PKG_PERF_STATUS	Package	<b>Package RAPL Perf Status (R/O)</b>
618H	1560	MSR_DRAM_POWER_LIMIT	Package	<b>DRAM RAPL Power Limit Control (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	<b>DRAM RAPL Parameters (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."

See Table 2-18, Table 2-21, and Table 2-22 for MSR definitions applicable to processors with CPUID signature 06\_2DH.

### 2.9.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family

Intel Xeon Processor E5 family is based on the Sandy Bridge microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-22. For complete detail of the uncore PMU, refer to Intel Xeon Processor E5 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_2DH

**Table 2-22. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C08H		MSR_U_PMON_UCLK_FIXED_CTL	Package	Uncore U-box UCLK fixed counter control
C09H		MSR_U_PMON_UCLK_FIXED_CTR	Package	Uncore U-box UCLK fixed counter

**Table 2-22. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C10H		MSR_U_PMON_EVNTSELO	Package	Uncore U-box perfmon event select for U-box counter 0.
C11H		MSR_U_PMON_EVNTSEL1	Package	Uncore U-box perfmon event select for U-box counter 1.
C16H		MSR_U_PMON_CTR0	Package	Uncore U-box perfmon counter 0
C17H		MSR_U_PMON_CTR1	Package	Uncore U-box perfmon counter 1
C24H		MSR_PCU_PMON_BOX_CTL	Package	Uncore PCU perfmon for PCU-box-wide control
C30H		MSR_PCU_PMON_EVNTSELO	Package	Uncore PCU perfmon event select for PCU counter 0.
C31H		MSR_PCU_PMON_EVNTSEL1	Package	Uncore PCU perfmon event select for PCU counter 1.
C32H		MSR_PCU_PMON_EVNTSEL2	Package	Uncore PCU perfmon event select for PCU counter 2.
C33H		MSR_PCU_PMON_EVNTSEL3	Package	Uncore PCU perfmon event select for PCU counter 3.
C34H		MSR_PCU_PMON_BOX_FILTER	Package	Uncore PCU perfmon box-wide filter.
C36H		MSR_PCU_PMON_CTR0	Package	Uncore PCU perfmon counter 0.
C37H		MSR_PCU_PMON_CTR1	Package	Uncore PCU perfmon counter 1.
C38H		MSR_PCU_PMON_CTR2	Package	Uncore PCU perfmon counter 2.
C39H		MSR_PCU_PMON_CTR3	Package	Uncore PCU perfmon counter 3.
D04H		MSR_C0_PMON_BOX_CTL	Package	Uncore C-box 0 perfmon local box wide control.
D10H		MSR_C0_PMON_EVNTSELO	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 0.
D11H		MSR_C0_PMON_EVNTSEL1	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 1.
D12H		MSR_C0_PMON_EVNTSEL2	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 2.
D13H		MSR_C0_PMON_EVNTSEL3	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 3.
D14H		MSR_C0_PMON_BOX_FILTER	Package	Uncore C-box 0 perfmon box wide filter.
D16H		MSR_C0_PMON_CTR0	Package	Uncore C-box 0 perfmon counter 0.
D17H		MSR_C0_PMON_CTR1	Package	Uncore C-box 0 perfmon counter 1.
D18H		MSR_C0_PMON_CTR2	Package	Uncore C-box 0 perfmon counter 2.
D19H		MSR_C0_PMON_CTR3	Package	Uncore C-box 0 perfmon counter 3.
D24H		MSR_C1_PMON_BOX_CTL	Package	Uncore C-box 1 perfmon local box wide control.
D30H		MSR_C1_PMON_EVNTSELO	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 0.
D31H		MSR_C1_PMON_EVNTSEL1	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 1.
D32H		MSR_C1_PMON_EVNTSEL2	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 2.
D33H		MSR_C1_PMON_EVNTSEL3	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 3.
D34H		MSR_C1_PMON_BOX_FILTER	Package	Uncore C-box 1 perfmon box wide filter.
D36H		MSR_C1_PMON_CTR0	Package	Uncore C-box 1 perfmon counter 0.
D37H		MSR_C1_PMON_CTR1	Package	Uncore C-box 1 perfmon counter 1.
D38H		MSR_C1_PMON_CTR2	Package	Uncore C-box 1 perfmon counter 2.
D39H		MSR_C1_PMON_CTR3	Package	Uncore C-box 1 perfmon counter 3.
D44H		MSR_C2_PMON_BOX_CTL	Package	Uncore C-box 2 perfmon local box wide control.
D50H		MSR_C2_PMON_EVNTSELO	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 0.
D51H		MSR_C2_PMON_EVNTSEL1	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 1.



Table 2-22. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
D52H		MSR_C2_PMON_EVTSEL2	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 2.
D53H		MSR_C2_PMON_EVTSEL3	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 3.
D54H		MSR_C2_PMON_BOX_FILTER	Package	Uncore C-box 2 perfmon box wide filter.
D56H		MSR_C2_PMON_CTR0	Package	Uncore C-box 2 perfmon counter 0.
D57H		MSR_C2_PMON_CTR1	Package	Uncore C-box 2 perfmon counter 1.
D58H		MSR_C2_PMON_CTR2	Package	Uncore C-box 2 perfmon counter 2.
D59H		MSR_C2_PMON_CTR3	Package	Uncore C-box 2 perfmon counter 3.
D64H		MSR_C3_PMON_BOX_CTL	Package	Uncore C-box 3 perfmon local box wide control.
D70H		MSR_C3_PMON_EVTSEL0	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 0.
D71H		MSR_C3_PMON_EVTSEL1	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 1.
D72H		MSR_C3_PMON_EVTSEL2	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 2.
D73H		MSR_C3_PMON_EVTSEL3	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 3.
D74H		MSR_C3_PMON_BOX_FILTER	Package	Uncore C-box 3 perfmon box wide filter.
D76H		MSR_C3_PMON_CTR0	Package	Uncore C-box 3 perfmon counter 0.
D77H		MSR_C3_PMON_CTR1	Package	Uncore C-box 3 perfmon counter 1.
D78H		MSR_C3_PMON_CTR2	Package	Uncore C-box 3 perfmon counter 2.
D79H		MSR_C3_PMON_CTR3	Package	Uncore C-box 3 perfmon counter 3.
D84H		MSR_C4_PMON_BOX_CTL	Package	Uncore C-box 4 perfmon local box wide control.
D90H		MSR_C4_PMON_EVTSEL0	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 0.
D91H		MSR_C4_PMON_EVTSEL1	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 1.
D92H		MSR_C4_PMON_EVTSEL2	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 2.
D93H		MSR_C4_PMON_EVTSEL3	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 3.
D94H		MSR_C4_PMON_BOX_FILTER	Package	Uncore C-box 4 perfmon box wide filter.
D96H		MSR_C4_PMON_CTR0	Package	Uncore C-box 4 perfmon counter 0.
D97H		MSR_C4_PMON_CTR1	Package	Uncore C-box 4 perfmon counter 1.
D98H		MSR_C4_PMON_CTR2	Package	Uncore C-box 4 perfmon counter 2.
D99H		MSR_C4_PMON_CTR3	Package	Uncore C-box 4 perfmon counter 3.
DA4H		MSR_C5_PMON_BOX_CTL	Package	Uncore C-box 5 perfmon local box wide control.
DB0H		MSR_C5_PMON_EVTSEL0	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 0.
DB1H		MSR_C5_PMON_EVTSEL1	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 1.
DB2H		MSR_C5_PMON_EVTSEL2	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 2.
DB3H		MSR_C5_PMON_EVTSEL3	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 3.
DB4H		MSR_C5_PMON_BOX_FILTER	Package	Uncore C-box 5 perfmon box wide filter.
DB6H		MSR_C5_PMON_CTR0	Package	Uncore C-box 5 perfmon counter 0.
DB7H		MSR_C5_PMON_CTR1	Package	Uncore C-box 5 perfmon counter 1.
DB8H		MSR_C5_PMON_CTR2	Package	Uncore C-box 5 perfmon counter 2.
DB9H		MSR_C5_PMON_CTR3	Package	Uncore C-box 5 perfmon counter 3.

**Table 2-22. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
DC4H		MSR_C6_PMON_BOX_CTL	Package	Uncore C-box 6 perfmon local box wide control.
DD0H		MSR_C6_PMON_EVTSEL0	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 0.
DD1H		MSR_C6_PMON_EVTSEL1	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 1.
DD2H		MSR_C6_PMON_EVTSEL2	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 2.
DD3H		MSR_C6_PMON_EVTSEL3	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 3.
DD4H		MSR_C6_PMON_BOX_FILTER	Package	Uncore C-box 6 perfmon box wide filter.
DD6H		MSR_C6_PMON_CTR0	Package	Uncore C-box 6 perfmon counter 0.
DD7H		MSR_C6_PMON_CTR1	Package	Uncore C-box 6 perfmon counter 1.
DD8H		MSR_C6_PMON_CTR2	Package	Uncore C-box 6 perfmon counter 2.
DD9H		MSR_C6_PMON_CTR3	Package	Uncore C-box 6 perfmon counter 3.
DE4H		MSR_C7_PMON_BOX_CTL	Package	Uncore C-box 7 perfmon local box wide control.
DF0H		MSR_C7_PMON_EVTSEL0	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 0.
DF1H		MSR_C7_PMON_EVTSEL1	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 1.
DF2H		MSR_C7_PMON_EVTSEL2	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 2.
DF3H		MSR_C7_PMON_EVTSEL3	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 3.
DF4H		MSR_C7_PMON_BOX_FILTER	Package	Uncore C-box 7 perfmon box wide filter.
DF6H		MSR_C7_PMON_CTR0	Package	Uncore C-box 7 perfmon counter 0.
DF7H		MSR_C7_PMON_CTR1	Package	Uncore C-box 7 perfmon counter 1.
DF8H		MSR_C7_PMON_CTR2	Package	Uncore C-box 7 perfmon counter 2.
DF9H		MSR_C7_PMON_CTR3	Package	Uncore C-box 7 perfmon counter 3.

## 2.10 MSRS IN THE 3RD GENERATION INTEL® CORE™ PROCESSOR FAMILY (BASED ON INTEL® MICROARCHITECTURE CODE NAME IVY BRIDGE)

The 3rd generation Intel® Core™ processor family and the Intel® Xeon® processor E3-1200v2 product family (based on Intel microarchitecture code name Ivy Bridge) support the MSR interfaces listed in Table 2-18, Table 2-19, Table 2-20, and Table 2-23. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_3AH.

**Table 2-23. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors (based on Intel® microarchitecture code name Ivy Bridge)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
CEH	206	MSR_PLATFORM_INFO	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.

**Table 2-23. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors (based on Intel® microarchitecture code name Ivy Bridge) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		27:16		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		31:30		Reserved.
		32	Package	<b>Low Power Mode Support (LPM) (R/O)</b> When set to 1, indicates that LPM is supported, and when set to 0, indicates LPM is not supported.
		34:33	Package	<b>Number of ConfigTDP Levels (R/O)</b> 00: Only Base TDP level available. 01: One additional TDP level available. 02: Two additional TDP level available. 11: Reserved
		39:35		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 100MHz.
		55:48	Package	<b>Minimum Operating Ratio (R/O)</b> Contains the minimum supported operating ratio in units of 100 MHz.
		63:56		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .

**Table 2-23. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors (based on Intel® microarchitecture code name Ivy Bridge) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-state support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit. Note: This field cannot be used to limit package C-state to C3.
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.
		15		<b>CFG Lock (R/WO)</b> When set, lock bits 15:0 of this register until next reset.
		24:16		Reserved.
		25		<b>C3 state auto demotion enable (R/W)</b> When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.
		26		<b>C1 state auto demotion enable (R/W)</b> When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.
		27		<b>Enable C3 undemotion (R/W)</b> When set, enables undemotion from demoted C3.
		28		<b>Enable C1 undemotion (R/W)</b> When set, enables undemotion from demoted C1.
		63:29		Reserved.
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
648H	1608	MSR_CONFIG_TDP_NOMINAL	Package	<b>Base TDP Ratio (R/O)</b>
		7:0		<b>Config_TDP_Base</b> Base TDP level ratio to be used for this specific processor (in units of 100 MHz).
		63:8		Reserved.

**Table 2-23. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors (based on Intel® microarchitecture code name Ivy Bridge) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
649H	1609	MSR_CONFIG_TDP_LEVEL1	Package	ConfigTDP Level 1 ratio and power level (R/O)
		14:0		PKG_TDP_LVL1. Power setting for ConfigTDP Level 1.
		15		Reserved
		23:16		Config_TDP_LVL1_Ratio. ConfigTDP level 1 ratio to be used for this specific processor.
		31:24		Reserved
		46:32		PKG_MAX_PWR_LVL1. Max Power setting allowed for ConfigTDP Level 1.
		47		Reserved
		62:48		PKG_MIN_PWR_LVL1. MIN Power setting allowed for ConfigTDP Level 1.
		63		Reserved.
64AH	1610	MSR_CONFIG_TDP_LEVEL2	Package	ConfigTDP Level 2 ratio and power level (R/O)
		14:0		PKG_TDP_LVL2. Power setting for ConfigTDP Level 2.
		15		Reserved
		23:16		Config_TDP_LVL2_Ratio. ConfigTDP level 2 ratio to be used for this specific processor.
		31:24		Reserved
		46:32		PKG_MAX_PWR_LVL2. Max Power setting allowed for ConfigTDP Level 2.
		47		Reserved
		62:48		PKG_MIN_PWR_LVL2. MIN Power setting allowed for ConfigTDP Level 2.
		63		Reserved.
64BH	1611	MSR_CONFIG_TDP_CONTROL	Package	<b>ConfigTDP Control (R/W)</b>
		1:0		<b>TDP_LEVEL (RW/L)</b> System BIOS can program this field.
		30:2		Reserved.
		31		<b>Config_TDP_Lock (RW/L)</b> When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
64CH	1612	MSR_TURBO_ACTIVATION_RATIO	Package	<b>ConfigTDP Control (R/W)</b>
		7:0		<b>MAX_NON_TURBO_RATIO (RW/L)</b> System BIOS can program this field.
		30:8		Reserved.

**Table 2-23. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors (based on Intel® microarchitecture code name Ivy Bridge) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		31		<b>TURBO_ACTIVATION_RATIO_Lock (Rw/L)</b> When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
See Table 2-18, Table 2-19 and Table 2-20 for other MSR definitions applicable to processors with CPUID signature 06_3AH				

### 2.10.1 MSRs In Intel® Xeon® Processor E5 v2 Product Family (Based on Ivy Bridge-E Microarchitecture)

Table 2-24 lists model-specific registers (MSRs) that are specific to the Intel® Xeon® Processor E5 v2 Product Family (based on Ivy Bridge-E microarchitecture). These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_3EH, see Table 2-1. These processors supports the MSR interfaces listed in Table 2-18, and Table 2-24.

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
4EH	78	MSR_PPIN_CTL	Package	Protected Processor Inventory Number Enable Control (R/W)
		0		LockOut (R/W0) Set 1 to prevent further writes to MSR_PPIN_CTL. Writing 1 to MSR_PPIN_CTL[bit 0] is permitted only if MSR_PPIN_CTL[bit 1] is clear, Default is 0. BIOS should provide an opt-in menu to enable the user to turn on MSR_PPIN_CTL[bit 1] for privileged inventory initialization agent to access MSR_PPIN. After reading MSR_PPIN, the privileged inventory initialization agent should write '01b' to MSR_PPIN_CTL to disable further access to MSR_PPIN and prevent unauthorized modification to MSR_PPIN_CTL.
		1		Enable_PPIN (R/W) If 1, enables MSR_PPIN to be accessible using RDMSR. Once set, attempt to write 1 to MSR_PPIN_CTL[bit 0] will cause #GP. If 0, an attempt to read MSR_PPIN will cause #GP. Default is 0.
		63:2		Reserved.
4FH	79	MSR_PPIN	Package	Protected Processor Inventory Number (R/O)

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:0		<b>Protected Processor Inventory Number (R/O)</b> A unique value within a given CUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to MSR_PPIN is enabled. Access to MSR_PPIN is permitted only if MSR_PPIN_CTL[bits 1:0] = '10b'
CEH	206	MSR_PLATFORM_INFO	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
		22:16		Reserved.
		23	Package	<b>PPIN_CAP (R/O)</b> When set to 1, indicates that Protected Processor Inventory Number (PPIN) capability can be enabled for privileged system inventory agent to read PPIN from MSR_PPIN. When set to 0, PPIN capability is not supported. An attempt to access MSR_PPIN_CTL or MSR_PPIN will cause #GP.
		27:24		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		30	Package	<b>Programmable TJ OFFSET (R/O)</b> When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify an temperature offset.
		39:31		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 100MHz.
63:48		Reserved.		
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See <a href="http://biosbits.org">http://biosbits.org</a> .

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-state support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit. Note: This field cannot be used to limit package C-state to C3.
		9:3		Reserved.
		10		<b>I/O MWAIT Redirection Enable (R/W)</b> When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.
		15		<b>CFG Lock (R/W0)</b> When set, lock bits 15:0 of this register until next reset.
		63:16		Reserved.
179H	377	IA32_MCG_CAP	Thread	<b>Global Machine Check Capability (R/O)</b>
		7:0		<b>Count</b>
		8		<b>MCG_CTL_P</b>
		9		<b>MCG_EXT_P</b>
		10		<b>MCP_CMCI_P</b>
		11		<b>MCG_TES_P</b>
		15:12		Reserved.
		23:16		<b>MCG_EXT_CNT</b>
		24		<b>MCG_SER_P</b>
		25		Reserved.
		26		<b>MCG_ELOG_P</b>
		63:27		Reserved.
17FH	383	MSR_ERROR_CONTROL	Package	<b>MC Bank Error Configuration (R/W)</b>
		0		Reserved
		1		<b>MemError Log Enable (R/W)</b> When set, enables IMC status bank to log additional info in bits 36:32.
		63:2		Reserved.



**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1A2H	418	MSR_TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		<b>Temperature Target (RO)</b> The minimum temperature at which PROCHOT# will be asserted. The value is degree C.
		27:24		<b>TCC Activation Offset (R/W)</b> Specifies a temperature offset in degrees C from the temperature target (bits 23:16). PROCHOT# will assert at the offset target temperature. Write is permitted only MSR_PLATFORM_INFO.[30] is set.
		63:28		Reserved.
1AEH	430	MSR_TURBO_RATIO_LIMIT 1	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 9C</b> Maximum turbo ratio limit of 9 core active.
		15:8	Package	<b>Maximum Ratio Limit for 10C</b> Maximum turbo ratio limit of 10core active.
		23:16	Package	<b>Maximum Ratio Limit for 11C</b> Maximum turbo ratio limit of 11 core active.
		31:24	Package	<b>Maximum Ratio Limit for 12C</b> Maximum turbo ratio limit of 12 core active.
		63:32		Reserved
285H	645	IA32_MC5_CTL2	Package	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
288H	648	IA32_MC8_CTL2	Package	See Table 2-2.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 2-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 2-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 2-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 2-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 2-2.
290H	656	IA32_MC16_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
294H	660	IA32_MC20_CTL2	Package	See Table 2-2.
295H	661	IA32_MC21_CTL2	Package	See Table 2-2.
296H	662	IA32_MC22_CTL2	Package	See Table 2-2.
297H	663	IA32_MC23_CTL2	Package	See Table 2-2.
298H	664	IA32_MC24_CTL2	Package	See Table 2-2.
299H	665	IA32_MC25_CTL2	Package	See Table 2-2.
29AH	666	IA32_MC26_CTL2	Package	See Table 2-2.
29BH	667	IA32_MC27_CTL2	Package	See Table 2-2.
29CH	668	IA32_MC28_CTL2	Package	See Table 2-2.
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC5 reports MC error from the Intel QPI module.
415H	1045	IA32_MC5_STATUS	Package	
416H	1046	IA32_MC5_ADDR	Package	
417H	1047	IA32_MC5_MISC	Package	
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC6 reports MC error from the integrated I/O module.
419H	1049	IA32_MC6_STATUS	Package	
41AH	1050	IA32_MC6_ADDR	Package	
41BH	1051	IA32_MC6_MISC	Package	
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC7 and MC 8 report MC error from the two home agents.
41DH	1053	IA32_MC7_STATUS	Package	
41EH	1054	IA32_MC7_ADDR	Package	
41FH	1055	IA32_MC7_MISC	Package	
420H	1056	IA32_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC7 and MC 8 report MC error from the two home agents.
421H	1057	IA32_MC8_STATUS	Package	
422H	1058	IA32_MC8_ADDR	Package	
423H	1059	IA32_MC8_MISC	Package	
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
425H	1061	IA32_MC9_STATUS	Package	
426H	1062	IA32_MC9_ADDR	Package	
427H	1063	IA32_MC9_MISC	Package	
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
429H	1065	IA32_MC10_STATUS	Package	
42AH	1066	IA32_MC10_ADDR	Package	
42BH	1067	IA32_MC10_MISC	Package	
42CH	1068	IA32_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
42DH	1069	IA32_MC11_STATUS	Package	Bank MC11 reports MC error from a specific channel of the integrated memory controller.
42EH	1070	IA32_MC11_ADDR	Package	
42FH	1071	IA32_MC11_MISC	Package	
430H	1072	IA32_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
431H	1073	IA32_MC12_STATUS	Package	
432H	1074	IA32_MC12_ADDR	Package	
433H	1075	IA32_MC12_MISC	Package	
434H	1076	IA32_MC13_CTL	Package	
435H	1077	IA32_MC13_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
436H	1078	IA32_MC13_ADDR	Package	
437H	1079	IA32_MC13_MISC	Package	
438H	1080	IA32_MC14_CTL	Package	
439H	1081	IA32_MC14_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43AH	1082	IA32_MC14_ADDR	Package	
43BH	1083	IA32_MC14_MISC	Package	
43CH	1084	IA32_MC15_CTL	Package	
43DH	1085	IA32_MC15_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43EH	1086	IA32_MC15_ADDR	Package	
43FH	1087	IA32_MC15_MISC	Package	
440H	1088	IA32_MC16_CTL	Package	
441H	1089	IA32_MC16_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
442H	1090	IA32_MC16_ADDR	Package	
443H	1091	IA32_MC16_MISC	Package	
444H	1092	IA32_MC17_CTL	Package	
445H	1093	IA32_MC17_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC17 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
446H	1094	IA32_MC17_ADDR	Package	
447H	1095	IA32_MC17_MISC	Package	
448H	1096	IA32_MC18_CTL	Package	
449H	1097	IA32_MC18_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC18 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
44AH	1098	IA32_MC18_ADDR	Package	
44BH	1099	IA32_MC18_MISC	Package	
44CH	1100	IA32_MC19_CTL	Package	
44DH	1101	IA32_MC19_STATUS	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC19 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
44EH	1102	IA32_MC19_ADDR	Package	
44FH	1103	IA32_MC19_MISC	Package	

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
450H	1104	IA32_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
451H	1105	IA32_MC20_STATUS	Package	Bank MC20 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
452H	1106	IA32_MC20_ADDR	Package	
453H	1107	IA32_MC20_MISC	Package	
454H	1108	IA32_MC21_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC21 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
455H	1109	IA32_MC21_STATUS	Package	
456H	1110	IA32_MC21_ADDR	Package	
457H	1111	IA32_MC21_MISC	Package	
458H	1112	IA32_MC22_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC22 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
459H	1113	IA32_MC22_STATUS	Package	
45AH	1114	IA32_MC22_ADDR	Package	
45BH	1115	IA32_MC22_MISC	Package	
45CH	1116	IA32_MC23_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC23 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
45DH	1117	IA32_MC23_STATUS	Package	
45EH	1118	IA32_MC23_ADDR	Package	
45FH	1119	IA32_MC23_MISC	Package	
460H	1120	IA32_MC24_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC24 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
461H	1121	IA32_MC24_STATUS	Package	
462H	1122	IA32_MC24_ADDR	Package	
463H	1123	IA32_MC24_MISC	Package	
464H	1124	IA32_MC25_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC25 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
465H	1125	IA32_MC25_STATUS	Package	
466H	1126	IA32_MC25_ADDR	Package	
467H	1127	IA32_MC2MISC	Package	
468H	1128	IA32_MC26_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC26 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
469H	1129	IA32_MC26_STATUS	Package	
46AH	1130	IA32_MC26_ADDR	Package	
46BH	1131	IA32_MC26_MISC	Package	
46CH	1132	IA32_MC27_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC27 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
46DH	1133	IA32_MC27_STATUS	Package	
46EH	1134	IA32_MC27_ADDR	Package	
46FH	1135	IA32_MC27_MISC	Package	

**Table 2-24. MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
470H	1136	IA32_MC28_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs:" through Section 15.3.2.4, "IA32_MCi_MISC MSRs:". Bank MC28 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
471H	1137	IA32_MC28_STATUS	Package	
472H	1138	IA32_MC28_ADDR	Package	
473H	1139	IA32_MC28_MISC	Package	
613H	1555	MSR_PKG_PERF_STATUS	Package	<b>Package RAPL Perf Status (R/O)</b>
618H	1560	MSR_DRAM_POWER_LIMIT	Package	<b>DRAM RAPL Power Limit Control (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	<b>DRAM RAPL Parameters (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
639H	1593	MSR_PP0_ENERGY_STATUS	Package	<b>PP0 Energy Status (R/O)</b> See Section 14.9.4, "PP0/PP1 RAPL Domains."
See Table 2-18, for other MSR definitions applicable to Intel Xeon processor E5 v2 with CPUID signature 06_3EH				

## 2.10.2 Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family

Intel® Xeon® processor E7 v2 family (based on Ivy Bridge-E microarchitecture) with CPUID DisplayFamily\_DisplayModel signature 06\_3EH supports the MSR interfaces listed in Table 2-18, Table 2-24, and Table 2-25.

**Table 2-25. Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily\_DisplayModel Signature 06\_3EH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3AH	58	IA32_FEATURE_CONTROL	Thread	<b>Control Features in Intel 64 Processor (R/W)</b> See Table 2-2.
		0		<b>Lock (R/WL)</b>
		1		<b>Enable VMX inside SMX operation (R/WL)</b>
		2		<b>Enable VMX outside SMX operation (R/WL)</b>
		14:8		<b>SENTER local functions enables (R/WL)</b>
		15		<b>SENTER global functions enable (R/WL)</b>
		63:16		Reserved.
179H	377	IA32_MCG_CAP	Thread	<b>Global Machine Check Capability (R/O)</b>
		7:0		<b>Count</b>
		8		<b>MCG_CTL_P</b>

**Table 2-25. Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily\_DisplayModel Signature 06\_3EH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		9		MCG_EXT_P
		10		MCP_CMCL_P
		11		MCG_TES_P
		15:12		Reserved.
		23:16		MCG_EXT_CNT
		24		MCG_SER_P
		63:25		Reserved.
17AH	378	IA32_MCG_STATUS	Thread	(R/W0)
		0		RIPV
		1		EIPV
		2		MCIP
		3		LMCE signaled
		63:4		Reserved.
1AEH	430	MSR_TURBO_RATIO_LIMIT1	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 9C</b> Maximum turbo ratio limit of 9 core active.
		15:8	Package	<b>Maximum Ratio Limit for 10C</b> Maximum turbo ratio limit of 10core active.
		23:16	Package	<b>Maximum Ratio Limit for 11C</b> Maximum turbo ratio limit of 11 core active.
		31:24	Package	<b>Maximum Ratio Limit for 12C</b> Maximum turbo ratio limit of 12 core active.
		39:32	Package	<b>Maximum Ratio Limit for 13C</b> Maximum turbo ratio limit of 13 core active.
		47:40	Package	<b>Maximum Ratio Limit for 14C</b> Maximum turbo ratio limit of 14 core active.
		55:48	Package	<b>Maximum Ratio Limit for 15C</b> Maximum turbo ratio limit of 15 core active.
		62:56		Reserved
		63	Package	<b>Semaphore for Turbo Ratio Limit Configuration</b> If 1, the processor uses override configuration <sup>1</sup> specified in MSR_TURBO_RATIO_LIMIT and MSR_TURBO_RATIO_LIMIT1. If 0, the processor uses factory-set configuration (Default).
29DH	669	IA32_MC29_CTL2	Package	See Table 2-2.
29EH	670	IA32_MC30_CTL2	Package	See Table 2-2.
29FH	671	IA32_MC31_CTL2	Package	See Table 2-2.

**Table 2-25. Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily\_DisplayModel Signature 06\_3EH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3F1H	1009	MSR_PEBS_ENABLE	Thread	See Section 18.8.1.1, "Processor Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMC0. (R/W)
		1		Enable PEBS on IA32_PMC1. (R/W)
		2		Enable PEBS on IA32_PMC2. (R/W)
		3		Enable PEBS on IA32_PMC3. (R/W)
		31:4		Reserved.
		32		Enable Load Latency on IA32_PMC0. (R/W)
		33		Enable Load Latency on IA32_PMC1. (R/W)
		34		Enable Load Latency on IA32_PMC2. (R/W)
		35		Enable Load Latency on IA32_PMC3. (R/W)
		63:36		Reserved.
41BH	1051	IA32_MC6_MISC	Package	Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4
		5:0		Recoverable Address LSB
		8:6		Address Mode
		15:9		Reserved
		31:16		PCI Express Requestor ID
		39:32		PCI Express Segment Number
		63:32		Reserved
474H	1140	IA32_MC29_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC29 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
475H	1141	IA32_MC29_STATUS	Package	
476H	1142	IA32_MC29_ADDR	Package	
477H	1143	IA32_MC29_MISC	Package	
478H	1144	IA32_MC30_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC30 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
479H	1145	IA32_MC30_STATUS	Package	
47AH	1146	IA32_MC30_ADDR	Package	
47BH	1147	IA32_MC30_MISC	Package	
47CH	1148	IA32_MC31_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
47DH	1149	IA32_MC31_STATUS	Package	
47EH	1150	IA32_MC31_ADDR	Package	
47FH	1147	IA32_MC31_MISC	Package	

See Table 2-18, Table 2-24 for other MSR definitions applicable to Intel Xeon processor E7 v2 with CPUID signature 06\_3AH.

**NOTES:**

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

### 2.10.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families

Intel Xeon Processor E5 v2 and E7 v2 families are based on the Ivy Bridge-E microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-22 and Table 2-26. For complete detail of the uncore PMU, refer to Intel Xeon Processor E5 v2 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_3EH.

**Table 2-26. Uncore PMU MSRs in Intel® Xeon® Processor E5 v2 and E7 v2 Families**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C00H		MSR_PMON_GLOBAL_CTL	Package	Uncore perfmon per-socket global control.
C01H		MSR_PMON_GLOBAL_STATUS	Package	Uncore perfmon per-socket global status.
C06H		MSR_PMON_GLOBAL_CONFIG	Package	Uncore perfmon per-socket global configuration.
C15H		MSR_U_PMON_BOX_STATUS	Package	Uncore U-box perfmon U-box wide status.
C35H		MSR_PCU_PMON_BOX_STATUS	Package	Uncore PCU perfmon box wide status.
D1AH		MSR_C0_PMON_BOX_FILTER1	Package	Uncore C-box 0 perfmon box wide filter1.
D3AH		MSR_C1_PMON_BOX_FILTER1	Package	Uncore C-box 1 perfmon box wide filter1.
D5AH		MSR_C2_PMON_BOX_FILTER1	Package	Uncore C-box 2 perfmon box wide filter1.
D7AH		MSR_C3_PMON_BOX_FILTER1	Package	Uncore C-box 3 perfmon box wide filter1.
D9AH		MSR_C4_PMON_BOX_FILTER1	Package	Uncore C-box 4 perfmon box wide filter1.
DBAH		MSR_C5_PMON_BOX_FILTER1	Package	Uncore C-box 5 perfmon box wide filter1.
DDAH		MSR_C6_PMON_BOX_FILTER1	Package	Uncore C-box 6 perfmon box wide filter1.
DFAH		MSR_C7_PMON_BOX_FILTER1	Package	Uncore C-box 7 perfmon box wide filter1.
E04H		MSR_C8_PMON_BOX_CTL	Package	Uncore C-box 8 perfmon local box wide control.
E10H		MSR_C8_PMON_EVNTSEL0	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 0.
E11H		MSR_C8_PMON_EVNTSEL1	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 1.
E12H		MSR_C8_PMON_EVNTSEL2	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 2.
E13H		MSR_C8_PMON_EVNTSEL3	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 3.
E14H		MSR_C8_PMON_BOX_FILTER	Package	Uncore C-box 8 perfmon box wide filter.
E16H		MSR_C8_PMON_CTR0	Package	Uncore C-box 8 perfmon counter 0.
E17H		MSR_C8_PMON_CTR1	Package	Uncore C-box 8 perfmon counter 1.
E18H		MSR_C8_PMON_CTR2	Package	Uncore C-box 8 perfmon counter 2.
E19H		MSR_C8_PMON_CTR3	Package	Uncore C-box 8 perfmon counter 3.
E1AH		MSR_C8_PMON_BOX_FILTER1	Package	Uncore C-box 8 perfmon box wide filter1.
E24H		MSR_C9_PMON_BOX_CTL	Package	Uncore C-box 9 perfmon local box wide control.
E30H		MSR_C9_PMON_EVNTSEL0	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 0.
E31H		MSR_C9_PMON_EVNTSEL1	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 1.
E32H		MSR_C9_PMON_EVNTSEL2	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 2.
E33H		MSR_C9_PMON_EVNTSEL3	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 3.
E34H		MSR_C9_PMON_BOX_FILTER	Package	Uncore C-box 9 perfmon box wide filter.
E36H		MSR_C9_PMON_CTR0	Package	Uncore C-box 9 perfmon counter 0.
E37H		MSR_C9_PMON_CTR1	Package	Uncore C-box 9 perfmon counter 1.



Table 2-26. Uncore PMU MSRs in Intel® Xeon® Processor E5 v2 and E7 v2 Families (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E38H		MSR_C9_PMON_CTR2	Package	Uncore C-box 9 perfmon counter 2.
E39H		MSR_C9_PMON_CTR3	Package	Uncore C-box 9 perfmon counter 3.
E3AH		MSR_C9_PMON_BOX_FILTER1	Package	Uncore C-box 9 perfmon box wide filter1.
E44H		MSR_C10_PMON_BOX_CTL	Package	Uncore C-box 10 perfmon local box wide control.
E50H		MSR_C10_PMON_EVNTSEL0	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 0.
E51H		MSR_C10_PMON_EVNTSEL1	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 1.
E52H		MSR_C10_PMON_EVNTSEL2	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 2.
E53H		MSR_C10_PMON_EVNTSEL3	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 3.
E54H		MSR_C10_PMON_BOX_FILTER	Package	Uncore C-box 10 perfmon box wide filter.
E56H		MSR_C10_PMON_CTR0	Package	Uncore C-box 10 perfmon counter 0.
E57H		MSR_C10_PMON_CTR1	Package	Uncore C-box 10 perfmon counter 1.
E58H		MSR_C10_PMON_CTR2	Package	Uncore C-box 10 perfmon counter 2.
E59H		MSR_C10_PMON_CTR3	Package	Uncore C-box 10 perfmon counter 3.
E5AH		MSR_C10_PMON_BOX_FILTER1	Package	Uncore C-box 10 perfmon box wide filter1.
E64H		MSR_C11_PMON_BOX_CTL	Package	Uncore C-box 11 perfmon local box wide control.
E70H		MSR_C11_PMON_EVNTSEL0	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 0.
E71H		MSR_C11_PMON_EVNTSEL1	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 1.
E72H		MSR_C11_PMON_EVNTSEL2	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 2.
E73H		MSR_C11_PMON_EVNTSEL3	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 3.
E74H		MSR_C11_PMON_BOX_FILTER	Package	Uncore C-box 11 perfmon box wide filter.
E76H		MSR_C11_PMON_CTR0	Package	Uncore C-box 11 perfmon counter 0.
E77H		MSR_C11_PMON_CTR1	Package	Uncore C-box 11 perfmon counter 1.
E78H		MSR_C11_PMON_CTR2	Package	Uncore C-box 11 perfmon counter 2.
E79H		MSR_C11_PMON_CTR3	Package	Uncore C-box 11 perfmon counter 3.
E7AH		MSR_C11_PMON_BOX_FILTER1	Package	Uncore C-box 11 perfmon box wide filter1.
E84H		MSR_C12_PMON_BOX_CTL	Package	Uncore C-box 12 perfmon local box wide control.
E90H		MSR_C12_PMON_EVNTSEL0	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 0.
E91H		MSR_C12_PMON_EVNTSEL1	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 1.
E92H		MSR_C12_PMON_EVNTSEL2	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 2.
E93H		MSR_C12_PMON_EVNTSEL3	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 3.
E94H		MSR_C12_PMON_BOX_FILTER	Package	Uncore C-box 12 perfmon box wide filter.
E96H		MSR_C12_PMON_CTR0	Package	Uncore C-box 12 perfmon counter 0.
E97H		MSR_C12_PMON_CTR1	Package	Uncore C-box 12 perfmon counter 1.
E98H		MSR_C12_PMON_CTR2	Package	Uncore C-box 12 perfmon counter 2.
E99H		MSR_C12_PMON_CTR3	Package	Uncore C-box 12 perfmon counter 3.
E9AH		MSR_C12_PMON_BOX_FILTER1	Package	Uncore C-box 12 perfmon box wide filter1.
EA4H		MSR_C13_PMON_BOX_CTL	Package	Uncore C-box 13 perfmon local box wide control.

**Table 2-26. Uncore PMU MSRs in Intel® Xeon® Processor E5 v2 and E7 v2 Families (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
EB0H		MSR_C13_PMON_EVNTSELO	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 0.
EB1H		MSR_C13_PMON_EVNTSEL1	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 1.
EB2H		MSR_C13_PMON_EVNTSEL2	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 2.
EB3H		MSR_C13_PMON_EVNTSEL3	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 3.
EB4H		MSR_C13_PMON_BOX_FILTER	Package	Uncore C-box 13 perfmon box wide filter.
EB6H		MSR_C13_PMON_CTR0	Package	Uncore C-box 13 perfmon counter 0.
EB7H		MSR_C13_PMON_CTR1	Package	Uncore C-box 13 perfmon counter 1.
EB8H		MSR_C13_PMON_CTR2	Package	Uncore C-box 13 perfmon counter 2.
EB9H		MSR_C13_PMON_CTR3	Package	Uncore C-box 13 perfmon counter 3.
EBAH		MSR_C13_PMON_BOX_FILTER1	Package	Uncore C-box 13 perfmon box wide filter1.
EC4H		MSR_C14_PMON_BOX_CTL	Package	Uncore C-box 14 perfmon local box wide control.
ED0H		MSR_C14_PMON_EVNTSELO	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 0.
ED1H		MSR_C14_PMON_EVNTSEL1	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 1.
ED2H		MSR_C14_PMON_EVNTSEL2	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 2.
ED3H		MSR_C14_PMON_EVNTSEL3	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 3.
ED4H		MSR_C14_PMON_BOX_FILTER	Package	Uncore C-box 14 perfmon box wide filter.
ED6H		MSR_C14_PMON_CTR0	Package	Uncore C-box 14 perfmon counter 0.
ED7H		MSR_C14_PMON_CTR1	Package	Uncore C-box 14 perfmon counter 1.
ED8H		MSR_C14_PMON_CTR2	Package	Uncore C-box 14 perfmon counter 2.
ED9H		MSR_C14_PMON_CTR3	Package	Uncore C-box 14 perfmon counter 3.
EDAH		MSR_C14_PMON_BOX_FILTER1	Package	Uncore C-box 14 perfmon box wide filter1.

## 2.11 MSRS IN THE 4TH GENERATION INTEL® CORE™ PROCESSORS (BASED ON HASWELL MICROARCHITECTURE)

The 4th generation Intel® Core™ processor family and Intel® Xeon® processor E3-1200v3 product family (based on Haswell microarchitecture), with CPUID DisplayFamily\_DisplayModel signature 06\_3CH/06\_45H/06\_46H, support the MSR interfaces listed in Table 2-18, Table 2-19, Table 2-20, and Table 2-27. For an MSR listed in Table 2-18 that also appears in Table 2-27, Table 2-27 supercede Table 2-18.

The MSRs listed in Table 2-27 also apply to processors based on Haswell-E microarchitecture (see Section 2.12).

**Table 2-27. Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3BH	59	IA32_TSC_ADJUST	THREAD	<b>Per-Logical-Processor TSC ADJUST (R/W)</b> See Table 2-2.
CEH	206	MSR_PLATFORM_INFO	Package	
		7:0		Reserved.

**Table 2-27. Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
		27:16		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		31:30		Reserved.
		32	Package	<b>Low Power Mode Support (LPM) (R/O)</b> When set to 1, indicates that LPM is supported, and when set to 0, indicates LPM is not supported.
		34:33	Package	<b>Number of ConfigTDP Levels (R/O)</b> 00: Only Base TDP level available. 01: One additional TDP level available. 02: Two additional TDP level available. 11: Reserved
		39:35		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.
		55:48	Package	<b>Minimum Operating Ratio (R/O)</b> Contains the minimum supported operating ratio in units of 100 MHz.
		63:56		Reserved.
186H	390	IA32_PERFEVTSELO	THREAD	<b>Performance Event Select for Counter 0 (R/W)</b> Supports all fields described inTable 2-2 and the fields below.
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
187H	391	IA32_PERFEVTSEL1	THREAD	<b>Performance Event Select for Counter 1 (R/W)</b> Supports all fields described inTable 2-2 and the fields below.
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
188H	392	IA32_PERFEVTSEL2	THREAD	<b>Performance Event Select for Counter 2 (R/W)</b> Supports all fields described inTable 2-2 and the fields below.

**Table 2-27. Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
		33		IN_TXCP: see Section 18.11.5.1 When IN_TXCP=1 & IN_TX=1 and in sampling, spurious PMI may occur and transactions may continuously abort near overflow conditions. Software should favor using IN_TXCP for counting over sampling. If sampling, software should use large “sample-after” value after clearing the counter configured to use IN_TXCP and also always reset the counter even when no overflow condition was reported.
189H	393	IA32_PERFEVTSEL3	THREAD	<b>Performance Event Select for Counter 3 (R/W)</b> Supports all fields described in Table 2-2 and the fields below.
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
1C8H	456	MSR_LBR_SELECT	Thread	<b>Last Branch Record Filtering Select Register (R/W)</b>
		0		CPL_EQ_0
		1		CPL_NEQ_0
		2		JCC
		3		NEAR_REL_CALL
		4		NEAR_IND_CALL
		5		NEAR_RET
		6		NEAR_IND_JMP
		7		NEAR_REL_JMP
		8		FAR_BRANCH
		9		EN_CALL_STACK
		63:9		Reserved.
1D9H	473	IA32_DEBUGCTL	Thread	<b>Debug Control (R/W)</b> See Table 2-2.
		0		LBR: Last Branch Record
		1		BTF
		5:2		Reserved.
		6		TR: Branch Trace
		7		BTS: Log Branch Trace Message to BTS buffer
		8		BTINT
		9		BTS_OFF_OS
		10		BTS_OFF_USER
		11		FREEZE_LBR_ON_PMI
		12		FREEZE_PERFMON_ON_PMI

**Table 2-27. Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures**

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
		13		<b>ENABLE_UNCORE_PMI</b>	
		14		<b>FREEZE_WHILE_SMM</b>	
		15		<b>RTM_DEBUG</b>	
		63:15		Reserved.	
491H	1169	IA32_VMX_VMFUNC	THREAD	<b>Capability Reporting Register of VM-function Controls (R/O)</b> See Table 2-2	
60BH	1548	MSR_PKG_C_IRTL1	Package	<b>Package C6/C7 Interrupt Response Limit 1 (R/W)</b> This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7 state. The latency programmed in this register is for the shorter-latency sub C-states used by an MWAIT hint to C6 or C7 state.  Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.	
				9:0	<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.
				12:10	<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-18 for supported time unit encodings.
				14:13	Reserved.
				15	<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
				63:16	Reserved.
60CH	1548	MSR_PKG_C_IRTL2	Package	<b>Package C6/C7 Interrupt Response Limit 2 (R/W)</b> This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7 state. The latency programmed in this register is for the longer-latency sub C-states used by an MWAIT hint to C6 or C7 state.  Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.	
				9:0	<b>Interrupt response time limit (R/W)</b> Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.
				12:10	<b>Time Unit (R/W)</b> Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-18 for supported time unit encodings.
				14:13	Reserved.
				15	<b>Valid (R/W)</b> Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-state management.
				63:16	Reserved.

**Table 2-27. Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
613H	1555	MSR_PKG_PERF_STATUS	Package	<b>PKG Perf Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
648H	1608	MSR_CONFIG_TDP_NOMINAL	Package	<b>Base TDP Ratio (R/O)</b>
		7:0		<b>Config_TDP_Base</b> Base TDP level ratio to be used for this specific processor (in units of 100 MHz).
		63:8		Reserved.
649H	1609	MSR_CONFIG_TDP_LEVEL1	Package	ConfigTDP Level 1 ratio and power level (R/O)
		14:0		PKG_TDP_LVL1. Power setting for ConfigTDP Level 1.
		15		Reserved
		23:16		Config_TDP_LVL1_Ratio. ConfigTDP level 1 ratio to be used for this specific processor.
		31:24		Reserved
		46:32		PKG_MAX_PWR_LVL1. Max Power setting allowed for ConfigTDP Level 1.
		62:47		PKG_MIN_PWR_LVL1. MIN Power setting allowed for ConfigTDP Level 1.
		63		Reserved.
64AH	1610	MSR_CONFIG_TDP_LEVEL2	Package	ConfigTDP Level 2 ratio and power level (R/O)
		14:0		PKG_TDP_LVL2. Power setting for ConfigTDP Level 2.
		15		Reserved
		23:16		Config_TDP_LVL2_Ratio. ConfigTDP level 2 ratio to be used for this specific processor.
		31:24		Reserved
		46:32		PKG_MAX_PWR_LVL2. Max Power setting allowed for ConfigTDP Level 2.
		62:47		PKG_MIN_PWR_LVL2. MIN Power setting allowed for ConfigTDP Level 2.
		63		Reserved.
64BH	1611	MSR_CONFIG_TDP_CONTROL	Package	<b>ConfigTDP Control (R/W)</b>
		1:0		<b>TDP_LEVEL (RW/L)</b> System BIOS can program this field.
		30:2		Reserved.

**Table 2-27. Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		31		<b>Config_TDP_Lock (R/W/L)</b> When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
64CH	1612	MSR_TURBO_ACTIVATION_RATIO	Package	<b>ConfigTDP Control (R/W)</b>
		7:0		<b>MAX_NON_TURBO_RATIO (R/W/L)</b> System BIOS can program this field.
		30:8		Reserved.
		31		<b>TURBO_ACTIVATION_RATIO_Lock (R/W/L)</b> When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
C80H	3200	IA32_DEBUG_INTERFACE	Package	<b>Silicon Debug Feature Control (R/W)</b> See Table 2-2.

### 2.11.1 MSRs in 4th Generation Intel® Core™ Processor Family (based on Haswell Microarchitecture)

Table 2-28 lists model-specific registers (MSRs) that are specific to 4th generation Intel® Core™ processor family and Intel® Xeon® processor E3-1200 v3 product family (based on Haswell microarchitecture). These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_3CH/06\_45H/06\_46H, see Table 2-1.

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See <a href="http://biosbits.org">http://biosbits.org</a> .

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		3:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 0000b: C0/C1 (no package C-state support) 0001b: C2 0010b: C3 0011b: C6 0100b: C7 0101b: C7s Package C states C7 are not available to processor with signature 06_3CH
		9:4		Reserved
		10		<b>I/O MWAIT Redirection Enable (R/W)</b>
		14:11		Reserved
		15		<b>CFG Lock (R/WO)</b>
		24:16		Reserved
		25		<b>C3 State Auto Demotion Enable (R/W)</b>
		26		<b>C1 State Auto Demotion Enable (R/W)</b>
		27		<b>Enable C3 Undemotion (R/W)</b>
		28		<b>Enable C1 Undemotion (R/W)</b>
		63:29		Reserved
17DH	390	MSR_SMM_MCA_CAP	THREAD	<b>Enhanced SMM Capabilities (SMM-RO)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		<b>Reserved</b>
		58		<b>SMM_Code_Access_Chk (SMM-RO)</b> If set to 1 indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.
		59		<b>Long_Flow_Indication (SMM-RO)</b> If set to 1 indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported.
		63:60		Reserved
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.



Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		63:32		Reserved.
391H	913	MSR_UNC_PERF_GLOBAL_CTRL	Package	Uncore PMU global control
		0		Core 0 select
		1		Core 1 select
		2		Core 2 select
		3		Core 3 select
		18:4		Reserved.
		29		Enable all uncore counters
		30		Enable wake on PMI
		31		Enable Freezing counter when overflow
63:32		Reserved.		
392H	914	MSR_UNC_PERF_GLOBAL_STATUS	Package	Uncore PMU main status
		0		Fixed counter overflowed
		1		An ARB counter overflowed
		2		Reserved
		3		A CBox counter overflowed (on any slice)
		63:4		Reserved.
394H	916	MSR_UNC_PERF_FIXED_CTRL	Package	Uncore fixed counter control (R/W)
		19:0		Reserved
		20		Enable overflow propagation
		21		Reserved
		22		Enable counting
		63:23		Reserved.
395H	917	MSR_UNC_PERF_FIXED_CTR	Package	Uncore fixed counter
		47:0		Current count
		63:48		Reserved.
396H	918	MSR_UNC_CBO_CONFIG	Package	Uncore C-Box configuration information (R/O)
		3:0		Encoded number of C-Box, derive value by "-1"
		63:4		Reserved.
3B0H	946	MSR_UNC_ARB_PERFCTR0	Package	Uncore Arb unit, performance counter 0

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3B1H	947	MSR_UNC_ARB_PERFCTR1	Package	Uncore Arb unit, performance counter 1
3B2H	944	MSR_UNC_ARB_PERFEVTSELO	Package	Uncore Arb unit, counter 0 event select MSR
3B3H	945	MSR_UNC_ARB_PERFEVTSEL1	Package	Uncore Arb unit, counter 1 event select MSR
391H	913	MSR_UNC_PERF_GLOBAL_CTRL	Package	Uncore PMU global control
		0		Core 0 select
		1		Core 1 select
		2		Core 2 select
		3		Core 3 select
		18:4		Reserved.
		29		Enable all uncore counters
		30		Enable wake on PMI
		31		Enable Freezing counter when overflow
63:32	Reserved.			
395H	917	MSR_UNC_PERF_FIXED_CTR	Package	Uncore fixed counter
		47:0		Current count
		63:48		Reserved.
3B3H	945	MSR_UNC_ARB_PERFEVTSEL1	Package	Uncore Arb unit, counter 1 event select MSR
4E0H	1248	MSR_SMM_FEATURE_CONTROL	Package	<b>Enhanced SMM Feature Control (SMM-RW)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		0		<b>Lock (SMM-RWO)</b> When set to '1' locks this register from further changes
		1		Reserved
		2		<b>SMM_Code_Chk_En (SMM-RW)</b> This control bit is available only if MSR_SMM_MCA_CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR. When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.
		63:3		Reserved
4E2H	1250	MSR_SMM_DELAYED	Package	<b>SMM Delayed (SMM-RO)</b> Reports the interruptible state of all logical processors in the package. Available only while in SMM and MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.

Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		N-1:0		<p><b>LOG_PROC_STATE (SMM-RO)</b></p> <p>Each bit represents a logical processor of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle.</p> <p>The bit is automatically cleared at the end of each long event. The reset value of this field is 0.</p> <p>Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.</p>
		63:N		Reserved
4E3H	1251	MSR_SMM_BLOCKED	Package	<p><b>SMM Blocked (SMM-RO)</b></p> <p>Reports the blocked state of all logical processors in the package. Available only while in SMM.</p>
		N-1:0		<p><b>LOG_PROC_STATE (SMM-RO)</b></p> <p>Each bit represents a logical processor of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep.</p> <p>The reset value of this field is OFFFH.</p> <p>Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.</p>
		63:N		Reserved
606H	1542	MSR_RAPL_POWER_UNIT	Package	<p><b>Unit Multipliers used in RAPL Interfaces (R/O)</b></p>
		3:0	Package	<p><b>Power Units</b></p> <p>See Section 14.9.1, "RAPL Interfaces."</p>
		7:4	Package	<b>Reserved</b>
		12:8	Package	<p><b>Energy Status Units</b></p> <p>Energy related information (in Joules) is based on the multiplier, 1/2*ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)</p>
		15:13	Package	<b>Reserved</b>
		19:16	Package	<p><b>Time Units</b></p> <p>See Section 14.9.1, "RAPL Interfaces."</p>
		63:20		Reserved
639H	1593	MSR_PP0_ENERGY_STATUS	Package	<p><b>PP0 Energy Status (R/O)</b></p> <p>See Section 14.9.4, "PP0/PP1 RAPL Domains."</p>
640H	1600	MSR_PP1_POWER_LIMIT	Package	<p><b>PP1 RAPL Power Limit Control (R/W)</b></p> <p>See Section 14.9.4, "PP0/PP1 RAPL Domains."</p>
641H	1601	MSR_PP1_ENERGY_STATUS	Package	<p><b>PP1 Energy Status (R/O)</b></p> <p>See Section 14.9.4, "PP0/PP1 RAPL Domains."</p>
642H	1602	MSR_PP1_POLICY	Package	<p><b>PP1 Balance Policy (R/W)</b></p> <p>See Section 14.9.4, "PP0/PP1 RAPL Domains."</p>

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
690H	1680	MSR_CORE_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in Processor Cores (R/W)</b> (frequency refers to processor core frequency)
		0		<b>PROCHOT Status (R0)</b> When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.
		3:2		Reserved.
		4		<b>Graphics Driver Status (R0)</b> When set, frequency is reduced below the operating system request due to Processor Graphics driver override.
		5		<b>Autonomous Utilization-Based Frequency Control Status (R0)</b> When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		<b>Electrical Design Point Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		<b>Core Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to domain-level power limiting.
		10		<b>Package-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL1.
		11		<b>Package-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL2.
		12		<b>Max Turbo Limit Status (R0)</b> When set, frequency is reduced below the operating system request due to multi-core turbo limits.
		13		<b>Turbo Transition Attenuation Status (R0)</b> When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.
15:14		Reserved		

Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19:18		Reserved.
		20		<b>Graphics Driver Log</b> When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		21		<b>Autonomous Utilization-Based Frequency Control Log</b> When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		<b>Electrical Design Point Log</b> When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		<b>Core Power Limiting Log</b> When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		26		<b>Package-Level PL1 Power Limiting Log</b> When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Package-Level PL2 Power Limiting Log</b> When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28		<b>Max Turbo Limit Log</b> When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		29		<b>Turbo Transition Attenuation Log</b> When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:30		Reserved.
6B0H	1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in the Processor Graphics (R/W)</b> <b>(frequency refers to processor graphics frequency)</b>
		0		<b>PROCHOT Status (R0)</b> When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.
		3:2		Reserved.
		4		<b>Graphics Driver Status (R0)</b> When set, frequency is reduced below the operating system request due to Processor Graphics driver override.
		5		<b>Autonomous Utilization-Based Frequency Control Status (R0)</b> When set, frequency is reduced below the operating system request because the processor has detected that utilization is low
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		<b>Electrical Design Point Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		<b>Graphics Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to domain-level power limiting.
		10		<b>Package-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL1.
		11		<b>Package-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL2.
		15:12		Reserved
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19:18		Reserved.
		20		<b>Graphics Driver Log</b> When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		21		<b>Autonomous Utilization-Based Frequency Control Log</b> When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		<b>Electrical Design Point Log</b> When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		<b>Core Power Limiting Log</b> When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		26		<b>Package-Level PL1 Power Limiting Log</b> When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Package-Level PL2 Power Limiting Log</b> When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28		<b>Max Turbo Limit Log</b> When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		29		<b>Turbo Transition Attenuation Log</b> When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:30		Reserved.
6B1H	1713	MSR_RING_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in the Ring Interconnect (R/W) (frequency refers to ring interconnect in the uncore)</b>
		0		<b>PROCHOT Status (R0)</b> When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.
		5:2		Reserved.
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		<b>Electrical Design Point Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Reserved.
		10		<b>Package-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL1.
		11		<b>Package-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to package-level power limiting PL2.
		15:12		<b>Reserved</b>
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19:18		Reserved.
20		<b>Graphics Driver Log</b> When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.		



Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		21		<b>Autonomous Utilization-Based Frequency Control Log</b> When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		<b>Electrical Design Point Log</b> When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		<b>Core Power Limiting Log</b> When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		26		<b>Package-Level PL1 Power Limiting Log</b> When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Package-Level PL2 Power Limiting Log</b> When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28		<b>Max Turbo Limit Log</b> When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		29		<b>Turbo Transition Attenuation Log</b> When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:30		Reserved.
700H	1792	MSR_UNC_CBO_0_PERFEVTSEL0	Package	Uncore C-Box 0, counter 0 event select MSR
701H	1793	MSR_UNC_CBO_0_PERFEVTSEL1	Package	Uncore C-Box 0, counter 1 event select MSR
706H	1798	MSR_UNC_CBO_0_PERFCTRO	Package	Uncore C-Box 0, performance counter 0
707H	1799	MSR_UNC_CBO_0_PERFCTR1	Package	Uncore C-Box 0, performance counter 1

**Table 2-28. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
710H	1808	MSR_UNC_CBO_1_PERFEVTSELO	Package	Uncore C-Box 1, counter 0 event select MSR
711H	1809	MSR_UNC_CBO_1_PERFEVTSEL1	Package	Uncore C-Box 1, counter 1 event select MSR
716H	1814	MSR_UNC_CBO_1_PERFCTRO	Package	Uncore C-Box 1, performance counter 0
717H	1815	MSR_UNC_CBO_1_PERFCTR1	Package	Uncore C-Box 1, performance counter 1
720H	1824	MSR_UNC_CBO_2_PERFEVTSELO	Package	Uncore C-Box 2, counter 0 event select MSR
721H	1824	MSR_UNC_CBO_2_PERFEVTSEL1	Package	Uncore C-Box 2, counter 1 event select MSR
726H	1830	MSR_UNC_CBO_2_PERFCTRO	Package	Uncore C-Box 2, performance counter 0
727H	1831	MSR_UNC_CBO_2_PERFCTR1	Package	Uncore C-Box 2, performance counter 1
730H	1840	MSR_UNC_CBO_3_PERFEVTSELO	Package	Uncore C-Box 3, counter 0 event select MSR
731H	1841	MSR_UNC_CBO_3_PERFEVTSEL1	Package	Uncore C-Box 3, counter 1 event select MSR.
736H	1846	MSR_UNC_CBO_3_PERFCTRO	Package	Uncore C-Box 3, performance counter 0.
737H	1847	MSR_UNC_CBO_3_PERFCTR1	Package	Uncore C-Box 3, performance counter 1.
See Table 2-18, Table 2-19, Table 2-20, Table 2-23, Table 2-27 for other MSR definitions applicable to processors with CPUID signatures 063CH, 06_46H.				

### 2.11.2 Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors

The 4th generation Intel® Core™ processor family (based on Haswell microarchitecture) with CPUID DisplayFamily\_DisplayModel signature 06\_45H supports the MSR interfaces listed in Table 2-18, Table 2-19, Table 2-27, Table 2-28, and Table 2-29.

**Table 2-29. Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with DisplayFamily\_DisplayModel Signature 06\_45H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See <a href="http://biosbits.org">http://biosbits.org</a> .

**Table 2-29. Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with DisplayFamily\_DisplayModel Signature 06\_45H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		3:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 0000b: C0/C1 (no package C-state support) 0001b: C2 0010b: C3 0011b: C6 0100b: C7 0101b: C7s 0110b: C8 0111b: C9 1000b: C10
		9:4		Reserved
		10		<b>I/O MWAIT Redirection Enable (R/W)</b>
		14:11		Reserved
		15		<b>CFG Lock (R/WO)</b>
		24:16		Reserved
		25		<b>C3 State Auto Demotion Enable (R/W)</b>
		26		<b>C1 State Auto Demotion Enable (R/W)</b>
		27		<b>Enable C3 Undemotion (R/W)</b>
		28		<b>Enable C1 Undemotion (R/W)</b>
		63:29		Reserved
630H	1584	MSR_PKG_C8_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		59:0		Package C8 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C8 states. Count at the same frequency as the TSC.
		63:60		Reserved
631H	1585	MSR_PKG_C9_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		59:0		Package C9 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC.
		63:60		Reserved
632H	1586	MSR_PKG_C10_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.

**Table 2-29. Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with DisplayFamily\_DisplayModel Signature 06\_45H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		59:0		Package C10 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C10 states. Count at the same frequency as the TSC.
		63:60		Reserved

See Table 2-18, Table 2-19, Table 2-20, Table 2-27, Table 2-28 for other MSR definitions applicable to processors with CPUID signature 06\_45H.

## 2.12 MSRS IN INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY

Intel® Xeon® processor E5 v3 family and Intel® Xeon® processor E7 v3 family are based on Haswell-E microarchitecture (CPUID DisplayFamily\_DisplayModel = 06\_3F). These processors supports the MSR interfaces listed in Table 2-18, Table 2-27, and Table 2-30.

**Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
35H	53	MSR_CORE_THREAD_COUNT	Package	<b>Configured State of Enabled Processor Core Count and Logical Processor Count (RO)</b> <ul style="list-style-type: none"> <li>After a Power-On RESET, enumerates factory configuration of the number of processor cores and logical processors in the physical package.</li> <li>Following the sequence of (i) BIOS modified a Configuration Mask which selects a subset of processor cores to be active post RESET and (ii) a RESET event after the modification, enumerates the current configuration of enabled processor core count and logical processor count in the physical package.</li> </ul>
		15:0		<b>Core_COUNT (RO)</b> The number of processor cores that are currently enabled (by either factory configuration or BIOS configuration) in the physical package.
		31:16		<b>THREAD_COUNT (RO)</b> The number of logical processors that are currently enabled (by either factory configuration or BIOS configuration) in the physical package.
		63:32		Reserved
53H	83	MSR_THREAD_ID_INFO	Thread	<b>A Hardware Assigned ID for the Logical Processor (RO)</b>
		7:0		<b>Logical_Processor_ID (RO)</b> An implementation-specific numerical. value physically assigned to each logical processor. This ID is not related to Initial APIC ID or x2APIC ID, it is unique within a physical package.
		63:8		Reserved

Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See <a href="http://biosbits.org">http://biosbits.org</a> .
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-state support) 001b: C2 010b: C6 (non-retention) 011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available.
		9:3		Reserved
		10		<b>I/O MWAIT Redirection Enable (R/W)</b>
		14:11		Reserved
		15		<b>CFG Lock (R/WO)</b>
		24:16		Reserved
		25		<b>C3 State Auto Demotion Enable (R/W)</b>
		26		<b>C1 State Auto Demotion Enable (R/W)</b>
		27		<b>Enable C3 Undemotion (R/W)</b>
		28		<b>Enable C1 Undemotion (R/W)</b>
		29		<b>Package C State Demotion Enable (R/W)</b>
		30		<b>Package C State UnDemotion Enable (R/W)</b>
		63:31		Reserved
179H	377	IA32_MCG_CAP	Thread	<b>Global Machine Check Capability (R/O)</b>
		7:0		<b>Count</b>
		8		<b>MCG_CTL_P</b>
		9		<b>MCG_EXT_P</b>
		10		<b>MCP_CMCI_P</b>
		11		<b>MCG_TES_P</b>
		15:12		Reserved.
		23:16		<b>MCG_EXT_CNT</b>
		24		<b>MCG_SER_P</b>
		25		<b>MCG_EM_P</b>
		26		<b>MCG_ELOG_P</b>
		63:27		Reserved.

**Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
17DH	390	MSR_SMM_MCA_CAP	THREAD	<b>Enhanced SMM Capabilities (SMM-RO)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		<b>Reserved</b>
		58		<b>SMM_Code_Access_Chk (SMM-RO)</b> If set to 1 indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.
		59		<b>Long_Flow_Indication (SMM-RO)</b> If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.
		63:60		Reserved
17FH	383	MSR_ERROR_CONTROL	Package	<b>MC Bank Error Configuration (R/W)</b>
		0		Reserved
		1		<b>MemError Log Enable (R/W)</b> When set, enables IMC status bank to log additional info in bits 36:32.
		63:2		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		39:32	Package	<b>Maximum Ratio Limit for 5C</b> Maximum turbo ratio limit of 5 core active.
		47:40	Package	<b>Maximum Ratio Limit for 6C</b> Maximum turbo ratio limit of 6 core active.
		55:48	Package	<b>Maximum Ratio Limit for 7C</b> Maximum turbo ratio limit of 7 core active.
		63:56	Package	<b>Maximum Ratio Limit for 8C</b> Maximum turbo ratio limit of 8 core active.
1AEH	430	MSR_TURBO_RATIO_LIMIT1	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1

Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		7:0	Package	<b>Maximum Ratio Limit for 9C</b> Maximum turbo ratio limit of 9 core active.
		15:8	Package	<b>Maximum Ratio Limit for 10C</b> Maximum turbo ratio limit of 10 core active.
		23:16	Package	<b>Maximum Ratio Limit for 11C</b> Maximum turbo ratio limit of 11 core active.
		31:24	Package	<b>Maximum Ratio Limit for 12C</b> Maximum turbo ratio limit of 12 core active.
		39:32	Package	<b>Maximum Ratio Limit for 13C</b> Maximum turbo ratio limit of 13 core active.
		47:40	Package	<b>Maximum Ratio Limit for 14C</b> Maximum turbo ratio limit of 14 core active.
		55:48	Package	<b>Maximum Ratio Limit for 15C</b> Maximum turbo ratio limit of 15 core active.
		63:56	Package	<b>Maximum Ratio Limit for 16C</b> Maximum turbo ratio limit of 16 core active.
1AFH	431	MSR_TURBO_RATIO_LIMIT2	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 17C</b> Maximum turbo ratio limit of 17 core active.
		15:8	Package	<b>Maximum Ratio Limit for 18C</b> Maximum turbo ratio limit of 18 core active.
		62:16	Package	Reserved
		63	Package	<b>Semaphore for Turbo Ratio Limit Configuration</b> If 1, the processor uses override configuration <sup>1</sup> specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1 and MSR_TURBO_RATIO_LIMIT2. If 0, the processor uses factory-set configuration (Default).
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC5 reports MC error from the Intel QPI 0 module.
415H	1045	IA32_MC5_STATUS	Package	
416H	1046	IA32_MC5_ADDR	Package	
417H	1047	IA32_MC5_MISC	Package	
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC6 reports MC error from the integrated I/O module.
419H	1049	IA32_MC6_STATUS	Package	
41AH	1050	IA32_MC6_ADDR	Package	
41BH	1051	IA32_MC6_MISC	Package	

**Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC7 reports MC error from the home agent HA 0.
41DH	1053	IA32_MC7_STATUS	Package	
41EH	1054	IA32_MC7_ADDR	Package	
41FH	1055	IA32_MC7_MISC	Package	
420H	1056	IA32_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC8 reports MC error from the home agent HA 1.
421H	1057	IA32_MC8_STATUS	Package	
422H	1058	IA32_MC8_ADDR	Package	
423H	1059	IA32_MC8_MISC	Package	
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
425H	1061	IA32_MC9_STATUS	Package	
426H	1062	IA32_MC9_ADDR	Package	
427H	1063	IA32_MC9_MISC	Package	
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
429H	1065	IA32_MC10_STATUS	Package	
42AH	1066	IA32_MC10_ADDR	Package	
42BH	1067	IA32_MC10_MISC	Package	
42CH	1068	IA32_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
42DH	1069	IA32_MC11_STATUS	Package	
42EH	1070	IA32_MC11_ADDR	Package	
42FH	1071	IA32_MC11_MISC	Package	
430H	1072	IA32_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
431H	1073	IA32_MC12_STATUS	Package	
432H	1074	IA32_MC12_ADDR	Package	
433H	1075	IA32_MC12_MISC	Package	
434H	1076	IA32_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
435H	1077	IA32_MC13_STATUS	Package	
436H	1078	IA32_MC13_ADDR	Package	
437H	1079	IA32_MC13_MISC	Package	
438H	1080	IA32_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
439H	1081	IA32_MC14_STATUS	Package	
43AH	1082	IA32_MC14_ADDR	Package	
43BH	1083	IA32_MC14_MISC	Package	
43CH	1084	IA32_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43DH	1085	IA32_MC15_STATUS	Package	
43EH	1086	IA32_MC15_ADDR	Package	
43FH	1087	IA32_MC15_MISC	Package	



Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
440H	1088	IA32_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
441H	1089	IA32_MC16_STATUS	Package	
442H	1090	IA32_MC16_ADDR	Package	
443H	1091	IA32_MC16_MISC	Package	
444H	1092	IA32_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC17 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12, CBo15.
445H	1093	IA32_MC17_STATUS	Package	
446H	1094	IA32_MC17_ADDR	Package	
447H	1095	IA32_MC17_MISC	Package	
448H	1096	IA32_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC18 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13, CBo16.
449H	1097	IA32_MC18_STATUS	Package	
44AH	1098	IA32_MC18_ADDR	Package	
44BH	1099	IA32_MC18_MISC	Package	
44CH	1100	IA32_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC19 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14, CBo17.
44DH	1101	IA32_MC19_STATUS	Package	
44EH	1102	IA32_MC19_ADDR	Package	
44FH	1103	IA32_MC19_MISC	Package	
450H	1104	IA32_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC20 reports MC error from the Intel QPI 1 module.
451H	1105	IA32_MC20_STATUS	Package	
452H	1106	IA32_MC20_ADDR	Package	
453H	1107	IA32_MC20_MISC	Package	
454H	1108	IA32_MC21_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC21 reports MC error from the Intel QPI 2 module.
455H	1109	IA32_MC21_STATUS	Package	
456H	1110	IA32_MC21_ADDR	Package	
457H	1111	IA32_MC21_MISC	Package	
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b>
		3:0	Package	<b>Power Units</b> See Section 14.9.1, "RAPL Interfaces."
		7:4	Package	<b>Reserved</b>
		12:8	Package	<b>Energy Status Units</b> Energy related information (in Joules) is based on the multiplier, $1/2^{\text{ESU}}$ ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)
		15:13	Package	<b>Reserved</b>
		19:16	Package	<b>Time Units</b> See Section 14.9.1, "RAPL Interfaces."
		63:20		Reserved
618H	1560	MSR_DRAM_POWER_LIMIT	Package	<b>DRAM RAPL Power Limit Control (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."

**Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> Energy Consumed by DRAM devices.
		31:0		Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).
		63:32		Reserved
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	<b>DRAM RAPL Parameters (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
61EH	1566	MSR_PCIE_PLL_RATIO	Package	<b>Configuration of PCIE PLL Relative to BCLK(R/W)</b>
		1:0	Package	<b>PCIE Ratio (R/W)</b> 00b: Use 5:5 mapping for 100MHz operation (default) 01b: Use 5:4 mapping for 125MHz operation 10b: Use 5:3 mapping for 166MHz operation 11b: Use 5:2 mapping for 250MHz operation
		2	Package	<b>LPLL Select (R/W)</b> if 1, use configured setting of PCIE Ratio
		3	Package	<b>LONG RESET (R/W)</b> if 1, wait additional time-out before re-locking Gen2/Gen3 PLLs.
		63:4		Reserved
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>Reserved (R/O)</b> Reads return 0
690H	1680	MSR_CORE_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency)</b>
		0		<b>PROCHOT Status (R0)</b> When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.
		2		<b>Power Budget Management Status (R0)</b> When set, frequency is reduced below the operating system request due to PBM limit
		3		<b>Platform Configuration Services Status (R0)</b> When set, frequency is reduced below the operating system request due to PCS limit
		4		Reserved.
		5		<b>Autonomous Utilization-Based Frequency Control Status (R0)</b> When set, frequency is reduced below the operating system request because the processor has detected that utilization is low

Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		<b>Electrical Design Point Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Reserved.
		10		<b>Multi-Core Turbo Status (R0)</b> When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits
		12:11		Reserved.
		13		<b>Core Frequency P1 Status (R0)</b> When set, frequency is reduced below max non-turbo P1
		14		<b>Core Max n-core Turbo Frequency Limiting Status (R0)</b> When set, frequency is reduced below max n-core turbo frequency
		15		<b>Core Frequency Limiting Status (R0)</b> When set, frequency is reduced below the operating system request.
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		18		<b>Power Budget Management Log</b> When set, indicates that the PBM Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19		<b>Platform Configuration Services Log</b> When set, indicates that the PCS Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		20		Reserved.
		21		<b>Autonomous Utilization-Based Frequency Control Log</b> When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

**Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		<b>Electrical Design Point Log</b> When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		Reserved.
		26		<b>Multi-Core Turbo Log</b> When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28:27		Reserved.
		29		<b>Core Frequency P1 Log</b> When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		30		<b>Core Max n-core Turbo Frequency Limiting Log</b> When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		31		<b>Core Frequency Limiting Log</b> When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:32		Reserved.
C8DH	3213	IA32_QM_EVTSEL	THREAD	<b>Monitoring Event Select Register (R/W)</b> if CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1
		7:0		<b>EventID (RW)</b> <b>Event encoding:</b> <b>0x0: no monitoring</b> <b>0x1: L3 occupancy monitoring</b> <b>all other encoding reserved.</b>
		31:8		Reserved.
		41:32		<b>RMID (RW)</b>
		63:42		Reserved.
C8EH	3214	IA32_QM_CTR	THREAD	<b>Monitoring Counter Register (R/O).</b> if CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1
		61:0		<b>Resource Monitored Data</b>

**Table 2-30. Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		62		<b>Unavailable:</b> If 1, indicates data for this RMID is not available or not monitored for this resource or RMID.
		63		<b>Error:</b> If 1, indicates and unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.
C8FH	3215	IA32_PQR_ASSOC	THREAD	<b>Resource Association Register (R/W).</b>
		9:0		<b>RMID</b>
		63: 10		<b>Reserved</b>

See Table 2-18, Table 2-27 for other MSR definitions applicable to processors with CPUID signature 06\_3FH.

**NOTES:**

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

**2.12.1 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family**

Intel Xeon Processor E5 v3 and E7 v3 family are based on the Haswell-E microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-31. For complete detail of the uncore PMU, refer to Intel Xeon Processor E5 v3 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID signature with DisplayFamily\_DisplayModel of 06\_3FH.

**Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
700H		MSR_PMON_GLOBAL_CTL	Package	Uncore perfmon per-socket global control.
701H		MSR_PMON_GLOBAL_STATUS	Package	Uncore perfmon per-socket global status.
702H		MSR_PMON_GLOBAL_CONFIG	Package	Uncore perfmon per-socket global configuration.
703H		MSR_U_PMON_UCLK_FIXED_CTL	Package	Uncore U-box UCLK fixed counter control
704H		MSR_U_PMON_UCLK_FIXED_CTR	Package	Uncore U-box UCLK fixed counter
705H		MSR_U_PMON_EVTSELO	Package	Uncore U-box perfmon event select for U-box counter 0.
706H		MSR_U_PMON_EVTSEL1	Package	Uncore U-box perfmon event select for U-box counter 1.
708H		MSR_U_PMON_BOX_STATUS	Package	Uncore U-box perfmon U-box wide status.
709H		MSR_U_PMON_CTR0	Package	Uncore U-box perfmon counter 0
70AH		MSR_U_PMON_CTR1	Package	Uncore U-box perfmon counter 1
710H		MSR_PCU_PMON_BOX_CTL	Package	Uncore PCU perfmon for PCU-box-wide control
711H		MSR_PCU_PMON_EVTSELO	Package	Uncore PCU perfmon event select for PCU counter 0.
712H		MSR_PCU_PMON_EVTSEL1	Package	Uncore PCU perfmon event select for PCU counter 1.
713H		MSR_PCU_PMON_EVTSEL2	Package	Uncore PCU perfmon event select for PCU counter 2.
714H		MSR_PCU_PMON_EVTSEL3	Package	Uncore PCU perfmon event select for PCU counter 3.
715H		MSR_PCU_PMON_BOX_FILTER	Package	Uncore PCU perfmon box-wide filter.
716H		MSR_PCU_PMON_BOX_STATUS	Package	Uncore PCU perfmon box wide status.

Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
717H		MSR_PCU_PMON_CTRL0	Package	Uncore PCU perfmon counter 0.
718H		MSR_PCU_PMON_CTRL1	Package	Uncore PCU perfmon counter 1.
719H		MSR_PCU_PMON_CTRL2	Package	Uncore PCU perfmon counter 2.
71AH		MSR_PCU_PMON_CTRL3	Package	Uncore PCU perfmon counter 3.
720H		MSR_S0_PMON_BOX_CTL	Package	Uncore SBo 0 perfmon for SBo 0 box-wide control
721H		MSR_S0_PMON_EVTSEL0	Package	Uncore SBo 0 perfmon event select for SBo 0 counter 0.
722H		MSR_S0_PMON_EVTSEL1	Package	Uncore SBo 0 perfmon event select for SBo 0 counter 1.
723H		MSR_S0_PMON_EVTSEL2	Package	Uncore SBo 0 perfmon event select for SBo 0 counter 2.
724H		MSR_S0_PMON_EVTSEL3	Package	Uncore SBo 0 perfmon event select for SBo 0 counter 3.
725H		MSR_S0_PMON_BOX_FILTER	Package	Uncore SBo 0 perfmon box-wide filter.
726H		MSR_S0_PMON_CTRL0	Package	Uncore SBo 0 perfmon counter 0.
727H		MSR_S0_PMON_CTRL1	Package	Uncore SBo 0 perfmon counter 1.
728H		MSR_S0_PMON_CTRL2	Package	Uncore SBo 0 perfmon counter 2.
729H		MSR_S0_PMON_CTRL3	Package	Uncore SBo 0 perfmon counter 3.
72AH		MSR_S1_PMON_BOX_CTL	Package	Uncore SBo 1 perfmon for SBo 1 box-wide control
72BH		MSR_S1_PMON_EVTSEL0	Package	Uncore SBo 1 perfmon event select for SBo 1 counter 0.
72CH		MSR_S1_PMON_EVTSEL1	Package	Uncore SBo 1 perfmon event select for SBo 1 counter 1.
72DH		MSR_S1_PMON_EVTSEL2	Package	Uncore SBo 1 perfmon event select for SBo 1 counter 2.
72EH		MSR_S1_PMON_EVTSEL3	Package	Uncore SBo 1 perfmon event select for SBo 1 counter 3.
72FH		MSR_S1_PMON_BOX_FILTER	Package	Uncore SBo 1 perfmon box-wide filter.
730H		MSR_S1_PMON_CTRL0	Package	Uncore SBo 1 perfmon counter 0.
731H		MSR_S1_PMON_CTRL1	Package	Uncore SBo 1 perfmon counter 1.
732H		MSR_S1_PMON_CTRL2	Package	Uncore SBo 1 perfmon counter 2.
733H		MSR_S1_PMON_CTRL3	Package	Uncore SBo 1 perfmon counter 3.
734H		MSR_S2_PMON_BOX_CTL	Package	Uncore SBo 2 perfmon for SBo 2 box-wide control
735H		MSR_S2_PMON_EVTSEL0	Package	Uncore SBo 2 perfmon event select for SBo 2 counter 0.
736H		MSR_S2_PMON_EVTSEL1	Package	Uncore SBo 2 perfmon event select for SBo 2 counter 1.
737H		MSR_S2_PMON_EVTSEL2	Package	Uncore SBo 2 perfmon event select for SBo 2 counter 2.
738H		MSR_S2_PMON_EVTSEL3	Package	Uncore SBo 2 perfmon event select for SBo 2 counter 3.
739H		MSR_S2_PMON_BOX_FILTER	Package	Uncore SBo 2 perfmon box-wide filter.
73AH		MSR_S2_PMON_CTRL0	Package	Uncore SBo 2 perfmon counter 0.
73BH		MSR_S2_PMON_CTRL1	Package	Uncore SBo 2 perfmon counter 1.
73CH		MSR_S2_PMON_CTRL2	Package	Uncore SBo 2 perfmon counter 2.
73DH		MSR_S2_PMON_CTRL3	Package	Uncore SBo 2 perfmon counter 3.
73EH		MSR_S3_PMON_BOX_CTL	Package	Uncore SBo 3 perfmon for SBo 3 box-wide control
73FH		MSR_S3_PMON_EVTSEL0	Package	Uncore SBo 3 perfmon event select for SBo 3 counter 0.
740H		MSR_S3_PMON_EVTSEL1	Package	Uncore SBo 3 perfmon event select for SBo 3 counter 1.

Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
741H		MSR_S3_PMON_EVNTSEL2	Package	Uncore SBo 3 perfmon event select for SBo 3 counter 2.
742H		MSR_S3_PMON_EVNTSEL3	Package	Uncore SBo 3 perfmon event select for SBo 3 counter 3.
743H		MSR_S3_PMON_BOX_FILTER	Package	Uncore SBo 3 perfmon box-wide filter.
744H		MSR_S3_PMON_CTR0	Package	Uncore SBo 3 perfmon counter 0.
745H		MSR_S3_PMON_CTR1	Package	Uncore SBo 3 perfmon counter 1.
746H		MSR_S3_PMON_CTR2	Package	Uncore SBo 3 perfmon counter 2.
747H		MSR_S3_PMON_CTR3	Package	Uncore SBo 3 perfmon counter 3.
E00H		MSR_C0_PMON_BOX_CTL	Package	Uncore C-box 0 perfmon for box-wide control
E01H		MSR_C0_PMON_EVNTSEL0	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 0.
E02H		MSR_C0_PMON_EVNTSEL1	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 1.
E03H		MSR_C0_PMON_EVNTSEL2	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 2.
E04H		MSR_C0_PMON_EVNTSEL3	Package	Uncore C-box 0 perfmon event select for C-box 0 counter 3.
E05H		MSR_C0_PMON_BOX_FILTER0	Package	Uncore C-box 0 perfmon box wide filter 0.
E06H		MSR_C0_PMON_BOX_FILTER1	Package	Uncore C-box 0 perfmon box wide filter 1.
E07H		MSR_C0_PMON_BOX_STATUS	Package	Uncore C-box 0 perfmon box wide status.
E08H		MSR_C0_PMON_CTR0	Package	Uncore C-box 0 perfmon counter 0.
E09H		MSR_C0_PMON_CTR1	Package	Uncore C-box 0 perfmon counter 1.
E0AH		MSR_C0_PMON_CTR2	Package	Uncore C-box 0 perfmon counter 2.
E0BH		MSR_C0_PMON_CTR3	Package	Uncore C-box 0 perfmon counter 3.
E10H		MSR_C1_PMON_BOX_CTL	Package	Uncore C-box 1 perfmon for box-wide control
E11H		MSR_C1_PMON_EVNTSEL0	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 0.
E12H		MSR_C1_PMON_EVNTSEL1	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 1.
E13H		MSR_C1_PMON_EVNTSEL2	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 2.
E14H		MSR_C1_PMON_EVNTSEL3	Package	Uncore C-box 1 perfmon event select for C-box 1 counter 3.
E15H		MSR_C1_PMON_BOX_FILTER0	Package	Uncore C-box 1 perfmon box wide filter 0.
E16H		MSR_C1_PMON_BOX_FILTER1	Package	Uncore C-box 1 perfmon box wide filter1.
E17H		MSR_C1_PMON_BOX_STATUS	Package	Uncore C-box 1 perfmon box wide status.
E18H		MSR_C1_PMON_CTR0	Package	Uncore C-box 1 perfmon counter 0.
E19H		MSR_C1_PMON_CTR1	Package	Uncore C-box 1 perfmon counter 1.
E1AH		MSR_C1_PMON_CTR2	Package	Uncore C-box 1 perfmon counter 2.
E1BH		MSR_C1_PMON_CTR3	Package	Uncore C-box 1 perfmon counter 3.
E20H		MSR_C2_PMON_BOX_CTL	Package	Uncore C-box 2 perfmon for box-wide control
E21H		MSR_C2_PMON_EVNTSEL0	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 0.
E22H		MSR_C2_PMON_EVNTSEL1	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 1.
E23H		MSR_C2_PMON_EVNTSEL2	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 2.
E24H		MSR_C2_PMON_EVNTSEL3	Package	Uncore C-box 2 perfmon event select for C-box 2 counter 3.
E25H		MSR_C2_PMON_BOX_FILTER0	Package	Uncore C-box 2 perfmon box wide filter 0.



Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E26H		MSR_C2_PMON_BOX_FILTER1	Package	Uncore C-box 2 perfmon box wide filter1.
E27H		MSR_C2_PMON_BOX_STATUS	Package	Uncore C-box 2 perfmon box wide status.
E28H		MSR_C2_PMON_CTR0	Package	Uncore C-box 2 perfmon counter 0.
E29H		MSR_C2_PMON_CTR1	Package	Uncore C-box 2 perfmon counter 1.
E2AH		MSR_C2_PMON_CTR2	Package	Uncore C-box 2 perfmon counter 2.
E2BH		MSR_C2_PMON_CTR3	Package	Uncore C-box 2 perfmon counter 3.
E30H		MSR_C3_PMON_BOX_CTL	Package	Uncore C-box 3 perfmon for box-wide control
E31H		MSR_C3_PMON_EVNTSELO	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 0.
E32H		MSR_C3_PMON_EVNTSEL1	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 1.
E33H		MSR_C3_PMON_EVNTSEL2	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 2.
E34H		MSR_C3_PMON_EVNTSEL3	Package	Uncore C-box 3 perfmon event select for C-box 3 counter 3.
E35H		MSR_C3_PMON_BOX_FILTER0	Package	Uncore C-box 3 perfmon box wide filter 0.
E36H		MSR_C3_PMON_BOX_FILTER1	Package	Uncore C-box 3 perfmon box wide filter1.
E37H		MSR_C3_PMON_BOX_STATUS	Package	Uncore C-box 3 perfmon box wide status.
E38H		MSR_C3_PMON_CTR0	Package	Uncore C-box 3 perfmon counter 0.
E39H		MSR_C3_PMON_CTR1	Package	Uncore C-box 3 perfmon counter 1.
E3AH		MSR_C3_PMON_CTR2	Package	Uncore C-box 3 perfmon counter 2.
E3BH		MSR_C3_PMON_CTR3	Package	Uncore C-box 3 perfmon counter 3.
E40H		MSR_C4_PMON_BOX_CTL	Package	Uncore C-box 4 perfmon for box-wide control
E41H		MSR_C4_PMON_EVNTSELO	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 0.
E42H		MSR_C4_PMON_EVNTSEL1	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 1.
E43H		MSR_C4_PMON_EVNTSEL2	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 2.
E44H		MSR_C4_PMON_EVNTSEL3	Package	Uncore C-box 4 perfmon event select for C-box 4 counter 3.
E45H		MSR_C4_PMON_BOX_FILTER0	Package	Uncore C-box 4 perfmon box wide filter 0.
E46H		MSR_C4_PMON_BOX_FILTER1	Package	Uncore C-box 4 perfmon box wide filter1.
E47H		MSR_C4_PMON_BOX_STATUS	Package	Uncore C-box 4 perfmon box wide status.
E48H		MSR_C4_PMON_CTR0	Package	Uncore C-box 4 perfmon counter 0.
E49H		MSR_C4_PMON_CTR1	Package	Uncore C-box 4 perfmon counter 1.
E4AH		MSR_C4_PMON_CTR2	Package	Uncore C-box 4 perfmon counter 2.
E4BH		MSR_C4_PMON_CTR3	Package	Uncore C-box 4 perfmon counter 3.
E50H		MSR_C5_PMON_BOX_CTL	Package	Uncore C-box 5 perfmon for box-wide control
E51H		MSR_C5_PMON_EVNTSELO	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 0.
E52H		MSR_C5_PMON_EVNTSEL1	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 1.
E53H		MSR_C5_PMON_EVNTSEL2	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 2.
E54H		MSR_C5_PMON_EVNTSEL3	Package	Uncore C-box 5 perfmon event select for C-box 5 counter 3.
E55H		MSR_C5_PMON_BOX_FILTER0	Package	Uncore C-box 5 perfmon box wide filter 0.
E56H		MSR_C5_PMON_BOX_FILTER1	Package	Uncore C-box 5 perfmon box wide filter1.



Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E57H		MSR_C5_PMON_BOX_STATUS	Package	Uncore C-box 5 perfmon box wide status.
E58H		MSR_C5_PMON_CTR0	Package	Uncore C-box 5 perfmon counter 0.
E59H		MSR_C5_PMON_CTR1	Package	Uncore C-box 5 perfmon counter 1.
E5AH		MSR_C5_PMON_CTR2	Package	Uncore C-box 5 perfmon counter 2.
E5BH		MSR_C5_PMON_CTR3	Package	Uncore C-box 5 perfmon counter 3.
E60H		MSR_C6_PMON_BOX_CTL	Package	Uncore C-box 6 perfmon for box-wide control
E61H		MSR_C6_PMON_EVNTSEL0	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 0.
E62H		MSR_C6_PMON_EVNTSEL1	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 1.
E63H		MSR_C6_PMON_EVNTSEL2	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 2.
E64H		MSR_C6_PMON_EVNTSEL3	Package	Uncore C-box 6 perfmon event select for C-box 6 counter 3.
E65H		MSR_C6_PMON_BOX_FILTER0	Package	Uncore C-box 6 perfmon box wide filter 0.
E66H		MSR_C6_PMON_BOX_FILTER1	Package	Uncore C-box 6 perfmon box wide filter 1.
E67H		MSR_C6_PMON_BOX_STATUS	Package	Uncore C-box 6 perfmon box wide status.
E68H		MSR_C6_PMON_CTR0	Package	Uncore C-box 6 perfmon counter 0.
E69H		MSR_C6_PMON_CTR1	Package	Uncore C-box 6 perfmon counter 1.
E6AH		MSR_C6_PMON_CTR2	Package	Uncore C-box 6 perfmon counter 2.
E6BH		MSR_C6_PMON_CTR3	Package	Uncore C-box 6 perfmon counter 3.
E70H		MSR_C7_PMON_BOX_CTL	Package	Uncore C-box 7 perfmon for box-wide control.
E71H		MSR_C7_PMON_EVNTSEL0	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 0.
E72H		MSR_C7_PMON_EVNTSEL1	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 1.
E73H		MSR_C7_PMON_EVNTSEL2	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 2.
E74H		MSR_C7_PMON_EVNTSEL3	Package	Uncore C-box 7 perfmon event select for C-box 7 counter 3.
E75H		MSR_C7_PMON_BOX_FILTER0	Package	Uncore C-box 7 perfmon box wide filter 0.
E76H		MSR_C7_PMON_BOX_FILTER1	Package	Uncore C-box 7 perfmon box wide filter 1.
E77H		MSR_C7_PMON_BOX_STATUS	Package	Uncore C-box 7 perfmon box wide status.
E78H		MSR_C7_PMON_CTR0	Package	Uncore C-box 7 perfmon counter 0.
E79H		MSR_C7_PMON_CTR1	Package	Uncore C-box 7 perfmon counter 1.
E7AH		MSR_C7_PMON_CTR2	Package	Uncore C-box 7 perfmon counter 2.
E7BH		MSR_C7_PMON_CTR3	Package	Uncore C-box 7 perfmon counter 3.
E80H		MSR_C8_PMON_BOX_CTL	Package	Uncore C-box 8 perfmon local box wide control.
E81H		MSR_C8_PMON_EVNTSEL0	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 0.
E82H		MSR_C8_PMON_EVNTSEL1	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 1.
E83H		MSR_C8_PMON_EVNTSEL2	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 2.
E84H		MSR_C8_PMON_EVNTSEL3	Package	Uncore C-box 8 perfmon event select for C-box 8 counter 3.
E85H		MSR_C8_PMON_BOX_FILTER0	Package	Uncore C-box 8 perfmon box wide filter 0.
E86H		MSR_C8_PMON_BOX_FILTER1	Package	Uncore C-box 8 perfmon box wide filter 1.
E87H		MSR_C8_PMON_BOX_STATUS	Package	Uncore C-box 8 perfmon box wide status.

**Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E88H		MSR_C8_PMON_CTRL0	Package	Uncore C-box 8 perfmon counter 0.
E89H		MSR_C8_PMON_CTRL1	Package	Uncore C-box 8 perfmon counter 1.
E8AH		MSR_C8_PMON_CTRL2	Package	Uncore C-box 8 perfmon counter 2.
E8BH		MSR_C8_PMON_CTRL3	Package	Uncore C-box 8 perfmon counter 3.
E90H		MSR_C9_PMON_BOX_CTL	Package	Uncore C-box 9 perfmon local box wide control.
E91H		MSR_C9_PMON_EVTSEL0	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 0.
E92H		MSR_C9_PMON_EVTSEL1	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 1.
E93H		MSR_C9_PMON_EVTSEL2	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 2.
E94H		MSR_C9_PMON_EVTSEL3	Package	Uncore C-box 9 perfmon event select for C-box 9 counter 3.
E95H		MSR_C9_PMON_BOX_FILTER0	Package	Uncore C-box 9 perfmon box wide filter0.
E96H		MSR_C9_PMON_BOX_FILTER1	Package	Uncore C-box 9 perfmon box wide filter1.
E97H		MSR_C9_PMON_BOX_STATUS	Package	Uncore C-box 9 perfmon box wide status.
E98H		MSR_C9_PMON_CTRL0	Package	Uncore C-box 9 perfmon counter 0.
E99H		MSR_C9_PMON_CTRL1	Package	Uncore C-box 9 perfmon counter 1.
E9AH		MSR_C9_PMON_CTRL2	Package	Uncore C-box 9 perfmon counter 2.
E9BH		MSR_C9_PMON_CTRL3	Package	Uncore C-box 9 perfmon counter 3.
EA0H		MSR_C10_PMON_BOX_CTL	Package	Uncore C-box 10 perfmon local box wide control.
EA1H		MSR_C10_PMON_EVTSEL0	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 0.
EA2H		MSR_C10_PMON_EVTSEL1	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 1.
EA3H		MSR_C10_PMON_EVTSEL2	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 2.
EA4H		MSR_C10_PMON_EVTSEL3	Package	Uncore C-box 10 perfmon event select for C-box 10 counter 3.
EA5H		MSR_C10_PMON_BOX_FILTER0	Package	Uncore C-box 10 perfmon box wide filter0.
EA6H		MSR_C10_PMON_BOX_FILTER1	Package	Uncore C-box 10 perfmon box wide filter1.
EA7H		MSR_C10_PMON_BOX_STATUS	Package	Uncore C-box 10 perfmon box wide status.
EA8H		MSR_C10_PMON_CTRL0	Package	Uncore C-box 10 perfmon counter 0.
EA9H		MSR_C10_PMON_CTRL1	Package	Uncore C-box 10 perfmon counter 1.
EAAH		MSR_C10_PMON_CTRL2	Package	Uncore C-box 10 perfmon counter 2.
EABH		MSR_C10_PMON_CTRL3	Package	Uncore C-box 10 perfmon counter 3.
EBOH		MSR_C11_PMON_BOX_CTL	Package	Uncore C-box 11 perfmon local box wide control.
EB1H		MSR_C11_PMON_EVTSEL0	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 0.
EB2H		MSR_C11_PMON_EVTSEL1	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 1.
EB3H		MSR_C11_PMON_EVTSEL2	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 2.
EB4H		MSR_C11_PMON_EVTSEL3	Package	Uncore C-box 11 perfmon event select for C-box 11 counter 3.
EB5H		MSR_C11_PMON_BOX_FILTER0	Package	Uncore C-box 11 perfmon box wide filter0.
EB6H		MSR_C11_PMON_BOX_FILTER1	Package	Uncore C-box 11 perfmon box wide filter1.
EB7H		MSR_C11_PMON_BOX_STATUS	Package	Uncore C-box 11 perfmon box wide status.
EB8H		MSR_C11_PMON_CTRL0	Package	Uncore C-box 11 perfmon counter 0.

Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
EB9H		MSR_C11_PMON_CTR1	Package	Uncore C-box 11 perfmon counter 1.
EBAH		MSR_C11_PMON_CTR2	Package	Uncore C-box 11 perfmon counter 2.
EBBH		MSR_C11_PMON_CTR3	Package	Uncore C-box 11 perfmon counter 3.
EC0H		MSR_C12_PMON_BOX_CTL	Package	Uncore C-box 12 perfmon local box wide control.
EC1H		MSR_C12_PMON_EVNTSELO	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 0.
EC2H		MSR_C12_PMON_EVNTSEL1	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 1.
EC3H		MSR_C12_PMON_EVNTSEL2	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 2.
EC4H		MSR_C12_PMON_EVNTSEL3	Package	Uncore C-box 12 perfmon event select for C-box 12 counter 3.
EC5H		MSR_C12_PMON_BOX_FILTER0	Package	Uncore C-box 12 perfmon box wide filter0.
EC6H		MSR_C12_PMON_BOX_FILTER1	Package	Uncore C-box 12 perfmon box wide filter1.
EC7H		MSR_C12_PMON_BOX_STATUS	Package	Uncore C-box 12 perfmon box wide status.
EC8H		MSR_C12_PMON_CTR0	Package	Uncore C-box 12 perfmon counter 0.
EC9H		MSR_C12_PMON_CTR1	Package	Uncore C-box 12 perfmon counter 1.
ECAH		MSR_C12_PMON_CTR2	Package	Uncore C-box 12 perfmon counter 2.
ECBH		MSR_C12_PMON_CTR3	Package	Uncore C-box 12 perfmon counter 3.
ED0H		MSR_C13_PMON_BOX_CTL	Package	Uncore C-box 13 perfmon local box wide control.
ED1H		MSR_C13_PMON_EVNTSELO	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 0.
ED2H		MSR_C13_PMON_EVNTSEL1	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 1.
ED3H		MSR_C13_PMON_EVNTSEL2	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 2.
ED4H		MSR_C13_PMON_EVNTSEL3	Package	Uncore C-box 13 perfmon event select for C-box 13 counter 3.
ED5H		MSR_C13_PMON_BOX_FILTER0	Package	Uncore C-box 13 perfmon box wide filter0.
ED6H		MSR_C13_PMON_BOX_FILTER1	Package	Uncore C-box 13 perfmon box wide filter1.
ED7H		MSR_C13_PMON_BOX_STATUS	Package	Uncore C-box 13 perfmon box wide status.
ED8H		MSR_C13_PMON_CTR0	Package	Uncore C-box 13 perfmon counter 0.
ED9H		MSR_C13_PMON_CTR1	Package	Uncore C-box 13 perfmon counter 1.
EDAH		MSR_C13_PMON_CTR2	Package	Uncore C-box 13 perfmon counter 2.
EDBH		MSR_C13_PMON_CTR3	Package	Uncore C-box 13 perfmon counter 3.
EE0H		MSR_C14_PMON_BOX_CTL	Package	Uncore C-box 14 perfmon local box wide control.
EE1H		MSR_C14_PMON_EVNTSELO	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 0.
EE2H		MSR_C14_PMON_EVNTSEL1	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 1.
EE3H		MSR_C14_PMON_EVNTSEL2	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 2.
EE4H		MSR_C14_PMON_EVNTSEL3	Package	Uncore C-box 14 perfmon event select for C-box 14 counter 3.
EE5H		MSR_C14_PMON_BOX_FILTER	Package	Uncore C-box 14 perfmon box wide filter0.
EE6H		MSR_C14_PMON_BOX_FILTER1	Package	Uncore C-box 14 perfmon box wide filter1.
EE7H		MSR_C14_PMON_BOX_STATUS	Package	Uncore C-box 14 perfmon box wide status.
EE8H		MSR_C14_PMON_CTR0	Package	Uncore C-box 14 perfmon counter 0.
EE9H		MSR_C14_PMON_CTR1	Package	Uncore C-box 14 perfmon counter 1.

Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E6AH		MSR_C14_PMON_CTR2	Package	Uncore C-box 14 perfmon counter 2.
E6BH		MSR_C14_PMON_CTR3	Package	Uncore C-box 14 perfmon counter 3.
E70H		MSR_C15_PMON_BOX_CTL	Package	Uncore C-box 15 perfmon local box wide control.
E71H		MSR_C15_PMON_EVNTSELO	Package	Uncore C-box 15 perfmon event select for C-box 15 counter 0.
E72H		MSR_C15_PMON_EVNTSEL1	Package	Uncore C-box 15 perfmon event select for C-box 15 counter 1.
E73H		MSR_C15_PMON_EVNTSEL2	Package	Uncore C-box 15 perfmon event select for C-box 15 counter 2.
E74H		MSR_C15_PMON_EVNTSEL3	Package	Uncore C-box 15 perfmon event select for C-box 15 counter 3.
E75H		MSR_C15_PMON_BOX_FILTER0	Package	Uncore C-box 15 perfmon box wide filter0.
E76H		MSR_C15_PMON_BOX_FILTER1	Package	Uncore C-box 15 perfmon box wide filter1.
E77H		MSR_C15_PMON_BOX_STATUS	Package	Uncore C-box 15 perfmon box wide status.
E78H		MSR_C15_PMON_CTR0	Package	Uncore C-box 15 perfmon counter 0.
E79H		MSR_C15_PMON_CTR1	Package	Uncore C-box 15 perfmon counter 1.
E7AH		MSR_C15_PMON_CTR2	Package	Uncore C-box 15 perfmon counter 2.
E7BH		MSR_C15_PMON_CTR3	Package	Uncore C-box 15 perfmon counter 3.
F00H		MSR_C16_PMON_BOX_CTL	Package	Uncore C-box 16 perfmon for box-wide control
F01H		MSR_C16_PMON_EVNTSELO	Package	Uncore C-box 16 perfmon event select for C-box 16 counter 0.
F02H		MSR_C16_PMON_EVNTSEL1	Package	Uncore C-box 16 perfmon event select for C-box 16 counter 1.
F03H		MSR_C16_PMON_EVNTSEL2	Package	Uncore C-box 16 perfmon event select for C-box 16 counter 2.
F04H		MSR_C16_PMON_EVNTSEL3	Package	Uncore C-box 16 perfmon event select for C-box 16 counter 3.
F05H		MSR_C16_PMON_BOX_FILTER0	Package	Uncore C-box 16 perfmon box wide filter 0.
F06H		MSR_C16_PMON_BOX_FILTER1	Package	Uncore C-box 16 perfmon box wide filter 1.
F07H		MSR_C16_PMON_BOX_STATUS	Package	Uncore C-box 16 perfmon box wide status.
F08H		MSR_C16_PMON_CTR0	Package	Uncore C-box 16 perfmon counter 0.
F09H		MSR_C16_PMON_CTR1	Package	Uncore C-box 16 perfmon counter 1.
F0AH		MSR_C16_PMON_CTR2	Package	Uncore C-box 16 perfmon counter 2.
F0BH		MSR_C16_PMON_CTR3	Package	Uncore C-box 16 perfmon counter 3.
F10H		MSR_C17_PMON_BOX_CTL	Package	Uncore C-box 17 perfmon for box-wide control
F11H		MSR_C17_PMON_EVNTSELO	Package	Uncore C-box 17 perfmon event select for C-box 17 counter 0.
F12H		MSR_C17_PMON_EVNTSEL1	Package	Uncore C-box 17 perfmon event select for C-box 17 counter 1.
F13H		MSR_C17_PMON_EVNTSEL2	Package	Uncore C-box 17 perfmon event select for C-box 17 counter 2.
F14H		MSR_C17_PMON_EVNTSEL3	Package	Uncore C-box 17 perfmon event select for C-box 17 counter 3.
F15H		MSR_C17_PMON_BOX_FILTER0	Package	Uncore C-box 17 perfmon box wide filter 0.
F16H		MSR_C17_PMON_BOX_FILTER1	Package	Uncore C-box 17 perfmon box wide filter1.
F17H		MSR_C17_PMON_BOX_STATUS	Package	Uncore C-box 17 perfmon box wide status.
F18H		MSR_C17_PMON_CTR0	Package	Uncore C-box 17 perfmon counter 0.
F19H		MSR_C17_PMON_CTR1	Package	Uncore C-box 17 perfmon counter 1.
F1AH		MSR_C17_PMON_CTR2	Package	Uncore C-box 17 perfmon counter 2.

**Table 2-31. Uncore PMU MSRs in Intel® Xeon® Processor E5 v3 Family (Contd.)**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
F1BH		MSR_C17_PMON_CTR3	Package	Uncore C-box 17 perfmon counter 3.

## 2.13 MSRS IN INTEL® CORE™ M PROCESSORS AND 5TH GENERATION INTEL CORE PROCESSORS

The Intel® Core™ M-5xxx processors and 5th generation Intel® Core™ Processors, and Intel® Xeon® Processor E3-1200 v4 family are based on the Broadwell microarchitecture. The Intel® Core™ M-5xxx processors and 5th generation Intel® Core™ Processors have CPUID DisplayFamily\_DisplayModel signature 06\_3DH. Intel® Xeon® Processor E3-1200 v4 family and the 5th generation Intel® Core™ Processors have CPUID DisplayFamily\_DisplayModel signature 06\_47H. Processors with signatures 06\_3DH and 06\_47H support the MSR interfaces listed in Table 2-18, Table 2-19, Table 2-20, Table 2-23, Table 2-27, Table 2-28, Table 2-32, and Table 2-33. For an MSR listed in Table 2-33 that also appears in the model-specific tables of prior generations, Table 2-33 supercede prior generation tables.

Table 2-32 lists MSRs that are common to processors based on the Broadwell microarchitectures (including CPUID signatures 06\_3DH, 06\_47H, 06\_4FH, and 06\_56H).

**Table 2-32. Additional MSRs Common to Processors Based the Broadwell Microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
38EH	910	IA32_PERF_GLOBAL_STATUS	Thread	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
		0		Ovf_PMC0
		1		Ovf_PMC1
		2		Ovf_PMC2
		3		Ovf_PMC3
		31:4		Reserved.
		32		Ovf_FixedCtr0
		33		Ovf_FixedCtr1
		34		Ovf_FixedCtr2
		54:35		Reserved.
		55		Trace_ToPA_PMI. See Section 35.2.6.2, "Table of Physical Addresses (ToPA)."
		60:56		Reserved.
		61		Ovf_Uncore
		62		Ovf_BufDSSAVE
63		CondChgd		
390H	912	IA32_PERF_GLOBAL_OVF_CTRL	Thread	See Table 2-2. See Section 18.4.2, "Global Counter Control Facilities."
		0		Set 1 to clear Ovf_PMC0
		1		Set 1 to clear Ovf_PMC1

**Table 2-32. Additional MSRs Common to Processors Based the Broadwell Microarchitectures**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2		Set 1 to clear Ovf_PMC2
		3		Set 1 to clear Ovf_PMC3
		31:4		Reserved.
		32		Set 1 to clear Ovf_FixedCtr0
		33		Set 1 to clear Ovf_FixedCtr1
		34		Set 1 to clear Ovf_FixedCtr2
		54:35		Reserved.
		55		Set 1 to clear Trace_ToPA_PMI. See Section 35.2.6.2, "Table of Physical Addresses (ToPA)."
		60:56		Reserved.
		61		Set 1 to clear Ovf_Uncore
		62		Set 1 to clear Ovf_BufDSSAVE
		63		Set 1 to clear CondChgd
560H	1376	IA32_RTIT_OUTPUT_BASE	THREAD	Trace Output Base Register (R/W)
		6:0		Reserved.
		MAXPHYADDR <sup>1</sup> -1:7		Base physical address.
		63:MAXPHYADDR		Reserved.
561H	1377	IA32_RTIT_OUTPUT_MASK_PTRS	THREAD	Trace Output Mask Pointers Register (R/W)
		6:0		Reserved.
		31:7		MaskOrTableOffset
		63:32		Output Offset.
570H	1392	IA32_RTIT_CTL	Thread	Trace Control Register (R/W)
		0		TraceEn
		1		Reserved, MBZ.
		2		OS
		3		User
		6:4		Reserved, MBZ
		7		CR3 filter
		8		ToPA; writing 0 will #GP if also setting TraceEn
		9		Reserved, MBZ
		10		TSCEn
		11		DisRETC
		12		Reserved, MBZ
		13		Reserved; writing 0 will #GP if also setting TraceEn
		63:14		Reserved, MBZ.
571H	1393	IA32_RTIT_STATUS	Thread	Tracing Status Register (R/W)

Table 2-32. Additional MSRs Common to Processors Based the Broadwell Microarchitectures

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		0		Reserved, writes ignored.
		1		<b>ContexEn</b> , writes ignored.
		2		<b>TriggerEn</b> , writes ignored.
		3		Reserved
		4		<b>Error (R/W)</b>
		5		<b>Stopped</b>
		63:6		Reserved, MBZ.
572H	1394	IA32_RTIT_CR3_MATCH	THREAD	<b>Trace Filter CR3 Match Register (R/W)</b>
		4:0		Reserved
		63:5		CR3[63:5] value to match

**NOTES:**

1. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].

Table 2-33 lists MSRs that are specific to Intel Core M processors and 5th Generation Intel Core Processors.

Table 2-33. Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See <a href="http://biosbits.org">http://biosbits.org</a> .
		3:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 0000b: C0/C1 (no package C-state support) 0001b: C2 0010b: C3 0011b: C6 0100b: C7 0101b: C7s 0110b: C8 0111b: C9 1000b: C10
		9:4		Reserved
		10		<b>I/O MWAIT Redirection Enable (R/W)</b>

**Table 2-33. Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		14:11		Reserved
		15		<b>CFG Lock (R/WO)</b>
		24:16		Reserved
		25		<b>C3 State Auto Demotion Enable (R/W)</b>
		26		<b>C1 State Auto Demotion Enable (R/W)</b>
		27		<b>Enable C3 Undemotion (R/W)</b>
		28		<b>Enable C1 Undemotion (R/W)</b>
		29		<b>Enable Package C-State Auto-demotion (R/W)</b>
		30		<b>Enable Package C-State Undemotion (R/W)</b>
		63:31		Reserved
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		39:32	Package	<b>Maximum Ratio Limit for 5C</b> Maximum turbo ratio limit of 5core active.
		47:40	Package	<b>Maximum Ratio Limit for 6C</b> Maximum turbo ratio limit of 6core active.
		63:48		Reserved.
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."

See Table 2-18, Table 2-19, Table 2-20, Table 2-23, Table 2-27, Table 2-28, Table 2-32 for other MSR definitions applicable to processors with CPUID signature 06\_3DH.

## 2.14 MSRS IN INTEL® XEON® PROCESSORS E5 V4 FAMILY

The MSRs listed in Table 2-34 are available and common to Intel® Xeon® Processor D product Family (CPUID DisplayFamily\_DisplayModel = 06\_56H) and to Intel Xeon processors E5 v4, E7 v4 families (CPUID DisplayFamily\_DisplayModel = 06\_4FH). They are based on the Broadwell microarchitecture.

See Section 2.14.1 for lists of tables of MSRs that are supported by Intel® Xeon® Processor D Family.



**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
4EH	78	MSR_PPIN_CTL	Package	Protected Processor Inventory Number Enable Control (R/W)
		0		LockOut (R/WO) See Table 2-24.
		1		Enable_PPIN (R/W) See Table 2-24.
		63:2		Reserved.
4FH	79	MSR_PPIN	Package	Protected Processor Inventory Number (R/O)
		63:0		<b>Protected Processor Inventory Number (R/O)</b> See Table 2-24.
CEH	206	MSR_PLATFORM_INFO	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> See Table 2-24.
		22:16		Reserved.
		23	Package	<b>PPIN_CAP (R/O)</b> See Table 2-24.
		27:24		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> See Table 2-24.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> See Table 2-24.
		30	Package	<b>Programmable TJ OFFSET (R/O)</b> See Table 2-24.
		39:31		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> See Table 2-24.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Core	<b>C-State Configuration Control (R/W)</b> Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See <a href="http://biosbits.org">http://biosbits.org</a> .

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2:0		<b>Package C-State Limit (R/W)</b> Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-state support) 001b: C2 010b: C6 (non-retention) 011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available.
		9:3		Reserved
		10		<b>I/O MWAIT Redirection Enable (R/W)</b>
		14:11		Reserved
		15		<b>CFG Lock (R/WO)</b>
		16		<b>Automatic C-State Conversion Enable (R/W)</b> If 1, the processor will convert HALT or MWAIT(C1) to MWAIT(C6)
		24:17		Reserved
		25		<b>C3 State Auto Demotion Enable (R/W)</b>
		26		<b>C1 State Auto Demotion Enable (R/W)</b>
		27		<b>Enable C3 Undemotion (R/W)</b>
		28		<b>Enable C1 Undemotion (R/W)</b>
		29		<b>Package C State Demotion Enable (R/W)</b>
		30		<b>Package C State UnDemotion Enable (R/W)</b>
		63:31		Reserved
179H	377	IA32_MCG_CAP	Thread	<b>Global Machine Check Capability (R/O)</b>
		7:0		<b>Count</b>
		8		<b>MCG_CTL_P</b>
		9		<b>MCG_EXT_P</b>
		10		<b>MCP_CMCI_P</b>
		11		<b>MCG_TES_P</b>
		15:12		Reserved.
		23:16		<b>MCG_EXT_CNT</b>
		24		<b>MCG_SER_P</b>
		25		<b>MCG_EM_P</b>
		26		<b>MCG_ELOG_P</b>
63:27		Reserved.		

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
17DH	390	MSR_SMM_MCA_CAP	THREAD	<b>Enhanced SMM Capabilities (SMM-RO)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		<b>Reserved</b>
		58		<b>SMM_Code_Access_Chk (SMM-RO)</b> If set to 1 indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.
		59		<b>Long_Flow_Indication (SMM-RO)</b> If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.
		63:60		Reserved
19CH	412	IA32_THERM_STATUS	Core	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
		0		<b>Thermal status (RO)</b> See Table 2-2.
		1		<b>Thermal status log (R/WCO)</b> See Table 2-2.
		2		<b>PROTCHOT # or FORCEPR# status (RO)</b> See Table 2-2.
		3		<b>PROTCHOT # or FORCEPR# log (R/WCO)</b> See Table 2-2.
		4		<b>Critical Temperature status (RO)</b> See Table 2-2.
		5		<b>Critical Temperature status log (R/WCO)</b> See Table 2-2.
		6		<b>Thermal threshold #1 status (RO)</b> See Table 2-2.
		7		<b>Thermal threshold #1 log (R/WCO)</b> See Table 2-2.
		8		<b>Thermal threshold #2 status (RO)</b> See Table 2-2.
		9		<b>Thermal threshold #2 log (R/WCO)</b> See Table 2-2.
		10		<b>Power Limitation status (RO)</b> See Table 2-2.
		11		<b>Power Limitation log (R/WCO)</b> See Table 2-2.
12		<b>Current Limit status (RO)</b> See Table 2-2.		

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		13		<b>Current Limit log (R/WCO)</b> See Table 2-2.
		14		<b>Cross Domain Limit status (RO)</b> See Table 2-2.
		15		<b>Cross Domain Limit log (R/WCO)</b> See Table 2-2.
		22:16		<b>Digital Readout (RO)</b> See Table 2-2.
		26:23		Reserved.
		30:27		<b>Resolution in degrees Celsius (RO)</b> See Table 2-2.
		31		<b>Reading Valid (RO)</b> See Table 2-2.
		63:32		Reserved.
1A2H	418	MSR_TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		<b>Temperature Target (RO)</b> See Table 2-24.
		27:24		<b>TCC Activation Offset (R/W)</b> See Table 2-24.
		63:28		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b>
		15:8	Package	<b>Maximum Ratio Limit for 2C</b>
		23:16	Package	<b>Maximum Ratio Limit for 3C</b>
		31:24	Package	<b>Maximum Ratio Limit for 4C</b>
		39:32	Package	<b>Maximum Ratio Limit for 5C</b>
		47:40	Package	<b>Maximum Ratio Limit for 6C</b>
		55:48	Package	<b>Maximum Ratio Limit for 7C</b>
		63:56	Package	<b>Maximum Ratio Limit for 8C</b>
1AEH	430	MSR_TURBO_RATIO_LIMIT1	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 9C</b>
		15:8	Package	<b>Maximum Ratio Limit for 10C</b>

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		23:16	Package	<b>Maximum Ratio Limit for 11C</b>
		31:24	Package	<b>Maximum Ratio Limit for 12C</b>
		39:32	Package	<b>Maximum Ratio Limit for 13C</b>
		47:40	Package	<b>Maximum Ratio Limit for 14C</b>
		55:48	Package	<b>Maximum Ratio Limit for 15C</b>
		63:56	Package	<b>Maximum Ratio Limit for 16C</b>
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b>
		3:0	Package	<b>Power Units</b> See Section 14.9.1, "RAPL Interfaces."
		7:4	Package	<b>Reserved</b>
		12:8	Package	<b>Energy Status Units</b> Energy related information (in Joules) is based on the multiplier, $1/2^{\text{ESU}}$ ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)
		15:13	Package	<b>Reserved</b>
		19:16	Package	<b>Time Units</b> See Section 14.9.1, "RAPL Interfaces."
		63:20		Reserved
618H	1560	MSR_DRAM_POWER_LIMIT	Package	<b>DRAM RAPL Power Limit Control (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> Energy consumed by DRAM devices
		31:0		Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).
		63:32		Reserved
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	<b>DRAM RAPL Parameters (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>Reserved (R/O)</b> Reads return 0
690H	1680	MSR_CORE_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency)</b>
		0		<b>PROCHOT Status (R0)</b> When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2		<b>Power Budget Management Status (R0)</b> When set, frequency is reduced below the operating system request due to PBM limit
		3		<b>Platform Configuration Services Status (R0)</b> When set, frequency is reduced below the operating system request due to PCS limit
		4		Reserved.
		5		<b>Autonomous Utilization-Based Frequency Control Status (R0)</b> When set, frequency is reduced below the operating system request because the processor has detected that utilization is low
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		<b>Electrical Design Point Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Reserved.
		10		<b>Multi-Core Turbo Status (R0)</b> When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits
		12:11		Reserved.
		13		<b>Core Frequency P1 Status (R0)</b> When set, frequency is reduced below max non-turbo P1
		14		<b>Core Max n-core Turbo Frequency Limiting Status (R0)</b> When set, frequency is reduced below max n-core turbo frequency
		15		<b>Core Frequency Limiting Status (R0)</b> When set, frequency is reduced below the operating system request.
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		18		<b>Power Budget Management Log</b> When set, indicates that the PBM Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19		<b>Platform Configuration Services Log</b> When set, indicates that the PCS Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		20		Reserved.
		21		<b>Autonomous Utilization-Based Frequency Control Log</b> When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		<b>Electrical Design Point Log</b> When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		Reserved.
		26		<b>Multi-Core Turbo Log</b> When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28:27		Reserved.
		29		<b>Core Frequency P1 Log</b> When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		30		<b>Core Max n-core Turbo Frequency Limiting Log</b> When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		31		<b>Core Frequency Limiting Log</b> When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:32		Reserved.

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
770H	1904	IA32_PM_ENABLE	Package	See Section 14.4.2, “Enabling HWP”
771H	1905	IA32_HWP_CAPABILITIES	Thread	See Section 14.4.3, “HWP Performance Range and Dynamic Capabilities”
774H	1908	IA32_HWP_REQUEST	Thread	See Section 14.4.4, “Managing HWP”
		7:0		<b>Minimum Performance (R/W)</b>
		15:8		<b>Maximum Performance (R/W)</b>
		23:16		<b>Desired Performance (R/W)</b>
		63:24		Reserved.
777H	1911	IA32_HWP_STATUS	Thread	See Section 14.4.5, “HWP Feedback”
		1:0		Reserved.
		2		<b>Excursion to Minimum (RO)</b>
		63:3		Reserved.
C8DH	3213	IA32_QM_EVTSEL	THREAD	<b>Monitoring Event Select Register (R/W)</b> if CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1
		7:0		<b>EventID (RW)</b> <b>Event encoding:</b> 0x00: no monitoring 0x01: L3 occupancy monitoring 0x02: Total memory bandwidth monitoring 0x03: Local memory bandwidth monitoring All other encoding reserved
		31:8		Reserved.
		41:32		<b>RMID (RW)</b>
		63:42		Reserved.
C8FH	3215	IA32_PQR_ASSOC	THREAD	<b>Resource Association Register (R/W)</b>
		9:0		<b>RMID</b>
		31:10		<b>Reserved</b>
		51:32		<b>COS (R/W).</b>
		63: 52		<b>Reserved</b>
C90H	3216	IA32_L3_QOS_MASK_0	Package	<b>L3 Class Of Service Mask - COS 0 (R/W)</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=0
		0:19		<b>CBM: Bit vector of available L3 ways for COS 0 enforcement</b>
		63:20		<b>Reserved</b>
C91H	3217	IA32_L3_QOS_MASK_1	Package	<b>L3 Class Of Service Mask - COS 1 (R/W)</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=1
		0:19		<b>CBM: Bit vector of available L3 ways for COS 1 enforcement</b>
		63:20		<b>Reserved</b>



**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C92H	3218	IA32_L3_QOS_MASK_2	Package	<b>L3 Class Of Service Mask - COS 2 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=2
		0:19		<b>CBM: Bit vector of available L3 ways for COS 2 enforcement</b>
		63:20		<b>Reserved</b>
C93H	3219	IA32_L3_QOS_MASK_3	Package	<b>L3 Class Of Service Mask - COS 3 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=3
		0:19		<b>CBM: Bit vector of available L3 ways for COS 3 enforcement</b>
		63:20		<b>Reserved</b>
C94H	3220	IA32_L3_QOS_MASK_4	Package	<b>L3 Class Of Service Mask - COS 4 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=4
		0:19		<b>CBM: Bit vector of available L3 ways for COS 4 enforcement</b>
		63:20		<b>Reserved</b>
C95H	3221	IA32_L3_QOS_MASK_5	Package	<b>L3 Class Of Service Mask - COS 5 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=5
		0:19		<b>CBM: Bit vector of available L3 ways for COS 5 enforcement</b>
		63:20		<b>Reserved</b>
C96H	3222	IA32_L3_QOS_MASK_6	Package	<b>L3 Class Of Service Mask - COS 6 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=6
		0:19		<b>CBM: Bit vector of available L3 ways for COS 6 enforcement</b>
		63:20		<b>Reserved</b>
C97H	3223	IA32_L3_QOS_MASK_7	Package	<b>L3 Class Of Service Mask - COS 7 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=7
		0:19		<b>CBM: Bit vector of available L3 ways for COS 7 enforcement</b>
		63:20		<b>Reserved</b>
C98H	3224	IA32_L3_QOS_MASK_8	Package	<b>L3 Class Of Service Mask - COS 8 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=8
		0:19		<b>CBM: Bit vector of available L3 ways for COS 8 enforcement</b>
		63:20		<b>Reserved</b>
C99H	3225	IA32_L3_QOS_MASK_9	Package	<b>L3 Class Of Service Mask - COS 9 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=9
		0:19		<b>CBM: Bit vector of available L3 ways for COS 9 enforcement</b>
		63:20		<b>Reserved</b>
C9AH	3226	IA32_L3_QOS_MASK_10	Package	<b>L3 Class Of Service Mask - COS 10 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=10
		0:19		<b>CBM: Bit vector of available L3 ways for COS 10 enforcement</b>
		63:20		<b>Reserved</b>

**Table 2-34. Additional MSRs Common to Intel® Xeon® Processor D and Intel Xeon Processors E5 v4 Family Based on the Broadwell Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
C9BH	3227	IA32_L3_QOS_MASK_11	Package	<b>L3 Class Of Service Mask - COS 11 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >= 11
		0:19		<b>CBM: Bit vector of available L3 ways for COS 11 enforcement</b>
		63:20		<b>Reserved</b>
C9CH	3228	IA32_L3_QOS_MASK_12	Package	<b>L3 Class Of Service Mask - COS 12 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >= 12
		0:19		<b>CBM: Bit vector of available L3 ways for COS 12 enforcement</b>
		63:20		<b>Reserved</b>
C9DH	3229	IA32_L3_QOS_MASK_13	Package	<b>L3 Class Of Service Mask - COS 13 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >= 13
		0:19		<b>CBM: Bit vector of available L3 ways for COS 13 enforcement</b>
		63:20		<b>Reserved</b>
C9EH	3230	IA32_L3_QOS_MASK_14	Package	<b>L3 Class Of Service Mask - COS 14 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >= 14
		0:19		<b>CBM: Bit vector of available L3 ways for COS 14 enforcement</b>
		63:20		<b>Reserved</b>
C9FH	3231	IA32_L3_QOS_MASK_15	Package	<b>L3 Class Of Service Mask - COS 15 (R/W).</b> if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >= 15
		0:19		<b>CBM: Bit vector of available L3 ways for COS 15 enforcement</b>
		63:20		<b>Reserved</b>

### 2.14.1 Additional MSRs Supported in the Intel® Xeon® Processor D Product Family

The MSRs listed in Table 2-35 are available to Intel® Xeon® Processor D Product Family (CPUID DisplayFamily\_DisplayModel = 06\_56H). The Intel® Xeon® processor D product family is based on the Broadwell microarchitecture and supports the MSR interfaces listed in Table 2-18, Table 2-27, Table 2-32, Table 2-34, and Table 2-35.

**Table 2-35. Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily\_DisplayModel 06\_56H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1ACH	428	MSR_TURBO_RATIO_LIMIT3	Package	<b>Config Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		62:0	Package	Reserved

**Table 2-35. Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily\_DisplayModel 06\_56H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		63	Package	<b>Semaphore for Turbo Ratio Limit Configuration</b> If 1, the processor uses override configuration <sup>1</sup> specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1. If 0, the processor uses factory-set configuration (Default).
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC6 reports MC error from the integrated I/O module.
419H	1049	IA32_MC6_STATUS	Package	
41AH	1050	IA32_MC6_ADDR	Package	
41BH	1051	IA32_MC6_MISC	Package	
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC7 reports MC error from the home agent HA 0.
41DH	1053	IA32_MC7_STATUS	Package	
41EH	1054	IA32_MC7_ADDR	Package	
41FH	1055	IA32_MC7_MISC	Package	
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 10 report MC error from each channel of the integrated memory controllers.
425H	1061	IA32_MC9_STATUS	Package	
426H	1062	IA32_MC9_ADDR	Package	
427H	1063	IA32_MC9_MISC	Package	
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 10 report MC error from each channel of the integrated memory controllers.
429H	1065	IA32_MC10_STATUS	Package	
42AH	1066	IA32_MC10_ADDR	Package	
42BH	1067	IA32_MC10_MISC	Package	
444H	1092	IA32_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC17 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12, CBo15.
445H	1093	IA32_MC17_STATUS	Package	
446H	1094	IA32_MC17_ADDR	Package	
447H	1095	IA32_MC17_MISC	Package	
448H	1096	IA32_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC18 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13, CBo16.
449H	1097	IA32_MC18_STATUS	Package	
44AH	1098	IA32_MC18_ADDR	Package	
44BH	1099	IA32_MC18_MISC	Package	

**Table 2-35. Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily\_DisplayModel 06\_56H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
44CH	1100	IA32_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs:" through Section 15.3.2.4, "IA32_MCi_MISC MSRs:".  Bank MC19 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14, CBo17.
44DH	1101	IA32_MC19_STATUS	Package	
44EH	1102	IA32_MC19_ADDR	Package	
44FH	1103	IA32_MC19_MISC	Package	
See Table 2-18, Table 2-27, Table 2-32, and Table 2-34 for other MSR definitions applicable to processors with CPUID signature 06_56H.				

**NOTES:**

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

**2.14.2 Additional MSRs Supported in Intel® Xeon® Processors E5 v4 and E7 v4 Families**

The MSRs listed in Table 2-35 are available to Intel® Xeon® Processor E5 v4 and E7 v4 Families (CPUID DisplayFamily\_DisplayModel = 06\_4FH). The Intel® Xeon® processor E5 v4 family is based on the Broadwell micro-architecture and supports the MSR interfaces listed in Table 2-18, Table 2-19, Table 2-27, Table 2-32, Table 2-34, and Table 2-36.

**Table 2-36. Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_4FH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
1ACH	428	MSR_TURBO_RATIO_LIMIT3	Package	<b>Config Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		62:0	Package	Reserved
		63	Package	<b>Semaphore for Turbo Ratio Limit Configuration</b> If 1, the processor uses override configuration <sup>1</sup> specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1 and MSR_TURBO_RATIO_LIMIT2. If 0, the processor uses factory-set configuration (Default).
285H	645	IA32_MC5_CTL2	Package	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
288H	648	IA32_MC8_CTL2	Package	See Table 2-2.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 2-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 2-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 2-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 2-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 2-2.

**Table 2-36. Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_4FH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
290H	656	IA32_MC16_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.
294H	660	IA32_MC20_CTL2	Package	See Table 2-2.
295H	661	IA32_MC21_CTL2	Package	See Table 2-2.
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC5 reports MC error from the Intel QPI 0 module.
415H	1045	IA32_MC5_STATUS	Package	
416H	1046	IA32_MC5_ADDR	Package	
417H	1047	IA32_MC5_MISC	Package	
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC6 reports MC error from the integrated I/O module.
419H	1049	IA32_MC6_STATUS	Package	
41AH	1050	IA32_MC6_ADDR	Package	
41BH	1051	IA32_MC6_MISC	Package	
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC7 reports MC error from the home agent HA 0.
41DH	1053	IA32_MC7_STATUS	Package	
41EH	1054	IA32_MC7_ADDR	Package	
41FH	1055	IA32_MC7_MISC	Package	
420H	1056	IA32_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC8 reports MC error from the home agent HA 1.
421H	1057	IA32_MC8_STATUS	Package	
422H	1058	IA32_MC8_ADDR	Package	
423H	1059	IA32_MC8_MISC	Package	
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
425H	1061	IA32_MC9_STATUS	Package	
426H	1062	IA32_MC9_ADDR	Package	
427H	1063	IA32_MC9_MISC	Package	
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
429H	1065	IA32_MC10_STATUS	Package	
42AH	1066	IA32_MC10_ADDR	Package	
42BH	1067	IA32_MC10_MISC	Package	
42CH	1068	IA32_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
42DH	1069	IA32_MC11_STATUS	Package	
42EH	1070	IA32_MC11_ADDR	Package	
42FH	1071	IA32_MC11_MISC	Package	

**Table 2-36. Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_4FH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
430H	1072	IA32_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
431H	1073	IA32_MC12_STATUS	Package	
432H	1074	IA32_MC12_ADDR	Package	
433H	1075	IA32_MC12_MISC	Package	
434H	1076	IA32_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
435H	1077	IA32_MC13_STATUS	Package	
436H	1078	IA32_MC13_ADDR	Package	
437H	1079	IA32_MC13_MISC	Package	
438H	1080	IA32_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
439H	1081	IA32_MC14_STATUS	Package	
43AH	1082	IA32_MC14_ADDR	Package	
43BH	1083	IA32_MC14_MISC	Package	
43CH	1084	IA32_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43DH	1085	IA32_MC15_STATUS	Package	
43EH	1086	IA32_MC15_ADDR	Package	
43FH	1087	IA32_MC15_MISC	Package	
440H	1088	IA32_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
441H	1089	IA32_MC16_STATUS	Package	
442H	1090	IA32_MC16_ADDR	Package	
443H	1091	IA32_MC16_MISC	Package	
444H	1092	IA32_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC17 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12, CBo15.
445H	1093	IA32_MC17_STATUS	Package	
446H	1094	IA32_MC17_ADDR	Package	
447H	1095	IA32_MC17_MISC	Package	
448H	1096	IA32_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC18 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13, CBo16.
449H	1097	IA32_MC18_STATUS	Package	
44AH	1098	IA32_MC18_ADDR	Package	
44BH	1099	IA32_MC18_MISC	Package	
44CH	1100	IA32_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC19 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14, CBo17.
44DH	1101	IA32_MC19_STATUS	Package	
44EH	1102	IA32_MC19_ADDR	Package	
44FH	1103	IA32_MC19_MISC	Package	
450H	1104	IA32_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC20 reports MC error from the Intel QPI 1 module.
451H	1105	IA32_MC20_STATUS	Package	
452H	1106	IA32_MC20_ADDR	Package	
453H	1107	IA32_MC20_MISC	Package	

**Table 2-36. Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_4FH**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
454H	1108	IA32_MC21_CTL	Package	See Section 15.3.2.1, “IA32_MCi_CTL MSRs.” through Section 15.3.2.4, “IA32_MCi_MISC MSRs.” Bank MC21 reports MC error from the Intel QPI 2 module.
455H	1109	IA32_MC21_STATUS	Package	
456H	1110	IA32_MC21_ADDR	Package	
457H	1111	IA32_MC21_MISC	Package	
C81H	3201	IA32_L3_QOS_CFG	Package	Cache Allocation Technology Configuration (R/W)
		0		CAT Enable. Set 1 to enable Cache Allocation Technology
		63:1		Reserved.

See Table 2-18, Table 2-19, Table 2-27, and Table 2-28 for other MSR definitions applicable to processors with CPUID signature 06\_45H.

**NOTES:**

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

## 2.15 MSRS IN THE 6TH GENERATION INTEL® CORE™ PROCESSORS AND 7TH GENERATION INTEL® CORE™ PROCESSORS

6th generation Intel® Core™ processors are based on the Skylake microarchitecture and have CPUID DisplayFamily\_DisplayModel signatures of 06\_4EH and 06\_5EH. 7th Generation Intel® Core™ processors are based on the Kaby Lake microarchitecture and have CPUID DisplayFamily\_DisplayModel signatures of 06\_8EH and 06\_9EH. These processors support the MSR interfaces listed in Table 2-18, Table 2-19, Table 2-23, Table 2-27, Table 2-33, Table 2-37, and Table 2-38. For an MSR listed in Table 2-37 that also appears in the model-specific tables of prior generations, Table 2-37 supercede prior generation tables.

The notation of “Platform” in the Scope column (with respect to MSR\_PLATFORM\_ENERGY\_COUNTER and MSR\_PLATFORM\_POWER\_LIMIT) is limited to the power-delivery domain and the specifics of the power delivery integration may vary by platform vendor’s implementation.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
3AH	58	IA32_FEATURE_CONTROL	Thread	<b>Control Features in Intel 64 Processor (R/W)</b> See Table 2-2.
		0		<b>Lock (R/WL)</b>
		1		<b>Enable VMX inside SMX operation (R/WL)</b>
		2		<b>Enable VMX outside SMX operation (R/WL)</b>
		14:8		<b>SENTER local functions enables (R/WL)</b>
		15		<b>SENTER global functions enable (R/WL)</b>
		18		<b>SGX global functions enable (R/WL)</b>
		20		<b>LMCE_ON (R/WL)</b>
		63:21		Reserved.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
FEH	254	IA32_MTRRCAP	Thread	<b>MTRR Capality (RO, Architectural).</b> See Table 2-2
19CH	412	IA32_THERM_STATUS	Core	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
		0		<b>Thermal status (RO)</b> See Table 2-2.
		1		<b>Thermal status log (R/WC0)</b> See Table 2-2.
		2		<b>PROTCHOT # or FORCEPR# status (RO)</b> See Table 2-2.
		3		<b>PROTCHOT # or FORCEPR# log (R/WC0)</b> See Table 2-2.
		4		<b>Critical Temperature status (RO)</b> See Table 2-2.
		5		<b>Critical Temperature status log (R/WC0)</b> See Table 2-2.
		6		<b>Thermal threshold #1 status (RO)</b> See Table 2-2.
		7		<b>Thermal threshold #1 log (R/WC0)</b> See Table 2-2.
		8		<b>Thermal threshold #2 status (RO)</b> See Table 2-2.
		9		<b>Thermal threshold #2 log (R/WC0)</b> See Table 2-2.
		10		<b>Power Limitation status (RO)</b> See Table 2-2.
		11		<b>Power Limitation log (R/WC0)</b> See Table 2-2.
		12		<b>Current Limit status (RO)</b> See Table 2-2.
		13		<b>Current Limit log (R/WC0)</b> See Table 2-2.
		14		<b>Cross Domain Limit status (RO)</b> See Table 2-2.
		15		<b>Cross Domain Limit log (R/WC0)</b> See Table 2-2.
22:16		<b>Digital Readout (RO)</b> See Table 2-2.		
26:23		Reserved.		



**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		30:27		<b>Resolution in degrees Celsius (RO)</b> See Table 2-2.
		31		<b>Reading Valid (RO)</b> See Table 2-2.
		63:32		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode</b> RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	<b>Maximum Ratio Limit for 1C</b> Maximum turbo ratio limit of 1 core active.
		15:8	Package	<b>Maximum Ratio Limit for 2C</b> Maximum turbo ratio limit of 2 core active.
		23:16	Package	<b>Maximum Ratio Limit for 3C</b> Maximum turbo ratio limit of 3 core active.
		31:24	Package	<b>Maximum Ratio Limit for 4C</b> Maximum turbo ratio limit of 4 core active.
		63:32		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Thread	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-4) that points to the MSR containing the most recent branch record.
1FCH	508	MSR_POWER_CTL	Core	Power Control Register. See <a href="http://biosbits.org">http://biosbits.org</a> .
		0		Reserved.
		1	Package	<b>C1E Enable (R/W)</b> When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).
		18:2		Reserved.
		19		<b>Disable Race to Halt Optimization (R/W)</b> Setting this bit disables the Race to Halt optimization and avoid this optimization limitation to execute below the most efficient frequency ratio. Default value is 0 for processors that support Race to Halt optimization. Default value is 1 for processors that do not support Race to Halt optimization.
		20		<b>Disable Energy Efficiency Optimization (R/W)</b> Setting this bit disables the P-States energy efficiency optimization. Default value is 0. Disable/enable the energy efficiency optimization in P-State legacy mode (when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an effect only in the turbo range or into PERF_MIN_CTL value if it is not zero set. In HWP mode (IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect between the OS desired or OS maximize to the OS minimize performance setting.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:21		Reserved.
300H	768	MSR_SGXOWNEREPOCH0	Package	<b>Lower 64 Bit CR_SGXOWNEREPOCH.</b> Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.
		63:0		Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.
301H	768	MSR_SGXOWNEREPOCH1	Package	<b>Upper 64 Bit CR_SGXOWNEREPOCH.</b> Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.
		63:0		Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.
38EH	910	IA32_PERF_GLOBAL_STATUS		See Table 2-2. See Section 18.2.4, “Architectural Performance Monitoring Version 4.”
		0	Thread	<b>Ovf_PMC0</b>
		1	Thread	<b>Ovf_PMC1</b>
		2	Thread	<b>Ovf_PMC2</b>
		3	Thread	<b>Ovf_PMC3</b>
		4	Thread	<b>Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4)</b>
		5	Thread	<b>Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5)</b>
		6	Thread	<b>Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6)</b>
		7	Thread	<b>Ovf_PMC7 (if CPUID.0AH:EAX[15:8] &gt; 7)</b>
		31:8		Reserved.
		32	Thread	<b>Ovf_FixedCtr0</b>
		33	Thread	<b>Ovf_FixedCtr1</b>
		34	Thread	<b>Ovf_FixedCtr2</b>
		54:35		Reserved.
		55	Thread	<b>Trace_ToPA_PMI.</b>
		57:56		Reserved.
		58	Thread	<b>LBR_Frz.</b>
		59	Thread	<b>CTR_Frz.</b>
		60	Thread	<b>ASCI.</b>
		61	Thread	<b>Ovf_Uncore</b>
62	Thread	<b>Ovf_BufDSSAVE</b>		
63	Thread	<b>CondChgd</b>		
390H	912	IA32_PERF_GLOBAL_STAT_US_RESET		See Table 2-2. See Section 18.2.4, “Architectural Performance Monitoring Version 4.”
		0	Thread	<b>Set 1 to clear Ovf_PMC0</b>
		1	Thread	<b>Set 1 to clear Ovf_PMC1</b>

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		2	Thread	Set 1 to clear Ovf_PMC2
		3	Thread	Set 1 to clear Ovf_PMC3
		4	Thread	Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4)
		5	Thread	Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5)
		6	Thread	Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6)
		7	Thread	Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	Set 1 to clear Ovf_FixedCtr0
		33	Thread	Set 1 to clear Ovf_FixedCtr1
		34	Thread	Set 1 to clear Ovf_FixedCtr2
		54:35		Reserved.
		55	Thread	Set 1 to clear Trace_ToPA_PMI.
		57:56		Reserved.
		58	Thread	Set 1 to clear LBR_Frz.
		59	Thread	Set 1 to clear CTR_Frz.
		60	Thread	Set 1 to clear ASCII.
		61	Thread	Set 1 to clear Ovf_Uncore
		62	Thread	Set 1 to clear Ovf_BufDSSAVE
		63	Thread	Set 1 to clear CondChgd
391H	913	IA32_PERF_GLOBAL_STAT_US_SET		See Table 2-2. See Section 18.2.4, "Architectural Performance Monitoring Version 4."
		0	Thread	Set 1 to cause Ovf_PMC0 = 1
		1	Thread	Set 1 to cause Ovf_PMC1 = 1
		2	Thread	Set 1 to cause Ovf_PMC2 = 1
		3	Thread	Set 1 to cause Ovf_PMC3 = 1
		4	Thread	Set 1 to cause Ovf_PMC4=1 (if CPUID.0AH:EAX[15:8] > 4)
		5	Thread	Set 1 to cause Ovf_PMC5=1 (if CPUID.0AH:EAX[15:8] > 5)
		6	Thread	Set 1 to cause Ovf_PMC6=1 (if CPUID.0AH:EAX[15:8] > 6)
		7	Thread	Set 1 to cause Ovf_PMC7=1 (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	Set 1 to cause Ovf_FixedCtr0 = 1
		33	Thread	Set 1 to cause Ovf_FixedCtr1 = 1
		34	Thread	Set 1 to cause Ovf_FixedCtr2 = 1
		54:35		Reserved.
		55	Thread	Set 1 to cause Trace_ToPA_PMI = 1
		57:56		Reserved.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		58	Thread	Set 1 to cause LBR_Frz = 1
		59	Thread	Set 1 to cause CTR_Frz = 1
		60	Thread	Set 1 to cause ASCI = 1
		61	Thread	Set 1 to cause Ovf_Uncore
		62	Thread	Set 1 to cause Ovf_BufDSSAVE
		63		Reserved.
392H	913	IA32_PERF_GLOBAL_INUSE		See Table 2-2.
3F7H	1015	MSR_PEBE_FRONTEND	Thread	FrontEnd Precise Event Condition Select (R/W)
		2:0		Event Code Select
		3		Reserved.
		4		Event Code Select High
		7:5		Reserved.
		19:8		IDQ_Bubble_Length Specifier
		22:20		IDQ_Bubble_Width Specifier
		63:23		Reserved
500H	1280	IA32_SGX_SVN_STATUS	Thread	Status and SVN Threshold of SGX Support for ACM (RO).
		0		Lock. See Section 41.11.3, "Interactions with Authenticated Code Modules (ACMs)"
		15:1		Reserved.
		23:16		SGX_SVN_SINIT. See Section 41.11.3, "Interactions with Authenticated Code Modules (ACMs)"
		63:24		Reserved.
560H	1376	IA32_RTIT_OUTPUT_BASE	Thread	Trace Output Base Register (R/W). See Table 2-2.
561H	1377	IA32_RTIT_OUTPUT_MASK_PTRS	Thread	Trace Output Mask Pointers Register (R/W). See Table 2-2.
570H	1392	IA32_RTIT_CTL	Thread	Trace Control Register (R/W)
		0		TraceEn
		1		CYCEn
		2		OS
		3		User
		6:4		Reserved, MBZ
		7		CR3 filter
		8		ToPA; writing 0 will #GP if also setting TraceEn
		9		MTCEn
		10		TSCEn
		11		DisRETC
		12		Reserved, MBZ

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		13		<b>BranchEn</b>
		17:14		<b>MTCFreq</b>
		18		Reserved, MBZ
		22:19		<b>CYCThresh</b>
		23		Reserved, MBZ
		27:24		<b>PSBFreq</b>
		31:28		Reserved, MBZ
		35:32		<b>ADDR0_CFG</b>
		39:36		<b>ADDR1_CFG</b>
		63:40		Reserved, MBZ.
571H	1393	IA32_RTIT_STATUS	Thread	<b>Tracing Status Register (R/W)</b>
		0		<b>FilterEn</b> , writes ignored.
		1		<b>ContexEn</b> , writes ignored.
		2		<b>TriggerEn</b> , writes ignored.
		3		Reserved
		4		<b>Error (R/W)</b>
		5		<b>Stopped</b>
		31:6		Reserved. MBZ
		48:32		<b>PacketByteCnt</b>
		63:49		Reserved, MBZ.
572H	1394	IA32_RTIT_CR3_MATCH	Thread	<b>Trace Filter CR3 Match Register (R/W)</b>
		4:0		Reserved
		63:5		CR3[63:5] value to match
580H	1408	IA32_RTIT_ADDR0_A	Thread	<b>Region 0 Start Address (R/W)</b>
		63:0		See Table 2-2.
581H	1409	IA32_RTIT_ADDR0_B	Thread	<b>Region 0 End Address (R/W)</b>
		63:0		See Table 2-2.
582H	1410	IA32_RTIT_ADDR1_A	Thread	<b>Region 1 Start Address (R/W)</b>
		63:0		See Table 2-2.
583H	1411	IA32_RTIT_ADDR1_B	Thread	<b>Region 1 End Address (R/W)</b>
		63:0		See Table 2-2.
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
64DH	1613	MSR_PLATFORM_ENERGY_COUNTER	Platform*	Platform Energy Counter. (R/O). This MSR is valid only if both platform vendor hardware implementation and BIOS enablement support it. This MSR will read 0 if not valid.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		31:0		Total energy consumed by all devices in the platform that receive power from integrated power delivery mechanism, Included platform devices are processor cores, SOC, memory, add-on or peripheral devices that get powered directly from the platform power delivery means. The energy units are specified in the MSR_RAPL_POWER_UNIT.Energy_Status_Unit.
		63:32		Reserved.
64EH	1614	MSR_PPERF	Thread	Productive Performance Count. (R/O).
		63:0		Hardware’s view of workload scalability. See Section 14.4.5.1
64FH	1615	MSR_CORE_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency)</b>
		0		<b>PROCHOT Status (R0)</b> When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal event.
		3:2		Reserved.
		4		<b>Residency State Regulation Status (R0)</b> When set, frequency is reduced below the operating system request due to residency state regulation limit.
		5		<b>Running Average Thermal Limit Status (R0)</b> When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL).
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR).
		7		<b>VR Therm Design Current Status (R0)</b> When set, frequency is reduced below the operating system request due to VR thermal design current limit.
		8		<b>Other Status (R0)</b> When set, frequency is reduced below the operating system request due to electrical or other constraints.
		9		Reserved
		10		<b>Package/Platform-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1.
		11		<b>Package/Platform-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		12		<b>Max Turbo Limit Status (R0)</b> When set, frequency is reduced below the operating system request due to multi-core turbo limits.
		13		<b>Turbo Transition Attenuation Status (R0)</b> When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.
		15:14		<b>Reserved</b>
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		19:18		Reserved.
		20		<b>Residency State Regulation Log</b> When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		21		<b>Running Average Thermal Limit Log</b> When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		<b>VR Thermal Design Current Log</b> When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		24		<b>Other Log</b> When set, indicates that the Other Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		<b>Reserved</b>

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		26		<b>Package/Platform-Level PL1 Power Limiting Log</b> When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Package/Platform-Level PL2 Power Limiting Log</b> When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28		<b>Max Turbo Limit Log</b> When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		29		<b>Turbo Transition Attenuation Log</b> When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:30		Reserved.
652H	1618	MSR_PKG_HDC_CONFIG	Package	<b>HDC Configuration (R/W).</b>
		2:0		<b>PKG_Cx_Monitor.</b> Configures Package Cx state threshold for MSR_PKG_HDC_DEEP_RESIDENCY
		63: 3		<b>Reserved</b>
653H	1619	MSR_CORE_HDC_RESIDENCY	Core	Core HDC Idle Residency. (R/O).
		63:0		Core_Cx_Duty_Cycle_Cnt.
655H	1621	MSR_PKG_HDC_SHALLOW_RESIDENCY	Package	Accumulate the cycles the package was in C2 state and at least one logical processor was in forced idle. (R/O).
		63:0		Pkg_C2_Duty_Cycle_Cnt.
656H	1622	MSR_PKG_HDC_DEEP_RESIDENCY	Package	Package Cx HDC Idle Residency. (R/O).
		63:0		Pkg_Cx_Duty_Cycle_Cnt.
658H	1624	MSR_WEIGHTED_CORE_CO	Package	Core-count Weighted C0 Residency. (R/O).
		63:0		Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in C0. If N cores are simultaneously in C0, then each cycle the counter increments by N.
659H	1625	MSR_ANY_CORE_CO	Package	Any Core C0 Residency. (R/O)
		63:0		Increment at the same rate as the TSC. The increment each cycle is one if any processor core in the package is in C0.
65AH	1626	MSR_ANY_GFXE_CO	Package	Any Graphics Engine C0 Residency. (R/O)



**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:0		Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device's compute engines are in CO.
65BH	1627	MSR_CORE_GFXE_OVERLAP_CO	Package	Core and Graphics Engine Overlapped CO Residency. (R/O)
		63:0		Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in CO and at least one processor core in the package is also in CO.
65CH	1628	MSR_PLATFORM_POWER_LIMIT	Platform*	<p><b>Platform Power Limit Control (R/W-L)</b></p> <p>Allows platform BIOS to limit power consumption of the platform devices to the specified values. The Long Duration power consumption is specified via Platform_Power_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration power consumption limit is specified via the Platform_Power_Limit_2 with duration chosen by the processor.</p> <p>The processor implements an exponential-weighted algorithm in the placement of the time windows.</p>
		14:0		<p>Platform Power Limit #1.</p> <p>Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field.</p> <p>The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.</p>
		15		<p>Enable Platform Power Limit #1.</p> <p>When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #1 over the time window specified by Power Limit #1 Time Window.</p>
		16		<p>Platform Clamping Limitation #1.</p> <p>When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #1 value.</p> <p>This bit is writeable only when CPUID (EAX=6):EAX[4] is set.</p>
		23:17		<p>Time Window for Platform Power Limit #1.</p> <p>Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation:</p> <p>Time Window = (float) ((1+(X/4))*(2^Y)), where:  X = POWER_LIMIT_1_TIME[23:22]  Y = POWER_LIMIT_1_TIME[21:17].</p> <p>The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].</p> <p>The default value is 0DH, The unit is specified in MSR_RAPLPOWER_UNIT[Time Unit].</p>
		31:24		Reserved

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		46:32		Platform Power Limit #2. Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor. The recommended default value is 1.25 times the Long Duration Power Limit (i.e. Platform Power Limit # 1)
		47		Enable Platform Power Limit #2. When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.
		48		Platform Clamping Limitation #2. When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.
		62:49		Reserved
		63		Lock. Setting this bit will lock all other bits of this MSR until system RESET.
690H	1680	MSR_LASTBRANCH_16_FROM_IP	Thread	<b>Last Branch Record 16 From IP (R/W)</b> One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.11</li> </ul>
691H	1681	MSR_LASTBRANCH_17_FROM_IP	Thread	<b>Last Branch Record 17 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
692H	1682	MSR_LASTBRANCH_18_FROM_IP	Thread	<b>Last Branch Record 18 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
693H	1683	MSR_LASTBRANCH_19_FROM_IP	Thread	<b>Last Branch Record 19 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
694H	1684	MSR_LASTBRANCH_20_FROM_IP	Thread	<b>Last Branch Record 20 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
695H	1685	MSR_LASTBRANCH_21_FROM_IP	Thread	<b>Last Branch Record 21 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
696H	1686	MSR_LASTBRANCH_22_FROM_IP	Thread	<b>Last Branch Record 22 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
697H	1687	MSR_LASTBRANCH_23_FROM_IP	Thread	<b>Last Branch Record 23 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
698H	1688	MSR_LASTBRANCH_24_FROM_IP	Thread	<b>Last Branch Record 24 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
699H	1689	MSR_LASTBRANCH_25_FROM_IP	Thread	<b>Last Branch Record 25 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
69AH	1690	MSR_LASTBRANCH_26_FROM_IP	Thread	<b>Last Branch Record 26 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69BH	1691	MSR_LASTBRANCH_27_FROM_IP	Thread	<b>Last Branch Record 27 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69CH	1692	MSR_LASTBRANCH_28_FROM_IP	Thread	<b>Last Branch Record 28 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69DH	1693	MSR_LASTBRANCH_29_FROM_IP	Thread	<b>Last Branch Record 29 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69EH	1694	MSR_LASTBRANCH_30_FROM_IP	Thread	<b>Last Branch Record 30 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
69FH	1695	MSR_LASTBRANCH_31_FROM_IP	Thread	<b>Last Branch Record 31 From IP (R/W)</b> See description of MSR_LASTBRANCH_0_FROM_IP.
6BOH	1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in the Processor Graphics (R/W) (frequency refers to processor graphics frequency)</b>
		0		<b>PROCHOT Status (R0)</b> When set, frequency is reduced due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced due to a thermal event.
		4:2		Reserved.
		5		<b>Running Average Thermal Limit Status (R0)</b> When set, frequency is reduced due to running average thermal limit.
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.
		7		<b>VR Thermal Design Current Status (R0)</b> When set, frequency is reduced due to VR TDC limit.
		8		<b>Other Status (R0)</b> When set, frequency is reduced due to electrical or other constraints.
		9		Reserved
		10		<b>Package/Platform-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced due to package/platform-level power limiting PL1.
11		<b>Package/Platform-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.		

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		12		<b>Inefficient Operation Status (R0)</b> When set, processor graphics frequency is operating below target frequency.
		15:13		<b>Reserved</b>
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		20:18		Reserved.
		21		<b>Running Average Thermal Limit Log</b> When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		<b>VR Thermal Design Current Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		24		<b>Other Log</b> When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		<b>Reserved</b>
		26		<b>Package/Platform-Level PL1 Power Limiting Log</b> When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Package/Platform-Level PL2 Power Limiting Log</b> When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28		<b>Inefficient Operation Log</b> When set, indicates that the Inefficient Operation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:29		Reserved.
6B1H	1713	MSR_RING_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in the Ring Interconnect (R/W) (frequency refers to ring interconnect in the uncore)</b>
		0		<b>PROCHOT Status (R0)</b> When set, frequency is reduced due to assertion of external PROCHOT.
		1		<b>Thermal Status (R0)</b> When set, frequency is reduced due to a thermal event.
		4:2		Reserved.
		5		<b>Running Average Thermal Limit Status (R0)</b> When set, frequency is reduced due to running average thermal limit.
		6		<b>VR Therm Alert Status (R0)</b> When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.
		7		<b>VR Thermal Design Current Status (R0)</b> When set, frequency is reduced due to VR TDC limit.
		8		<b>Other Status (R0)</b> When set, frequency is reduced due to electrical or other constraints.
		9		Reserved.
		10		<b>Package/Platform-Level Power Limiting PL1 Status (R0)</b> When set, frequency is reduced due to package/Platform-level power limiting PL1.
		11		<b>Package/Platform-Level PL2 Power Limiting Status (R0)</b> When set, frequency is reduced due to package/Platform-level power limiting PL2/PL3.
		15:12		<b>Reserved</b>
		16		<b>PROCHOT Log</b> When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		17		<b>Thermal Log</b> When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
20:18		Reserved.		
21		<b>Running Average Thermal Limit Log</b> When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.		

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		22		<b>VR Therm Alert Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		23		<b>VR Thermal Design Current Log</b> When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		24		<b>Other Log</b> When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		<b>Reserved</b>
		26		<b>Package/Platform-Level PL1 Power Limiting Log</b> When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		<b>Package/Platform-Level PL2 Power Limiting Log</b> When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:28		Reserved.
6D0H	1744	MSR_LASTBRANCH_16_TO_IP	Thread	<b>Last Branch Record 16 To IP (R/W)</b> One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the <b>destination instruction</b> . See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.11</li> </ul>
6D1H	1745	MSR_LASTBRANCH_17_TO_IP	Thread	<b>Last Branch Record 17 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D2H	1746	MSR_LASTBRANCH_18_TO_IP	Thread	<b>Last Branch Record 18 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D3H	1747	MSR_LASTBRANCH_19_TO_IP	Thread	<b>Last Branch Record 19 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D4H	1748	MSR_LASTBRANCH_20_TO_IP	Thread	<b>Last Branch Record 20 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D5H	1749	MSR_LASTBRANCH_21_TO_IP	Thread	<b>Last Branch Record 21 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D6H	1750	MSR_LASTBRANCH_22_TO_IP	Thread	<b>Last Branch Record 22 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
6D7H	1751	MSR_LASTBRANCH_23_TO_IP	Thread	<b>Last Branch Record 23 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D8H	1752	MSR_LASTBRANCH_24_TO_IP	Thread	<b>Last Branch Record 24 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6D9H	1753	MSR_LASTBRANCH_25_TO_IP	Thread	<b>Last Branch Record 25 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DAH	1754	MSR_LASTBRANCH_26_TO_IP	Thread	<b>Last Branch Record 26 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DBH	1755	MSR_LASTBRANCH_27_TO_IP	Thread	<b>Last Branch Record 27 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DCH	1756	MSR_LASTBRANCH_28_TO_IP	Thread	<b>Last Branch Record 28 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DDH	1757	MSR_LASTBRANCH_29_TO_IP	Thread	<b>Last Branch Record 29 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DEH	1758	MSR_LASTBRANCH_30_TO_IP	Thread	<b>Last Branch Record 30 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
6DFH	1759	MSR_LASTBRANCH_31_TO_IP	Thread	<b>Last Branch Record 31 To IP (R/W)</b> See description of MSR_LASTBRANCH_0_TO_IP.
770H	1904	IA32_PM_ENABLE	Package	See Section 14.4.2, “Enabling HWP”
771H	1905	IA32_HWP_CAPABILITIES	Thread	See Section 14.4.3, “HWP Performance Range and Dynamic Capabilities”
772H	1906	IA32_HWP_REQUEST_PKG	Package	See Section 14.4.4, “Managing HWP”
773H	1907	IA32_HWP_INTERRUPT	Thread	See Section 14.4.6, “HWP Notifications”
774H	1908	IA32_HWP_REQUEST	Thread	See Section 14.4.4, “Managing HWP”
		7:0		<b>Minimum Performance (R/W).</b>
		15:8		<b>Maximum Performance (R/W).</b>
		23:16		<b>Desired Performance (R/W).</b>
		31:24		<b>Energy/Performance Preference (R/W).</b>
		41:32		<b>Activity Window (R/W).</b>
		42		<b>Package Control (R/W).</b>
63:43		Reserved.		
777H	1911	IA32_HWP_STATUS	Thread	See Section 14.4.5, “HWP Feedback”
D90H	3472	IA32_BNDCFGS	Thread	See Table 2-2.
DA0H	3488	IA32_XSS	Thread	See Table 2-2.
DB0H	3504	IA32_PKG_HDC_CTL	Package	See Section 14.5.2, “Package level Enabling HDC”
DB1H	3505	IA32_PM_CTL1	Thread	See Section 14.5.3, “Logical-Processor Level HDC Control”
DB2H	3506	IA32_THREAD_STALL	Thread	See Section 14.5.4.1, “IA32_THREAD_STALL”

**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
DC0H	3520	MSR_LBR_INFO_0	Thread	<b>Last Branch Record 0 Additional Information (R/W)</b> One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: <ul style="list-style-type: none"> <li>Last Branch Record Stack TOS at 1C9H</li> <li>Section 17.8.1, "LBR Stack."</li> </ul>
DC1H	3521	MSR_LBR_INFO_1	Thread	<b>Last Branch Record 1 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC2H	3522	MSR_LBR_INFO_2	Thread	<b>Last Branch Record 2 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC3H	3523	MSR_LBR_INFO_3	Thread	<b>Last Branch Record 3 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC4H	3524	MSR_LBR_INFO_4	Thread	<b>Last Branch Record 4 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC5H	3525	MSR_LBR_INFO_5	Thread	<b>Last Branch Record 5 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC6H	3526	MSR_LBR_INFO_6	Thread	<b>Last Branch Record 6 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC7H	3527	MSR_LBR_INFO_7	Thread	<b>Last Branch Record 7 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC8H	3528	MSR_LBR_INFO_8	Thread	<b>Last Branch Record 8 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DC9H	3529	MSR_LBR_INFO_9	Thread	<b>Last Branch Record 9 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DCAH	3530	MSR_LBR_INFO_10	Thread	<b>Last Branch Record 10 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DCBH	3531	MSR_LBR_INFO_11	Thread	<b>Last Branch Record 11 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DCCH	3532	MSR_LBR_INFO_12	Thread	<b>Last Branch Record 12 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DCDH	3533	MSR_LBR_INFO_13	Thread	<b>Last Branch Record 13 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DCEH	3534	MSR_LBR_INFO_14	Thread	<b>Last Branch Record 14 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DCFH	3535	MSR_LBR_INFO_15	Thread	<b>Last Branch Record 15 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDOH	3536	MSR_LBR_INFO_16	Thread	<b>Last Branch Record 16 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.



**Table 2-37. Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture and 7th Generation Intel® Core™ Processors Based on Kaby Lake Microarchitecture**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
DD1H	3537	MSR_LBR_INFO_17	Thread	<b>Last Branch Record 17 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD2H	3538	MSR_LBR_INFO_18	Thread	<b>Last Branch Record 18 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD3H	3539	MSR_LBR_INFO_19	Thread	<b>Last Branch Record 19 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD4H	3520	MSR_LBR_INFO_20	Thread	<b>Last Branch Record 20 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD5H	3521	MSR_LBR_INFO_21	Thread	<b>Last Branch Record 21 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD6H	3522	MSR_LBR_INFO_22	Thread	<b>Last Branch Record 22 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD7H	3523	MSR_LBR_INFO_23	Thread	<b>Last Branch Record 23 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD8H	3524	MSR_LBR_INFO_24	Thread	<b>Last Branch Record 24 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DD9H	3525	MSR_LBR_INFO_25	Thread	<b>Last Branch Record 25 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDAH	3526	MSR_LBR_INFO_26	Thread	<b>Last Branch Record 26 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDBH	3527	MSR_LBR_INFO_27	Thread	<b>Last Branch Record 27 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDCH	3528	MSR_LBR_INFO_28	Thread	<b>Last Branch Record 28 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDDH	3529	MSR_LBR_INFO_29	Thread	<b>Last Branch Record 29 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDEH	3530	MSR_LBR_INFO_30	Thread	<b>Last Branch Record 30 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.
DDFH	3531	MSR_LBR_INFO_31	Thread	<b>Last Branch Record 31 Additional Information (R/W)</b> See description of MSR_LBR_INFO_0.

Table 2-38 lists the MSRs of uncore PMU for Intel processors with CPUID DisplayFamily\_DisplayModel signatures of 06\_4EH, 06\_5EH, 06\_8EH and 06\_9EH.

**Table 2-38. Uncore PMU MSRs Supported by 6th Generation Intel® Core™ Processors and 7th Generation Intel® Core™ Processors**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
394H	916	MSR_UNC_PERF_FIXED_CTRL	Package	Uncore fixed counter control (R/W)
		19:0		Reserved
		20		Enable overflow propagation
		21		Reserved
		22		Enable counting
		63:23		Reserved.
395H	917	MSR_UNC_PERF_FIXED_CTR	Package	Uncore fixed counter
		43:0		Current count
		63:44		Reserved.
396H	918	MSR_UNC_CBO_CONFIG	Package	Uncore C-Box configuration information (R/O)
		3:0		Specifies the number of C-Box units with programmable counters (including processor cores and processor graphics),
		63:4		Reserved.
3B0H	946	MSR_UNC_ARB_PERFCTRO	Package	Uncore Arb unit, performance counter 0
3B1H	947	MSR_UNC_ARB_PERFCTR1	Package	Uncore Arb unit, performance counter 1
3B2H	944	MSR_UNC_ARB_PERFEVTSELO	Package	Uncore Arb unit, counter 0 event select MSR
3B3H	945	MSR_UNC_ARB_PERFEVTSEL1	Package	Uncore Arb unit, counter 1 event select MSR
700H	1792	MSR_UNC_CBO_0_PERFEVTSELO	Package	Uncore C-Box 0, counter 0 event select MSR
701H	1793	MSR_UNC_CBO_0_PERFEVTSEL1	Package	Uncore C-Box 0, counter 1 event select MSR
706H	1798	MSR_UNC_CBO_0_PERFCTRO	Package	Uncore C-Box 0, performance counter 0
707H	1799	MSR_UNC_CBO_0_PERFCTR1	Package	Uncore C-Box 0, performance counter 1
710H	1808	MSR_UNC_CBO_1_PERFEVTSELO	Package	Uncore C-Box 1, counter 0 event select MSR
711H	1809	MSR_UNC_CBO_1_PERFEVTSEL1	Package	Uncore C-Box 1, counter 1 event select MSR
716H	1814	MSR_UNC_CBO_1_PERFCTRO	Package	Uncore C-Box 1, performance counter 0
717H	1815	MSR_UNC_CBO_1_PERFCTR1	Package	Uncore C-Box 1, performance counter 1
720H	1824	MSR_UNC_CBO_2_PERFEVTSELO	Package	Uncore C-Box 2, counter 0 event select MSR
721H	1825	MSR_UNC_CBO_2_PERFEVTSEL1	Package	Uncore C-Box 2, counter 1 event select MSR

**Table 2-38. Uncore PMU MSRs Supported by 6th Generation Intel® Core™ Processors and 7th Generation Intel® Core™ Processors**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
726H	1830	MSR_UNC_CBO_2_PERFCTRO	Package	Uncore C-Box 2, performance counter 0
727H	1831	MSR_UNC_CBO_2_PERFCTR1	Package	Uncore C-Box 2, performance counter 1
730H	1840	MSR_UNC_CBO_3_PERFEVTSELO	Package	Uncore C-Box 3, counter 0 event select MSR
731H	1841	MSR_UNC_CBO_3_PERFEVTSEL1	Package	Uncore C-Box 3, counter 1 event select MSR.
736H	1846	MSR_UNC_CBO_3_PERFCTRO	Package	Uncore C-Box 3, performance counter 0.
737H	1847	MSR_UNC_CBO_3_PERFCTR1	Package	Uncore C-Box 3, performance counter 1.
E01H	3585	MSR_UNC_PERF_GLOBAL_CTRL	Package	Uncore PMU global control
		0		Slice 0 select
		1		Slice 1 select
		2		Slice 2 select
		3		Slice 3 select
		4		Slice 4select
		18:5		Reserved.
		29		Enable all uncore counters
		30		Enable wake on PMI
		31		Enable Freezing counter when overflow
E02H	3586	MSR_UNC_PERF_GLOBAL_STATUS	Package	Uncore PMU main status
		0		Fixed counter overflowed
		1		An ARB counter overflowed
		2		Reserved
		3		A CBox counter overflowed (on any slice)
		63:4		Reserved.

## 2.16 MSRS IN FUTURE INTEL® XEON® PROCESSORS

Future Intel® Xeon® Processors (CPUID DisplayFamily\_DisplayModel = 06\_55H) support the machine check bank registers listed in Table 2-39.

**Table 2-39. Machine Check MSRs Supported by Future Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_55H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
280H	640	IA32_MCO_CTL2	Core	See Table 2-2.

**Table 2-39. Machine Check MSRs Supported by Future Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_55H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
281H	641	IA32_MC1_CTL2	Core	See Table 2-2.
282H	642	IA32_MC2_CTL2	Core	See Table 2-2.
283H	643	IA32_MC3_CTL2	Core	See Table 2-2.
284H	644	IA32_MC4_CTL2	Package	See Table 2-2.
285H	645	IA32_MC5_CTL2	Package	See Table 2-2.
286H	646	IA32_MC6_CTL2	Package	See Table 2-2.
287H	647	IA32_MC7_CTL2	Package	See Table 2-2.
288H	648	IA32_MC8_CTL2	Package	See Table 2-2.
289H	649	IA32_MC9_CTL2	Package	See Table 2-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 2-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 2-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 2-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 2-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 2-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 2-2.
290H	656	IA32_MC16_CTL2	Package	See Table 2-2.
291H	657	IA32_MC17_CTL2	Package	See Table 2-2.
292H	658	IA32_MC18_CTL2	Package	See Table 2-2.
293H	659	IA32_MC19_CTL2	Package	See Table 2-2.
400H	1024	IA32_MCO_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MCO reports MC error from the IFU module.
401H	1025	IA32_MCO_STATUS	Core	
402H	1026	IA32_MCO_ADDR	Core	
403H	1027	IA32_MCO_MISC	Core	
404H	1028	IA32_MC1_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC1 reports MC error from the DCU module.
405H	1029	IA32_MC1_STATUS	Core	
406H	1030	IA32_MC1_ADDR	Core	
407H	1031	IA32_MC1_MISC	Core	
408H	1032	IA32_MC2_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC2 reports MC error from the DTLB module.
409H	1033	IA32_MC2_STATUS	Core	
40AH	1034	IA32_MC2_ADDR	Core	
40BH	1035	IA32_MC2_MISC	Core	
40CH	1036	IA32_MC3_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC3 reports MC error from the MLC module.
40DH	1037	IA32_MC3_STATUS	Core	
40EH	1038	IA32_MC3_ADDR	Core	
40FH	1039	IA32_MC3_MISC	Core	

**Table 2-39. Machine Check MSRs Supported by Future Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_55H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
410H	1040	IA32_MC4_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC4 reports MC error from the PCU module.
411H	1041	IA32_MC4_STATUS	Package	
412H	1042	IA32_MC4_ADDR	Package	
413H	1043	IA32_MC4_MISC	Package	
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC5 reports MC error from a link interconnect module.
415H	1045	IA32_MC5_STATUS	Package	
416H	1046	IA32_MC5_ADDR	Package	
417H	1047	IA32_MC5_MISC	Package	
418H	1048	IA32_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC6 reports MC error from the integrated I/O module.
419H	1049	IA32_MC6_STATUS	Package	
41AH	1050	IA32_MC6_ADDR	Package	
41BH	1051	IA32_MC6_MISC	Package	
41CH	1052	IA32_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC7 reports MC error from the M2M 0.
41DH	1053	IA32_MC7_STATUS	Package	
41EH	1054	IA32_MC7_ADDR	Package	
41FH	1055	IA32_MC7_MISC	Package	
420H	1056	IA32_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC8 reports MC error from the M2M 1.
421H	1057	IA32_MC8_STATUS	Package	
422H	1058	IA32_MC8_ADDR	Package	
423H	1059	IA32_MC8_MISC	Package	
424H	1060	IA32_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 - MC11 report MC error from the CHA
425H	1061	IA32_MC9_STATUS	Package	
426H	1062	IA32_MC9_ADDR	Package	
427H	1063	IA32_MC9_MISC	Package	
428H	1064	IA32_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 - MC11 report MC error from the CHA.
429H	1065	IA32_MC10_STATUS	Package	
42AH	1066	IA32_MC10_ADDR	Package	
42BH	1067	IA32_MC10_MISC	Package	
42CH	1068	IA32_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC9 - MC11 report MC error from the CHA.
42DH	1069	IA32_MC11_STATUS	Package	
42EH	1070	IA32_MC11_ADDR	Package	
42FH	1071	IA32_MC11_MISC	Package	
430H	1072	IA32_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC12 report MC error from each channel of a link interconnect module.
431H	1073	IA32_MC12_STATUS	Package	
432H	1074	IA32_MC12_ADDR	Package	
433H	1075	IA32_MC12_MISC	Package	

**Table 2-39. Machine Check MSRs Supported by Future Intel® Xeon® Processors with DisplayFamily\_DisplayModel 06\_55H**

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
434H	1076	IA32_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC13 through MC 18 report MC error from the integrated memory controllers.
435H	1077	IA32_MC13_STATUS	Package	
436H	1078	IA32_MC13_ADDR	Package	
437H	1079	IA32_MC13_MISC	Package	
438H	1080	IA32_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC13 through MC 18 report MC error from the integrated memory controllers.
439H	1081	IA32_MC14_STATUS	Package	
43AH	1082	IA32_MC14_ADDR	Package	
43BH	1083	IA32_MC14_MISC	Package	
43CH	1084	IA32_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC13 through MC 18 report MC error from the integrated memory controllers.
43DH	1085	IA32_MC15_STATUS	Package	
43EH	1086	IA32_MC15_ADDR	Package	
43FH	1087	IA32_MC15_MISC	Package	
440H	1088	IA32_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC13 through MC 18 report MC error from the integrated memory controllers
441H	1089	IA32_MC16_STATUS	Package	
442H	1090	IA32_MC16_ADDR	Package	
443H	1091	IA32_MC16_MISC	Package	
444H	1092	IA32_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC13 through MC 18 report MC error from the integrated memory controllers.
445H	1093	IA32_MC17_STATUS	Package	
446H	1094	IA32_MC17_ADDR	Package	
447H	1095	IA32_MC17_MISC	Package	
448H	1096	IA32_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Banks MC13 through MC 18 report MC error from the integrated memory controllers.
449H	1097	IA32_MC18_STATUS	Package	
44AH	1098	IA32_MC18_ADDR	Package	
44BH	1099	IA32_MC18_MISC	Package	
44CH	1100	IA32_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs." Bank MC19 reports MC error from a link interconnect module.
44DH	1101	IA32_MC19_STATUS	Package	
44EH	1102	IA32_MC19_ADDR	Package	
44FH	1103	IA32_MC19_MISC	Package	

## 2.17 MSRS IN INTEL® XEON PHI™ PROCESSOR 3200/5200/7200 SERIES

Intel® Xeon Phi™ processor 3200, 5200, 7200 series, with CPUID DisplayFamily\_DisplayModel signature 06\_57H, supports the MSR interfaces listed in Table 2-40. These processors are based on the Knights Landing microarchitecture. Some MSRs are shared between a pair of processor cores, the scope is marked as module.

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
0H	0	IA32_P5_MC_ADDR	Module	See Section 2.22, "MSRs in Pentium Processors."
1H	1	IA32_P5_MC_TYPE	Module	See Section 2.22, "MSRs in Pentium Processors."
6H	6	IA32_MONITOR_FILTER_SIZE	Thread	See Section 8.10.5, "Monitor/Mwait Address Range Determination," and Table 2-2
10H	16	IA32_TIME_STAMP_COUNTER	Thread	See Section 17.16, "Time-Stamp Counter," and see Table 2-2.
17H	23	IA32_PLATFORM_ID	Package	<b>Platform ID (R)</b> See Table 2-2.
1BH	27	IA32_APIC_BASE	Thread	See Section 10.4.4, "Local APIC Status and Location," and Table 2-2.
34H	52	MSR_SMI_COUNT	Thread	<b>SMI Counter (R/O)</b>
		31:0		<b>SMI Count (R/O)</b>
		63:32		Reserved.
3AH	58	IA32_FEATURE_CONTROL	Thread	<b>Control Features in Intel 64 Processor (R/W)</b> See Table 2-2.
		0		<b>Lock (R/WL)</b>
		1		<b>Reserved</b>
		2		<b>Enable VMX outside SMX operation (R/WL)</b>
3BH	59	IA32_TSC_ADJUST	THREAD	<b>Per-Logical-Processor TSC ADJUST (R/W)</b> See Table 2-2.
4EH	78	MSR_PPIN_CTL	Package	Protected Processor Inventory Number Enable Control (R/W)
		0		LockOut (R/WO) Set 1 to prevent further writes to MSR_PPIN_CTL. Writing 1 to MSR_PPIN_CTL[bit 0] is permitted only if MSR_PPIN_CTL[bit 1] is clear, Default is 0. BIOS should provide an opt-in menu to enable the user to turn on MSR_PPIN_CTL[bit 1] for privileged inventory initialization agent to access MSR_PPIN. After reading MSR_PPIN, the privileged inventory initialization agent should write '01b' to MSR_PPIN_CTL to disable further access to MSR_PPIN and prevent unauthorized modification to MSR_PPIN_CTL.
		1		Enable_PPIN (R/W) If 1, enables MSR_PPIN to be accessible using RDMSR. Once set, attempt to write 1 to MSR_PPIN_CTL[bit 0] will cause #GP. If 0, an attempt to read MSR_PPIN will cause #GP. Default is 0.
		63:2		Reserved.
4FH	79	MSR_PPIN	Package	Protected Processor Inventory Number (R/O)

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		63:0		<b>Protected Processor Inventory Number (R/O)</b> A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to MSR_PPIN is enabled. Access to MSR_PPIN is permitted only if MSR_PPIN_CTL[bits 1:0] = '10b'
79H	121	IA32_BIOS_UPDT_TRIG	Core	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	THREAD	<b>BIOS Update Signature ID (R0)</b> See Table 2-2.
C1H	193	IA32_PMC0	THREAD	<b>Performance counter register</b> See Table 2-2.
C2H	194	IA32_PMC1	THREAD	<b>Performance Counter Register</b> See Table 2-2.
CEH	206	MSR_PLATFORM_INFO	Package	See <a href="http://biosbits.org">http://biosbits.org</a> .
		7:0		Reserved.
		15:8	Package	<b>Maximum Non-Turbo Ratio (R/O)</b> The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
		27:16		Reserved.
		28	Package	<b>Programmable Ratio Limit for Turbo Mode (R/O)</b> When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	<b>Programmable TDP Limit for Turbo Mode (R/O)</b> When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		39:30		Reserved.
		47:40	Package	<b>Maximum Efficiency Ratio (R/O)</b> The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 100MHz.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_CONTROL	Package	<b>C-State Configuration Control (R/W)</b>



**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		2:0		<p><b>Package C-State Limit (R/W)</b></p> <p>Specifies the lowest C-state for the package. This feature does not limit the processor core C-state. The power-on default value from bit[2:0] of this register reports the deepest package C-state the processor is capable to support when manufactured. It is recommended that BIOS always read the power-on default value reported from this bit field to determine the supported deepest C-state on the processor and leave it as default without changing it.</p> <p>000b - C0/C1 (No package C-state support)  001b - C2  010b - C6 (non retention)*  011b - C6 (Retention)*  100b - Reserved  101b - Reserved  110b - Reserved  111b - No package C-state limit. All C-States supported by the processor are available.</p> <p>Note: C6 retention mode provides more power saving than C6 non-retention mode. Limiting the package to C6 non retention mode does prevent the MSR_PKG_C6_RESIDENCY counter (MSR 3F9h) from being incremented.</p>
		9:3		Reserved.
		10		<p><b>I/O MWAIT Redirection Enable (R/W)</b></p> <p>When set, will map IO_read instructions sent to IO registers at MSR_PMG_IO_CAPTURE_BASE[15:0] to MWAIT instructions.</p>
		14:11		Reserved.
		15		<p><b>CFG Lock (RO)</b></p> <p>When set, locks bits [15:0] of this register for further writes until the next reset occurs.</p>
		25		Reserved.
		26		<p><b>C1 State Auto Demotion Enable (R/W)</b></p> <p>When set, processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.</p>
		27		Reserved.
		28		<p><b>C1 State Auto Undemotion Enable (R/W)</b></p> <p>When set, enables Undemotion from Demoted C1.</p>
		29		<p><b>PKG C-State Auto Demotion Enable (R/W)</b></p> <p>When set, enables Package C state demotion.</p>
		63:30		Reserved.
E4H	228	MSR_PMG_IO_CAPTURE_BASE	Tile	<b>Power Management IO Capture Base (R/W)</b>

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		15:0		<b>LVL_2 Base Address (R/W)</b> Microcode will compare IO-read zone to this base address to determine if an MWAIT(C2/3/4) needs to be issued instead of the IO-read. Should be programmed to the chipset Plevel_2 IO address.
		22:16		<b>C-State Range (R/W)</b> The IO-port block size in which IO-redirection will be executed (0-127). Should be programmed based on the number of LVLx registers existing in the chipset.
		63:23		Reserved.
E7H	231	IA32_MPERF	Thread	<b>Maximum Performance Frequency Clock Count (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Thread	<b>Actual Performance Frequency Clock Count (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Core	<b>Memory Type Range Register (R)</b> See Table 2-2.
13CH	52	MSR_FEATURE_CONFIG	Core	<b>AES Configuration (RW-L)</b> Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.
		1:0		<b>AES Configuration (RW-L)</b> Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows: 11b: AES instructions are not available until next RESET. otherwise, AES instructions are available. Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instruction can be mis-configured if a privileged agent unintentionally writes 11b.
		63:2		Reserved.
140H	320	MISC_FEATURE_ENABLES	Thread	<b>MISC_FEATURE_ENABLES</b>
		0		Reserved.
		1		<b>User Mode MONITOR and MWAIT (R/W)</b> If set to 1, the MONITOR and MWAIT instructions do not cause invalid-opcode exceptions when executed with CPL > 0 or in virtual-8086 mode. If MWAIT is executed when CPL > 0 or in virtual-8086 mode, and if EAX indicates a C-state other than C0 or C1, the instruction operates as if EAX indicated the C-state C1.
		63:2		Reserved.
174H	372	IA32_SYSENTER_CS	Thread	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Thread	See Table 2-2.
176H	374	IA32_SYSENTER_EIP	Thread	See Table 2-2.
179H	377	IA32_MCG_CAP	Thread	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Thread	See Table 2-2.

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
17DH	390	MSR_SMM_MCA_CAP	Thread	<b>Enhanced SMM Capabilities (SMM-RO)</b> Reports SMM capability Enhancement. Accessible only while in SMM.
		31:0		<b>Bank Support (SMM-RO)</b> One bit per MCA bank. If the bit is set, that bank supports Enhanced MCA (Default all 0; does not support EMCA).
		55:32		Reserved.
		56		<b>Targeted SMI (SMM-RO)</b> Set if targeted SMI is supported.
		57		<b>SMM_CPU_SVRSTR (SMM-RO)</b> Set if SMM SRAM save/restore feature is supported.
		58		<b>SMM_CODE_ACCESS_CHK (SMM-RO)</b> Set if SMM code access check feature is supported.
		59		<b>Long_Flow_Indication (SMM-RO)</b> If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.
		63:60		Reserved.
186H	390	IA32_PERFEVTSELO	Thread	Performance Monitoring Event Select Register (R/W) See Table 2-2.
		7:0		<b>Event Select</b>
		15:8		<b>UMask</b>
		16		<b>USR</b>
		17		<b>OS</b>
		18		<b>Edge</b>
		19		<b>PC</b>
		20		<b>INT</b>
		21		<b>AnyThread</b>
		22		<b>EN</b>
		23		<b>INV</b>
		31:24		<b>CMASK</b>
		63:32		Reserved.
187H	391	IA32_PERFEVTSEL1	Thread	See Table 2-2.
198H	408	IA32_PERF_STATUS	Package	See Table 2-2.
199H	409	IA32_PERF_CTL	Thread	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	Thread	<b>Clock Modulation (R/W)</b> See Table 2-2.
19BH	411	IA32_THERM_INTERRUPT	Module	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2.

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
19CH	412	IA32_THERM_STATUS	Module	<b>Thermal Monitor Status (R/W)</b> See Table 2-2.
		0		<b>Thermal status (RO)</b>
		1		<b>Thermal status log (R/WCO)</b>
		2		<b>PROTCHOT # or FORCEPR# status (RO)</b>
		3		<b>PROTCHOT # or FORCEPR# log (R/WCO)</b>
		4		<b>Critical Temperature status (RO)</b>
		5		<b>Critical Temperature status log (R/WCO)</b>
		6		<b>Thermal threshold #1 status (RO)</b>
		7		<b>Thermal threshold #1 log (R/WCO)</b>
		8		<b>Thermal threshold #2 status (RO)</b>
		9		<b>Thermal threshold #2 log (R/WCO)</b>
		10		<b>Power Limitation status (RO)</b>
		11		<b>Power Limitation log (R/WCO)</b>
		15:12		Reserved.
		22:16		<b>Digital Readout (RO)</b>
		26:23		Reserved.
		30:27		<b>Resolution in degrees Celsius (RO)</b>
		31		<b>Reading Valid (RO)</b>
63:32		Reserved.		
1A0H	416	IA32_MISC_ENABLE	Thread	<b>Enable Misc. Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		0		<b>Fast-Strings Enable</b>
		2:1		Reserved.
		3		<b>Automatic Thermal Control Circuit Enable (R/W)</b>
		6:4		Reserved.
		7		<b>Performance Monitoring Available (R)</b>
		10:8		Reserved.
		11		<b>Branch Trace Storage Unavailable (RO)</b>
		12		<b>Processor Event Based Sampling Unavailable (RO)</b>
		15:13		Reserved.
		16		<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b>
		18		<b>ENABLE MONITOR FSM (R/W)</b>
		21:19		Reserved.
		22		<b>Limit CPUID Maxval (R/W)</b>
		23		<b>xTPR Message Disable (R/W)</b>
33:24		Reserved.		

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		34		<b>XD Bit Disable (R/W)</b>
		37:35		Reserved.
		38		<b>Turbo Mode Disable (R/W)</b>
		63:39		Reserved.
1A2H	418	MSR_TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		<b>Temperature Target (R)</b>
		29:24		<b>Target Offset (R/W)</b>
		63:30		Reserved.
1A4H	420	MSR_MISC_FEATURE_CONTROL		<b>Miscellaneous Feature Control (R/W)</b>
		0	Core	<b>DCU Hardware Prefetcher Disable (R/W)</b> If 1, disables the L1 data cache prefetcher.
		1	Core	<b>L2 Hardware Prefetcher Disable (R/W)</b> If 1, disables the L2 hardware prefetcher.
		63:2		Reserved.
1A6H	422	MSR_OFFCORE_RSP_0	Shared	<b>Offcore Response Event Select Register (R/W)</b>
1A7H	423	MSR_OFFCORE_RSP_1	Shared	<b>Offcore Response Event Select Register (R/W)</b>
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	<b>Maximum Ratio Limit of Turbo Mode for Groups of Cores (RW)</b>
		0		<b>Reserved</b>
		7:1	Package	<b>Maximum Number of Cores in Group 0</b> Number active processor cores which operates under the maximum ratio limit for group 0.
		15:8	Package	<b>Maximum Ratio Limit for Group 0</b> Maximum turbo ratio limit when the number of active cores are not more than the group 0 maximum core count.
		20:16	Package	<b>Number of Incremental Cores Added to Group 1</b> Group 1, which includes the specified number of additional cores plus the cores in group 0, operates under the group 1 turbo max ratio limit = "group 0 Max ratio limit" - "group ratio delta for group 1".
		23:21	Package	<b>Group Ratio Delta for Group 1</b> An unsigned integer specifying the ratio decrement relative to the Max ratio limit to Group 0.
		28:24	Package	<b>Number of Incremental Cores Added to Group 2</b> Group 2, which includes the specified number of additional cores plus all the cores in group 1, operates under the group 2 turbo max ratio limit = "group 1 Max ratio limit" - "group ratio delta for group 2".

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		31:29	Package	<b>Group Ratio Delta for Group 2</b> An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 1.
		36:32	Package	<b>Number of Incremental Cores Added to Group 3</b> Group 3, which includes the specified number of additional cores plus all the cores in group 2, operates under the group 3 turbo max ratio limit = "group 2 Max ratio limit" - "group ratio delta for group 3".
		39:37	Package	<b>Group Ratio Delta for Group 3</b> An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 2.
		44:40	Package	<b>Number of Incremental Cores Added to Group 4</b> Group 4, which includes the specified number of additional cores plus all the cores in group 3, operates under the group 4 turbo max ratio limit = "group 3 Max ratio limit" - "group ratio delta for group 4".
		47:45	Package	<b>Group Ratio Delta for Group 4</b> An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 3.
		52:48	Package	<b>Number of Incremental Cores Added to Group 5</b> Group 5, which includes the specified number of additional cores plus all the cores in group 4, operates under the group 5 turbo max ratio limit = "group 4 Max ratio limit" - "group ratio delta for group 5".
		55:53	Package	<b>Group Ratio Delta for Group 5</b> An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 4.
		60:56	Package	<b>Number of Incremental Cores Added to Group 6</b> Group 6, which includes the specified number of additional cores plus all the cores in group 5, operates under the group 6 turbo max ratio limit = "group 5 Max ratio limit" - "group ratio delta for group 6".
		63:61	Package	<b>Group Ratio Delta for Group 6</b> An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 5.
1B0H	432	IA32_ENERGY_PERF_BIAS	Thread	See Table 2-2.
1B1H	433	IA32_PACKAGE_THERM_STATUS	Package	See Table 2-2.
1B2H	434	IA32_PACKAGE_THERM_INTERRUPT	Package	See Table 2-2.
1C8H	456	MSR_LBR_SELECT	Thread	<b>Last Branch Record Filtering Select Register (R/W)</b> See Section 17.8.2, "Filtering of Last Branch Records."
		0		<b>CPL_EQ_0</b>
		1		<b>CPL_NEQ_0</b>

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		2		<b>JCC</b>
		3		<b>NEAR_REL_CALL</b>
		4		<b>NEAR_IND_CALL</b>
		5		<b>NEAR_RET</b>
		6		<b>NEAR_IND_JMP</b>
		7		<b>NEAR_REL_JMP</b>
		8		<b>FAR_BRANCH</b>
		63:9		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Thread	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-2) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP.
1D9H	473	IA32_DEBUGCTL	Thread	<b>Debug Control (R/W)</b>
		0		<b>LBR</b> Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.
		1		<b>BTF</b> Setting this bit to 1 enables the processor to treat EFLAGS.TF as single-step on branches instead of single-step on instructions.
		5:2		Reserved.
		6		<b>TR</b> Setting this bit to 1 enables branch trace messages to be sent.
		7		<b>BTS</b> Setting this bit enables branch trace messages (BTMs) to be logged in a BTS buffer.
		8		<b>BTINT</b> When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full.
		9		<b>BTS_OFF_OS</b> When set, BTS or BTM is skipped if CPL = 0.
		10		<b>BTS_OFF_USR</b> When set, BTS or BTM is skipped if CPL > 0.
		11		<b>FREEZE_LBRS_ON_PMI</b> When set, the LBR stack is frozen on a PMI request.
		12		<b>FREEZE_PERFMON_ON_PMI</b> When set, each ENABLE bit of the global counter control MSR are frozen (address 3BFH) on a PMI request.
		13		Reserved.

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
		14		<b>FREEZE_WHILE_SMM_EN</b> When set, freezes perfmon and trace messages while in SMM.
		31:15		Reserved.
1DDH	477	MSR_LER_FROM_LIP	Thread	<b>Last Exception Record From Linear IP (R)</b>
1DEH	478	MSR_LER_TO_LIP	Thread	<b>Last Exception Record To Linear IP (R)</b>
1F2H	498	IA32_SMRR_PHYSBASE	Core	See Table 2-2.
1F3H	499	IA32_SMRR_PHYSMASK	Core	See Table 2-2.
200H	512	IA32_MTRR_PHYSBASE0	Core	See Table 2-2.
201H	513	IA32_MTRR_PHYSMASK0	Core	See Table 2-2.
202H	514	IA32_MTRR_PHYSBASE1	Core	See Table 2-2.
203H	515	IA32_MTRR_PHYSMASK1	Core	See Table 2-2.
204H	516	IA32_MTRR_PHYSBASE2	Core	See Table 2-2.
205H	517	IA32_MTRR_PHYSMASK2	Core	See Table 2-2.
206H	518	IA32_MTRR_PHYSBASE3	Core	See Table 2-2.
207H	519	IA32_MTRR_PHYSMASK3	Core	See Table 2-2.
208H	520	IA32_MTRR_PHYSBASE4	Core	See Table 2-2.
209H	521	IA32_MTRR_PHYSMASK4	Core	See Table 2-2.
20AH	522	IA32_MTRR_PHYSBASE5	Core	See Table 2-2.
20BH	523	IA32_MTRR_PHYSMASK5	Core	See Table 2-2.
20CH	524	IA32_MTRR_PHYSBASE6	Core	See Table 2-2.
20DH	525	IA32_MTRR_PHYSMASK6	Core	See Table 2-2.
20EH	526	IA32_MTRR_PHYSBASE7	Core	See Table 2-2.
20FH	527	IA32_MTRR_PHYSMASK7	Core	See Table 2-2.
250H	592	IA32_MTRR_FIX64K_00000	Core	See Table 2-2.
258H	600	IA32_MTRR_FIX16K_80000	Core	See Table 2-2.
259H	601	IA32_MTRR_FIX16K_A0000	Core	See Table 2-2.
268H	616	IA32_MTRR_FIX4K_C0000	Core	See Table 2-2.
269H	617	IA32_MTRR_FIX4K_C8000	Core	See Table 2-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Core	See Table 2-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Core	See Table 2-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Core	See Table 2-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Core	See Table 2-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Core	See Table 2-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Core	See Table 2-2.
277H	631	IA32_PAT	Core	See Table 2-2.



**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
2FFH	767	IA32_MTRR_DEF_TYPE	Core	<b>Default Memory Types (R/W)</b> See Table 2-2.
309H	777	IA32_FIXED_CTR0	Thread	<b>Fixed-Function Performance Counter Register 0 (R/W)</b> See Table 2-2.
30AH	778	IA32_FIXED_CTR1	Thread	<b>Fixed-Function Performance Counter Register 1 (R/W)</b> See Table 2-2.
30BH	779	IA32_FIXED_CTR2	Thread	<b>Fixed-Function Performance Counter Register 2 (R/W)</b> See Table 2-2.
345H	837	IA32_PERF_CAPABILITIES	Package	See Table 2-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
38DH	909	IA32_FIXED_CTR_CTRL	Thread	<b>Fixed-Function-Counter Control Register (R/W)</b> See Table 2-2.
38EH	910	IA32_PERF_GLOBAL_STATU S	Thread	See Table 2-2.
38FH	911	IA32_PERF_GLOBAL_CTRL	Thread	See Table 2-2.
390H	912	IA32_PERF_GLOBAL_OVF_ CTRL	Thread	See Table 2-2.
3F1H	1009	MSR_PEBBS_ENABLE	Thread	See Table 2-2.
3F8H	1016	MSR_PKG_C3_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C3 Residency Counter. (R/O)
3F9H	1017	MSR_PKG_C6_RESIDENCY	Package	
		63:0		Package C6 Residency Counter. (R/O)
3FAH	1018	MSR_PKG_C7_RESIDENCY	Package	
		63:0		Package C7 Residency Counter. (R/O)
3FCH	1020	MSR_MC0_RESIDENCY	Module	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Module C0 Residency Counter. (R/O)
3FDH	1021	MSR_MC6_RESIDENCY	Module	
		63:0		Module C6 Residency Counter. (R/O)
3FFH	1023	MSR_CORE_C6_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C6 Residency Counter. (R/O)
400H	1024	IA32_MC0_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MC0_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
402H	1026	IA32_MC0_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
404H	1028	IA32_MC1_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
408H	1032	IA32_MC2_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
40AH	1034	IA32_MC2_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
40CH	1036	IA32_MC3_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC3_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
40EH	1038	IA32_MC3_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
410H	1040	IA32_MC4_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC4_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
412H	1042	IA32_MC4_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
414H	1044	IA32_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
415H	1045	IA32_MC5_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
416H	1046	IA32_MC5_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
4C1H	1217	IA32_A_PMC0	Thread	See Table 2-2.
4C2H	1218	IA32_A_PMC1	Thread	See Table 2-2.
600H	1536	IA32_DS_AREA	Thread	<b>DS Save Area (R/W)</b> See Table 2-2.
606H	1542	MSR_RAPL_POWER_UNIT	Package	<b>Unit Multipliers used in RAPL Interfaces (R/O)</b>
		3:0	Package	<b>Power Units</b> See Section 14.9.1, "RAPL Interfaces."
		7:4	Package	<b>Reserved</b>
		12:8	Package	<b>Energy Status Units</b> Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)
		15:13	Package	<b>Reserved</b>
		19:16	Package	<b>Time Units</b> See Section 14.9.1, "RAPL Interfaces."
		63:20		Reserved
60DH	1549	MSR_PKG_C2_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C2 Residency Counter. (R/O)
610H	1552	MSR_PKG_POWER_LIMIT	Package	<b>PKG RAPL Power Limit Control (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
611H	1553	MSR_PKG_ENERGY_STATUS	Package	<b>PKG Energy Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain."
613H	1555	MSR_PKG_PERF_STATUS	Package	<b>PKG Perf Status (R/O)</b> See Section 14.9.3, "Package RAPL Domain."

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
614H	1556	MSR_PKG_POWER_INFO	Package	<b>PKG RAPL Parameters (R/W)</b> See Section 14.9.3, "Package RAPL Domain."
618H	1560	MSR_DRAM_POWER_LIMIT	Package	<b>DRAM RAPL Power Limit Control (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_STATUS	Package	<b>DRAM Energy Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	<b>DRAM Performance Throttling Status (R/O)</b> See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	<b>DRAM RAPL Parameters (R/W)</b> See Section 14.9.5, "DRAM RAPL Domain."
638H	1592	MSR_PPO_POWER_LIMIT	Package	<b>PPO RAPL Power Limit Control (R/W)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
639H	1593	MSR_PPO_ENERGY_STATUS	Package	<b>PPO Energy Status (R/O)</b> See Section 14.9.4, "PPO/PP1 RAPL Domains."
648H	1608	MSR_CONFIG_TDP_NOMINAL	Package	<b>Base TDP Ratio (R/O)</b> See Table 2-23
649H	1609	MSR_CONFIG_TDP_LEVEL1	Package	ConfigTDP Level 1 ratio and power level (R/O). See Table 2-23
64AH	1610	MSR_CONFIG_TDP_LEVEL2	Package	ConfigTDP Level 2 ratio and power level (R/O). See Table 2-23
64BH	1611	MSR_CONFIG_TDP_CONTROL	Package	<b>ConfigTDP Control (R/W)</b> See Table 2-23
64CH	1612	MSR_TURBO_ACTIVATION_RATIO	Package	<b>ConfigTDP Control (R/W)</b> See Table 2-23
690H	1680	MSR_CORE_PERF_LIMIT_REASONS	Package	<b>Indicator of Frequency Clipping in Processor Cores (R/W)</b> (frequency refers to processor core frequency)
		0		<b>PROCHOT Status (R0)</b>
		1		<b>Thermal Status (R0)</b>
		5:2		Reserved.
		6		<b>VR Therm Alert Status (R0)</b>
		7		Reserved.
		8		<b>Electrical Design Point Status (R0)</b>
		63:9		Reserved.
6E0H	1760	IA32_TSC_DEADLINE	Core	<b>TSC Target of Local APIC's TSC Deadline Mode (R/W)</b> See Table 2-2
802H	2050	IA32_X2APIC_APICID	Thread	x2APIC ID register (R/O) See x2APIC Specification.
803H	2051	IA32_X2APIC_VERSION	Thread	x2APIC Version register (R/O)
808H	2056	IA32_X2APIC_TPR	Thread	x2APIC Task Priority register (R/W)
80AH	2058	IA32_X2APIC_PPR	Thread	x2APIC Processor Priority register (R/O)
80BH	2059	IA32_X2APIC_EOI	Thread	x2APIC EOI register (W/O)
80DH	2061	IA32_X2APIC_LDR	Thread	x2APIC Logical Destination register (R/O)

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
80FH	2063	IA32_X2APIC_SIVR	Thread	x2APIC Spurious Interrupt Vector register (R/W)
810H	2064	IA32_X2APIC_ISR0	Thread	x2APIC In-Service register bits [31:0] (R/O)
811H	2065	IA32_X2APIC_ISR1	Thread	x2APIC In-Service register bits [63:32] (R/O)
812H	2066	IA32_X2APIC_ISR2	Thread	x2APIC In-Service register bits [95:64] (R/O)
813H	2067	IA32_X2APIC_ISR3	Thread	x2APIC In-Service register bits [127:96] (R/O)
814H	2068	IA32_X2APIC_ISR4	Thread	x2APIC In-Service register bits [159:128] (R/O)
815H	2069	IA32_X2APIC_ISR5	Thread	x2APIC In-Service register bits [191:160] (R/O)
816H	2070	IA32_X2APIC_ISR6	Thread	x2APIC In-Service register bits [223:192] (R/O)
817H	2071	IA32_X2APIC_ISR7	Thread	x2APIC In-Service register bits [255:224] (R/O)
818H	2072	IA32_X2APIC_TMR0	Thread	x2APIC Trigger Mode register bits [31:0] (R/O)
819H	2073	IA32_X2APIC_TMR1	Thread	x2APIC Trigger Mode register bits [63:32] (R/O)
81AH	2074	IA32_X2APIC_TMR2	Thread	x2APIC Trigger Mode register bits [95:64] (R/O)
81BH	2075	IA32_X2APIC_TMR3	Thread	x2APIC Trigger Mode register bits [127:96] (R/O)
81CH	2076	IA32_X2APIC_TMR4	Thread	x2APIC Trigger Mode register bits [159:128] (R/O)
81DH	2077	IA32_X2APIC_TMR5	Thread	x2APIC Trigger Mode register bits [191:160] (R/O)
81EH	2078	IA32_X2APIC_TMR6	Thread	x2APIC Trigger Mode register bits [223:192] (R/O)
81FH	2079	IA32_X2APIC_TMR7	Thread	x2APIC Trigger Mode register bits [255:224] (R/O)
820H	2080	IA32_X2APIC_IRR0	Thread	x2APIC Interrupt Request register bits [31:0] (R/O)
821H	2081	IA32_X2APIC_IRR1	Thread	x2APIC Interrupt Request register bits [63:32] (R/O)
822H	2082	IA32_X2APIC_IRR2	Thread	x2APIC Interrupt Request register bits [95:64] (R/O)
823H	2083	IA32_X2APIC_IRR3	Thread	x2APIC Interrupt Request register bits [127:96] (R/O)
824H	2084	IA32_X2APIC_IRR4	Thread	x2APIC Interrupt Request register bits [159:128] (R/O)
825H	2085	IA32_X2APIC_IRR5	Thread	x2APIC Interrupt Request register bits [191:160] (R/O)
826H	2086	IA32_X2APIC_IRR6	Thread	x2APIC Interrupt Request register bits [223:192] (R/O)
827H	2087	IA32_X2APIC_IRR7	Thread	x2APIC Interrupt Request register bits [255:224] (R/O)
828H	2088	IA32_X2APIC_ESR	Thread	x2APIC Error Status register (R/W)
82FH	2095	IA32_X2APIC_LVT_CMCI	Thread	x2APIC LVT Corrected Machine Check Interrupt register (R/W)
830H	2096	IA32_X2APIC_ICR	Thread	x2APIC Interrupt Command register (R/W)
832H	2098	IA32_X2APIC_LVT_TIMER	Thread	x2APIC LVT Timer Interrupt register (R/W)
833H	2099	IA32_X2APIC_LVT_THERMAL	Thread	x2APIC LVT Thermal Sensor Interrupt register (R/W)
834H	2100	IA32_X2APIC_LVT_PMI	Thread	x2APIC LVT Performance Monitor register (R/W)
835H	2101	IA32_X2APIC_LVT_LINT0	Thread	x2APIC LVT LINT0 register (R/W)
836H	2102	IA32_X2APIC_LVT_LINT1	Thread	x2APIC LVT LINT1 register (R/W)
837H	2103	IA32_X2APIC_LVT_ERROR	Thread	x2APIC LVT Error register (R/W)
838H	2104	IA32_X2APIC_INIT_COUNT	Thread	x2APIC Initial Count register (R/W)
839H	2105	IA32_X2APIC_CUR_COUNT	Thread	x2APIC Current Count register (R/O)

**Table 2-40. Selected MSRs Supported by Intel® Xeon Phi™ Processors with DisplayFamily\_DisplayModel Signature 06\_57H**

Address		Register Name	Scope	Bit Description
Hex	Dec			
83EH	2110	IA32_X2APIC_DIV_CONF	Thread	x2APIC Divide Configuration register (R/W)
83FH	2111	IA32_X2APIC_SELF_IPI	Thread	x2APIC Self IPI register (W/O)
C000_0080H		IA32_EFER	Thread	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	Thread	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	Thread	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	Thread	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	Thread	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.
C000_0101H		IA32_GS_BASE	Thread	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	Thread	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0103H		IA32_TSC_AUX	Thread	<b>AUXILIARY TSC Signature. (R/W)</b> See Table 2-2

## 2.18 MSRS IN THE PENTIUM® 4 AND INTEL® XEON® PROCESSORS

Table 2-41 lists MSRs (architectural and model-specific) that are defined across processor generations based on Intel NetBurst microarchitecture. The processor can be identified by its CPUID signatures of DisplayFamily encoding of 0FH, see Table 2-1.

- MSRs with an “IA32\_” prefix are designated as “architectural.” This means that the functions of these MSRs and their addresses remain the same for succeeding families of IA-32 processors.
- MSRs with an “MSR\_” prefix are model specific with respect to address functionalities. The column “Model Availability” lists the model encoding value(s) within the Pentium 4 and Intel Xeon processor family at the specified register address. The model encoding value of a processor can be queried using CPUID. See “CPUID—CPU Identification” in Chapter 3 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*.

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors**

Register Address		Register Name Fields and Flags	Model Availability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
0H	0	IA32_P5_MC_ADDR	0, 1, 2, 3, 4, 6	Shared	See Section 2.22, “MSRs in Pentium Processors.”
1H	1	IA32_P5_MC_TYPE	0, 1, 2, 3, 4, 6	Shared	See Section 2.22, “MSRs in Pentium Processors.”
6H	6	IA32_MONITOR_FILTER_LINE_SIZE	3, 4, 6	Shared	See Section 8.10.5, “Monitor/Mwait Address Range Determination.”

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
10H	16	IA32_TIME_STAMP_COUNTER	0, 1, 2, 3, 4, 6	Unique	<b>Time Stamp Counter</b> See Table 2-2.
					On earlier processors, only the lower 32 bits are writable. On any write to the lower 32 bits, the upper 32 bits are cleared. For processor family 0FH, models 3 and 4: all 64 bits are writable.
17H	23	IA32_PLATFORM_ID	0, 1, 2, 3, 4, 6	Shared	<b>Platform ID (R)</b> See Table 2-2. The operating system can use this MSR to determine “slot” information for the processor and the proper microcode update to load.
1BH	27	IA32_APIC_BASE	0, 1, 2, 3, 4, 6	Unique	<b>APIC Location and Status (R/W)</b> See Table 2-2. See Section 10.4.4, “Local APIC Status and Location.”
2AH	42	MSR_EBC_HARD_POWERON	0, 1, 2, 3, 4, 6	Shared	<b>Processor Hard Power-On Configuration (R/W)</b> Enables and disables processor features; <b>(R)</b> indicates current processor configuration.
		0			<b>Output Tri-state Enabled (R)</b> Indicates whether tri-state output is enabled (1) or disabled (0) as set by the strapping of SMI#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.
		1			<b>Execute BIST (R)</b> Indicates whether the execution of the BIST is enabled (1) or disabled (0) as set by the strapping of INIT#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.
		2			<b>In Order Queue Depth (R)</b> Indicates whether the in order queue depth for the system bus is 1 (1) or up to 12 (0) as set by the strapping of A7#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.
		3			<b>MCERR# Observation Disabled (R)</b> Indicates whether MCERR# observation is enabled (0) or disabled (1) as determined by the strapping of A9#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
		4			<b>BINIT# Observation Enabled (R)</b> Indicates whether BINIT# observation is enabled (0) or disabled (1) as determined by the strapping of A10#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.
		6:5			<b>APIC Cluster ID (R)</b> Contains the logical APIC cluster ID value as set by the strapping of A12# and A11#. The logical cluster ID value is written into the field on the deassertion of RESET#; the field is set to 1 when the address bus signal is asserted.
		7			<b>Bus Park Disable (R)</b> Indicates whether bus park is enabled (0) or disabled (1) as set by the strapping of A15#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.
		11:8			Reserved.
		13:12			<b>Agent ID (R)</b> Contains the logical agent ID value as set by the strapping of BR[3:0]. The logical ID value is written into the field on the deassertion of RESET#; the field is set to 1 when the address bus signal is asserted.
		63:14			Reserved.
2BH	43	MSR_EBC_SOFT_POWERON	0, 1, 2, 3, 4, 6	Shared	<b>Processor Soft Power-On Configuration (R/W)</b> Enables and disables processor features.
		0			<b>RCNT/SCNT On Request Encoding Enable (R/W)</b> Controls the driving of RCNT/SCNT on the request encoding. Set to enable (1); clear to disabled (0, default).
		1			<b>Data Error Checking Disable (R/W)</b> Set to disable system data bus parity checking; clear to enable parity checking.
		2			<b>Response Error Checking Disable (R/W)</b> Set to disable (default); clear to enable.
		3			<b>Address/Request Error Checking Disable (R/W)</b> Set to disable (default); clear to enable.
		4			<b>Initiator MCERR# Disable (R/W)</b> Set to disable MCERR# driving for initiator bus requests (default); clear to enable.
		5			<b>Internal MCERR# Disable (R/W)</b> Set to disable MCERR# driving for initiator internal errors (default); clear to enable.

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Availability	Shared/Unique <sup>7</sup>	Bit Description
Hex	Dec				
		6			<b>BINIT# Driver Disable (R/W)</b> Set to disable BINIT# driver (default); clear to enable driver.
		63:7			Reserved.
2CH	44	MSR_EBC_FREQUENCY_ID	2,3, 4, 6	Shared	<b>Processor Frequency Configuration</b> The bit field layout of this MSR varies according to the MODEL value in the CPUID version information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL encoding equal or greater than 2. (R) The field Indicates the current processor frequency configuration.
		15:0			Reserved.
		18:16			<b>Scalable Bus Speed (R/W)</b> Indicates the intended scalable bus speed: <u>Encoding Scalable Bus Speed</u> 000B 100 MHz (Model 2) 000B 266 MHz (Model 3 or 4) 001B 133 MHz 010B 200 MHz 011B 166 MHz 100B 333 MHz (Model 6)
					133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
					266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B and model encoding = 3 or 4. 333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B and model encoding = 6. All other values are reserved.
		23:19			Reserved.
		31:24			<b>Core Clock Frequency to System Bus Frequency Ratio (R)</b> The processor core clock frequency to system bus frequency ratio observed at the de-assertion of the reset pin.
		63:25			Reserved.



Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
2CH	44	MSR_EBC_FREQUENCY_ID	0, 1	Shared	<b>Processor Frequency Configuration (R)</b> The bit field layout of this MSR varies according to the MODEL value of the CPUID version information. This bit field layout applies to Pentium 4 and Xeon Processors with MODEL encoding less than 2. Indicates current processor frequency configuration.
		20:0			Reserved.
		23:21			<b>Scalable Bus Speed (R/W)</b> Indicates the intended scalable bus speed: <u>Encoding Scalable Bus Speed</u> 000B 100 MHz  All others values reserved.
		63:24			Reserved.
3AH	58	IA32_FEATURE_CONTROL	3, 4, 6	Unique	<b>Control Features in IA-32 Processor (R/W)</b> See Table 2-2 (If CPUID.01H:ECX.[bit 5])
79H	121	IA32_BIOS_UPDT_TRIG	0, 1, 2, 3, 4, 6	Shared	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	0, 1, 2, 3, 4, 6	Unique	<b>BIOS Update Signature ID (R/W)</b> See Table 2-2.
9BH	155	IA32_SMM_MONITOR_CTL	3, 4, 6	Unique	<b>SMM Monitor Configuration (R/W)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	0, 1, 2, 3, 4, 6	Unique	<b>MTRR Information</b> See Section 11.11.1, "MTRR Feature Identification."
174H	372	IA32_SYSENTER_CS	0, 1, 2, 3, 4, 6	Unique	<b>CS register target for CPL 0 code (R/W)</b> See Table 2-2.  See Section 5.8.7, "Performing Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions."
175H	373	IA32_SYSENTER_ESP	0, 1, 2, 3, 4, 6	Unique	<b>Stack pointer for CPL 0 stack (R/W)</b> See Table 2-2.  See Section 5.8.7, "Performing Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions."
176H	374	IA32_SYSENTER_EIP	0, 1, 2, 3, 4, 6	Unique	<b>CPL 0 code entry point (R/W)</b> See Table 2-2. See Section 5.8.7, "Performing Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions."

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
179H	377	IA32_MCG_CAP	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check Capabilities (R)</b> See Table 2-2. See Section 15.3.1.1, "IA32_MCG_CAP MSR."
17AH	378	IA32_MCG_STATUS	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check Status. (R)</b> See Table 2-2. See Section 15.3.1.2, "IA32_MCG_STATUS MSR."
17BH	379	IA32_MCG_CTL			<b>Machine Check Feature Enable (R/W)</b> See Table 2-2. See Section 15.3.1.3, "IA32_MCG_CTL MSR."
180H	384	MSR_MCG_RAX	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EAX/RAX Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
181H	385	MSR_MCG_RBX	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EBX/RBX Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
182H	386	MSR_MCG_RCX	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check ECX/RCX Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
183H	387	MSR_MCG_RDX	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EDX/RDX Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
184H	388	MSR_MCG_RSI	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check ESI/RSI Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
185H	389	MSR_MCG_RDI	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EDI/RDI Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
186H	390	MSR_MCG_RBP	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EBP/RBP Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
187H	391	MSR_MCG_RSP	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check ESP/RSP Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
188H	392	MSR_MCG_RFLAGS	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EFLAGS/RFLAG Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
189H	393	MSR_MCG_RIP	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check EIP/RIP Save State</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.
18AH	394	MSR_MCG_MISC	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check Miscellaneous</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		0			<b>DS</b> When set, the bit indicates that a page assist or page fault occurred during DS normal operation. The processors response is to shut down. The bit is used as an aid for debugging DS handling code. It is the responsibility of the user (BIOS or operating system) to clear this bit for normal operation.
		63:1			Reserved.
18BH- 18FH	395	MSR_MCG_RESERVED1 - MSR_MCG_RESERVED5			Reserved.
190H	400	MSR_MCG_R8	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R8</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
191H	401	MSR_MCG_R9	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R9D/R9</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
192H	402	MSR_MCG_R10	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R10</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
193H	403	MSR_MCG_R11	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R11</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
194H	404	MSR_MCG_R12	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R12</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
195H	405	MSR_MCG_R13	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R13</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
196H	406	MSR_MCG_R14	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R14</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
197H	407	MSR_MCG_R15	0, 1, 2, 3, 4, 6	Unique	<b>Machine Check R15</b> See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs."
		63:0			Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.
198H	408	IA32_PERF_STATUS	3, 4, 6	Unique	See Table 2-2. See Section 14.1, "Enhanced Intel Speedstep® Technology."
199H	409	IA32_PERF_CTL	3, 4, 6	Unique	See Table 2-2. See Section 14.1, "Enhanced Intel Speedstep® Technology."
19AH	410	IA32_CLOCK_MODULATION	0, 1, 2, 3, 4, 6	Unique	<b>Thermal Monitor Control (R/W)</b> See Table 2-2. See Section 14.7.3, "Software Controlled Clock Modulation."
19BH	411	IA32_THERM_INTERRUPT	0, 1, 2, 3, 4, 6	Unique	<b>Thermal Interrupt Control (R/W)</b> See Section 14.7.2, "Thermal Monitor," and see Table 2-2.
19CH	412	IA32_THERM_STATUS	0, 1, 2, 3, 4, 6	Shared	<b>Thermal Monitor Status (R/W)</b> See Section 14.7.2, "Thermal Monitor," and see Table 2-2.
19DH	413	MSR_THERM2_CTL			Thermal Monitor 2 Control.
			3,	Shared	For Family F, Model 3 processors: When read, specifies the value of the target TM2 transition last written. When set, it sets the next target value for TM2 transition.
			4, 6	Shared	For Family F, Model 4 and Model 6 processors: When read, specifies the value of the target TM2 transition last written. Writes may cause #GP exceptions.
1A0H	416	IA32_MISC_ENABLE	0, 1, 2, 3, 4, 6	Shared	<b>Enable Miscellaneous Processor Features (R/W)</b>
		0			Fast-Strings Enable. See Table 2-2.
		1			Reserved.
		2			<b>x87 FPU Fopcode Compatibility Mode Enable</b>

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Availability	Shared/Unique <sup>7</sup>	Bit Description
Hex	Dec				
		3			<b>Thermal Monitor 1 Enable</b> See Section 14.7.2, "Thermal Monitor," and see Table 2-2.
		4			<b>Split-Lock Disable</b> When set, the bit causes an #AC exception to be issued instead of a split-lock cycle. Operating systems that set this bit must align system structures to avoid split-lock scenarios. When the bit is clear (default), normal split-locks are issued to the bus.
					This debug feature is specific to the Pentium 4 processor.
		5			Reserved.
		6			<b>Third-Level Cache Disable (R/W)</b> When set, the third-level cache is disabled; when clear (default) the third-level cache is enabled. This flag is reserved for processors that do not have a third-level cache.  Note that the bit controls only the third-level cache; and only if overall caching is enabled through the CD flag of control register CRO, the page-level cache controls, and/or the MTRRs. See Section 11.5.4, "Disabling and Enabling the L3 Cache."
		7			<b>Performance Monitoring Available (R)</b> See Table 2-2.
		8			<b>Suppress Lock Enable</b> When set, assertion of LOCK on the bus is suppressed during a Split Lock access. When clear (default), LOCK is not suppressed.
		9			<b>Prefetch Queue Disable</b> When set, disables the prefetch queue. When clear (default), enables the prefetch queue.
		10			<b>FERR# Interrupt Reporting Enable (R/W)</b> When set, interrupt reporting through the FERR# pin is enabled; when clear, this interrupt reporting function is disabled.
					When this flag is set and the processor is in the stop-clock state (STPCLK# is asserted), asserting the FERR# pin signals to the processor that an interrupt (such as, INIT#, BINIT#, INTR, NMI, SMI#, or RESET#) is pending and that the processor should return to normal operation to handle the interrupt.

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Availability	Shared/Unique <sup>1</sup>	Bit Description
Hex	Dec				
					This flag does not affect the normal operation of the FERR# pin (to indicate an unmasked floating-point error) when the STPCLK# pin is not asserted.
		11			<b>Branch Trace Storage Unavailable (BTS_UNAVAILABLE) (R)</b> See Table 2-2. When set, the processor does not support branch trace storage (BTS); when clear, BTS is supported.
		12			<b>PEBS_UNAVAILABLE: Processor Event Based Sampling Unavailable (R)</b> See Table 2-2. When set, the processor does not support processor event-based sampling (PEBS); when clear, PEBS is supported.
		13	3		<b>TM2 Enable (R/W)</b> When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermal managed state. If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX = 1, then this feature is not supported and BIOS must not alter the contents of this bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states.
		17:14			Reserved.
		18	3, 4, 6		<b>ENABLE MONITOR FSM (R/W)</b> See Table 2-2.
		19			<b>Adjacent Cache Line Prefetch Disable (R/W)</b> When set to 1, the processor fetches the cache line of the 128-byte sector containing currently required data. When set to 0, the processor fetches both cache lines in the sector.
					Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing. BIOS may contain a setup option that controls the setting of this bit.
		21:20			Reserved.

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
		22	3, 4, 6		<b>Limit CPUID MAXVAL (R/W)</b> See Table 2-2.  Setting this can cause unexpected behavior to software that depends on the availability of CPUID leaves greater than 3.
		23		Shared	<b>xTPR Message Disable (R/W)</b> See Table 2-2.
		24			<b>L1 Data Cache Context Mode (R/W)</b>  When set, the L1 data cache is placed in shared mode; when clear (default), the cache is placed in adaptive mode. This bit is only enabled for IA-32 processors that support Intel Hyper-Threading Technology. See Section 11.5.6, "L1 Data Cache Context Mode."  When L1 is running in adaptive mode and CR3s are identical, data in L1 is shared across logical processors. Otherwise, L1 is not shared and cache use is competitive.  If the Context ID feature flag (ECX[10]) is set to 0 after executing CPUID with EAX = 1, the ability to switch modes is not supported. BIOS must not alter the contents of IA32_MISC_ENABLE[24].
		33:25			Reserved.
		34		Unique	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		63:35			Reserved.
		1A1H	417	MSR_PLATFORM_BRV	3, 4, 6
17:0					Reserved.
18					<b>PLATFORM Requirements</b>  When set to 1, indicates the processor has specific platform requirements. The details of the platform requirements are listed in the respective data sheets of the processor.
63:19					Reserved.
1D7H	471	MSR_LER_FROM_LIP	0, 1, 2, 3, 4, 6	Unique	<b>Last Exception Record From Linear IP (R)</b>  Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.  See Section 17.12.3, "Last Exception Records."
		31:0			<b>From Linear IP</b> Linear address of the last branch instruction.
		63:32			Reserved.



Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
1D7H	471	63:0		Unique	<b>From Linear IP</b> Linear address of the last branch instruction (If IA-32e mode is active).
1D8H	472	MSR_LER_TO_LIP	0, 1, 2, 3, 4, 6	Unique	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.12.3, "Last Exception Records."
		31:0			<b>From Linear IP</b> Linear address of the target of the last branch instruction.
		63:32			Reserved.
1D8H	472	63:0		Unique	<b>From Linear IP</b> Linear address of the target of the last branch instruction (If IA-32e mode is active).
1D9H	473	MSR_DEBUGCTLA	0, 1, 2, 3, 4, 6	Unique	<b>Debug Control (R/W)</b> Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.12.1, "MSR_DEBUGCTLA MSR."
1DAH	474	MSR_LASTBRANCH_TOS	0, 1, 2, 3, 4, 6	Unique	<b>Last Branch Record Stack TOS (R/O)</b> Contains an index (0-3 or 0-15) that points to the top of the last branch record stack (that is, that points the index of the MSR containing the most recent branch record). See Section 17.12.2, "LBR Stack for Processors Based on Intel NetBurst® Microarchitecture"; and addresses 1DBH-1DEH and 680H-68FH.
1DBH	475	MSR_LASTBRANCH_0	0, 1, 2	Unique	<b>Last Branch Record 0 (R/O)</b> One of four last branch record registers on the last branch record stack. It contains pointers to the source and destination instruction for one of the last four branches, exceptions, or interrupts that the processor took.  MSR_LASTBRANCH_0 through MSR_LASTBRANCH_3 at 1DBH-1DEH are available only on family 0FH, models 0H-02H. They have been replaced by the MSRs at 680H-68FH and 6C0H-6CFH.
					See Section 17.11, "Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Skylake Microarchitecture."
1DCH	477	MSR_LASTBRANCH_1	0, 1, 2	Unique	<b>Last Branch Record 1</b> See description of the MSR_LASTBRANCH_0 MSR at 1DBH.

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
1DDH	477	MSR_LASTBRANCH_2	0, 1, 2	Unique	<b>Last Branch Record 2</b> See description of the MSR_LASTBRANCH_0 MSR at 1DBH.
1DEH	478	MSR_LASTBRANCH_3	0, 1, 2	Unique	<b>Last Branch Record 3</b> See description of the MSR_LASTBRANCH_0 MSR at 1DBH.
200H	512	IA32_MTRR_PHYSBASE0	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Base MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
201H	513	IA32_MTRR_PHYSMASK0	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
202H	514	IA32_MTRR_PHYSBASE1	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
203H	515	IA32_MTRR_PHYSMASK1	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
204H	516	IA32_MTRR_PHYSBASE2	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
205H	517	IA32_MTRR_PHYSMASK2	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
206H	518	IA32_MTRR_PHYSBASE3	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
207H	519	IA32_MTRR_PHYSMASK3	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
208H	520	IA32_MTRR_PHYSBASE4	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
209H	521	IA32_MTRR_PHYSMASK4	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
20AH	522	IA32_MTRR_PHYSBASE5	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
20BH	523	IA32_MTRR_PHYSMASK5	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
20CH	524	IA32_MTRR_PHYSBASE6	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
20DH	525	IA32_MTRR_PHYSMASK6	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
20EH	526	IA32_MTRR_PHYSBASE7	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
20FH	527	IA32_MTRR_PHYSMASK7	0, 1, 2, 3, 4, 6	Shared	<b>Variable Range Mask MTRR</b> See Section 11.11.2.3, "Variable Range MTRRs."
250H	592	IA32_MTRR_FIX64K_00000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
258H	600	IA32_MTRR_FIX16K_80000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
259H	601	IA32_MTRR_FIX16K_A0000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
268H	616	IA32_MTRR_FIX4K_C0000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
269H	617	IA32_MTRR_FIX4K_C8000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
26AH	618	IA32_MTRR_FIX4K_D0000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
26BH	619	IA32_MTRR_FIX4K_D8000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
26CH	620	IA32_MTRR_FIX4K_E0000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
26DH	621	IA32_MTRR_FIX4K_E8000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
26EH	622	IA32_MTRR_FIX4K_F0000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
26FH	623	IA32_MTRR_FIX4K_F8000	0, 1, 2, 3, 4, 6	Shared	<b>Fixed Range MTRR</b> See Section 11.11.2.2, "Fixed Range MTRRs."
277H	631	IA32_PAT	0, 1, 2, 3, 4, 6	Unique	<b>Page Attribute Table</b> See Section 11.11.2.2, "Fixed Range MTRRs."
2FFH	767	IA32_MTRR_DEF_TYPE	0, 1, 2, 3, 4, 6	Shared	<b>Default Memory Types (R/W)</b> See Table 2-2. See Section 11.11.2.1, "IA32_MTRR_DEF_TYPE MSR."
300H	768	MSR_BPU_COUNTER0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
301H	769	MSR_BPU_COUNTER1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
302H	770	MSR_BPU_COUNTER2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
303H	771	MSR_BPU_COUNTER3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
304H	772	MSR_MS_COUNTER0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
305H	773	MSR_MS_COUNTER1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
306H	774	MSR_MS_COUNTER2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
307H	775	MSR_MS_COUNTER3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
308H	776	MSR_FLAME_COUNTER0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
309H	777	MSR_FLAME_COUNTER1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
30AH	778	MSR_FLAME_COUNTER2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
30BH	779	MSR_FLAME_COUNTER3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
30CH	780	MSR_IQ_COUNTER0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
30DH	781	MSR_IQ_COUNTER1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
30EH	782	MSR_IQ_COUNTER2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
30FH	783	MSR_IQ_COUNTER3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
310H	784	MSR_IQ_COUNTER4	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
311H	785	MSR_IQ_COUNTER5	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.2, "Performance Counters."
360H	864	MSR_BPU_CCCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
361H	865	MSR_BPU_CCCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
362H	866	MSR_BPU_CCCR2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
363H	867	MSR_BPU_CCCR3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
364H	868	MSR_MS_CCCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
365H	869	MSR_MS_CCCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
366H	870	MSR_MS_CCCR2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
367H	871	MSR_MS_CCCR3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
368H	872	MSR_FLAME_CCCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
369H	873	MSR_FLAME_CCCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
36AH	874	MSR_FLAME_CCCR2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
36BH	875	MSR_FLAME_CCCR3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
36CH	876	MSR_IQ_CCCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
36DH	877	MSR_IQ_CCCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
36EH	878	MSR_IQ_CCCR2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
36FH	879	MSR_IQ_CCCR3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
370H	880	MSR_IQ_CCCR4	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
371H	881	MSR_IQ_CCCR5	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.3, "CCCR MSRs."
3A0H	928	MSR_BSU_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A1H	929	MSR_BSU_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A2H	930	MSR_FSB_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A3H	931	MSR_FSB_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A4H	932	MSR_FIRM_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A5H	933	MSR_FIRM_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A6H	934	MSR_FLAME_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A7H	935	MSR_FLAME_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A8H	936	MSR_DAC_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3A9H	937	MSR_DAC_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3AAH	938	MSR_MOB_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3ABH	939	MSR_MOB_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3ACH	940	MSR_PMH_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3ADH	941	MSR_PMH_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3AEH	942	MSR_SAAT_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
3AFH	943	MSR_SAAT_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B0H	944	MSR_U2L_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B1H	945	MSR_U2L_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B2H	946	MSR_BPU_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B3H	947	MSR_BPU_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B4H	948	MSR_IS_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B5H	949	MSR_IS_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B6H	950	MSR_ITLB_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B7H	951	MSR_ITLB_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B8H	952	MSR_CRU_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3B9H	953	MSR_CRU_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3BAH	954	MSR_IQ_ESCR0	0, 1, 2	Shared	See Section 18.15.1, "ESCR MSRs." This MSR is not available on later processors. It is only available on processor family OFH, models 01H-02H.
3BBH	955	MSR_IQ_ESCR1	0, 1, 2	Shared	See Section 18.15.1, "ESCR MSRs." This MSR is not available on later processors. It is only available on processor family OFH, models 01H-02H.
3BCH	956	MSR_RAT_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3BDH	957	MSR_RAT_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3BEH	958	MSR_SSU_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C0H	960	MSR_MS_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C1H	961	MSR_MS_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C2H	962	MSR_TBPU_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C3H	963	MSR_TBPU_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
3C4H	964	MSR_TC_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C5H	965	MSR_TC_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C8H	968	MSR_IX_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3C9H	969	MSR_IX_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3CAH	970	MSR_ALF_ESCR0	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3CBH	971	MSR_ALF_ESCR1	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3CCH	972	MSR_CRU_ESCR2	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3CDH	973	MSR_CRU_ESCR3	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3E0H	992	MSR_CRU_ESCR4	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3E1H	993	MSR_CRU_ESCR5	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3F0H	1008	MSR_TC_PRECISE_EVENT	0, 1, 2, 3, 4, 6	Shared	See Section 18.15.1, "ESCR MSRs."
3F1H	1009	MSR_PEBS_ENABLE	0, 1, 2, 3, 4, 6	Shared	<b>Processor Event Based Sampling (PEBS) (R/W)</b> Controls the enabling of processor event sampling and replay tagging.
		12:0			See Table 19-34.
		23:13			Reserved.
		24			<b>UOP Tag</b> Enables replay tagging when set.
		25			<b>ENABLE_PEBS_MY_THR (R/W)</b> Enables PEBS for the target logical processor when set; disables PEBS when clear (default). See Section 18.16.3, "IA32_PEBS_ENABLE MSR," for an explanation of the target logical processor. This bit is called ENABLE_PEBS in IA-32 processors that do not support Intel Hyper-Threading Technology.
26			<b>ENABLE_PEBS_OTH_THR (R/W)</b> Enables PEBS for the target logical processor when set; disables PEBS when clear (default). See Section 18.16.3, "IA32_PEBS_ENABLE MSR," for an explanation of the target logical processor. This bit is reserved for IA-32 processors that do not support Intel Hyper-Threading Technology.		

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
		63:27			Reserved.
3F2H	1010	MSR_PEBBS_MATRIX_VERT	0, 1, 2, 3, 4, 6	Shared	See Table 19-34.
400H	1024	IA32_MCO_CTL	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
402H	1026	IA32_MCO_ADDR	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
403H	1027	IA32_MCO_MISC	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.4, "IA32_MCi_MISC MSRs." The IA32_MCO_MISC MSR is either not implemented or does not contain additional information if the MISC_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
406H	1030	IA32_MC1_ADDR	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
407H	1031	IA32_MC1_MISC		Shared	See Section 15.3.2.4, "IA32_MCi_MISC MSRs." The IA32_MC1_MISC MSR is either not implemented or does not contain additional information if the MISC_V flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
408H	1032	IA32_MC2_CTL	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."



Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
40AH	1034	IA32_MC2_ADDR			See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40BH	1035	IA32_MC2_MISC			See Section 15.3.2.4, "IA32_MCi_MISC MSRs." The IA32_MC2_MISC MSR is either not implemented or does not contain additional information if the MISC_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	IA32_MC3_CTL	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	IA32_MC3_STATUS	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
40EH	1038	IA32_MC3_ADDR	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40FH	1039	IA32_MC3_MISC	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.4, "IA32_MCi_MISC MSRs." The IA32_MC3_MISC MSR is either not implemented or does not contain additional information if the MISC_V flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	IA32_MC4_CTL	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC4_STATUS	0, 1, 2, 3, 4, 6	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
412H	1042	IA32_MC4_ADDR			See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
413H	1043	IA32_MC4_MISC			See Section 15.3.2.4, "IA32_MCI_MISC MSRs." The IA32_MC2_MISC MSR is either not implemented or does not contain additional information if the MISCV flag in the IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
480H	1152	IA32_VMX_BASIC	3, 4, 6	Unique	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_CTL5	3, 4, 6	Unique	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Table 2-2. See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_CTL5	3, 4, 6	Unique	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls," and see Table 2-2.
483H	1155	IA32_VMX_EXIT_CTL5	3, 4, 6	Unique	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Appendix A.4, "VM-Exit Controls," and see Table 2-2.
484H	1156	IA32_VMX_ENTRY_CTL5	3, 4, 6	Unique	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Appendix A.5, "VM-Entry Controls," and see Table 2-2.
485H	1157	IA32_VMX_MISC	3, 4, 6	Unique	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Appendix A.6, "Miscellaneous Data," and see Table 2-2.
486H	1158	IA32_VMX_CRO_FIXED0	3, 4, 6	Unique	<b>Capability Reporting Register of CRO Bits Fixed to 0 (R/O)</b> See Appendix A.7, "VMX-Fixed Bits in CRO," and see Table 2-2.
487H	1159	IA32_VMX_CRO_FIXED1	3, 4, 6	Unique	<b>Capability Reporting Register of CRO Bits Fixed to 1 (R/O)</b> See Appendix A.7, "VMX-Fixed Bits in CRO," and see Table 2-2.
488H	1160	IA32_VMX_CR4_FIXED0	3, 4, 6	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Appendix A.8, "VMX-Fixed Bits in CR4," and see Table 2-2.

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
489H	1161	IA32_VMX_CR4_FIXED1	3, 4, 6	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Appendix A.8, “VMX-Fixed Bits in CR4,” and see Table 2-2.
48AH	1162	IA32_VMX_VMCS_ENUM	3, 4, 6	Unique	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Appendix A.9, “VMCS Enumeration,” and see Table 2-2.
48BH	1163	IA32_VMX_PROCBASED_CTLSS2	3, 4, 6	Unique	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, “VM-Execution Controls,” and see Table 2-2.
600H	1536	IA32_DS_AREA	0, 1, 2, 3, 4, 6	Unique	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, “Debug Store (DS) Mechanism.”
680H	1664	MSR_LASTBRANCH_0_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 0 (R/W)</b> One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the <b>source instruction</b> for one of the last 16 branches, exceptions, or interrupts taken by the processor.
					The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH, which performed the same function for early releases.  See Section 17.11, “Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Skylake Microarchitecture.”
681H	1665	MSR_LASTBRANCH_1_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 1</b> See description of MSR_LASTBRANCH_0 at 680H.
682H	1666	MSR_LASTBRANCH_2_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 2</b> See description of MSR_LASTBRANCH_0 at 680H.
683H	1667	MSR_LASTBRANCH_3_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 3</b> See description of MSR_LASTBRANCH_0 at 680H.
684H	1668	MSR_LASTBRANCH_4_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 4</b> See description of MSR_LASTBRANCH_0 at 680H.
685H	1669	MSR_LASTBRANCH_5_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 5</b> See description of MSR_LASTBRANCH_0 at 680H.
686H	1670	MSR_LASTBRANCH_6_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 6</b> See description of MSR_LASTBRANCH_0 at 680H.
687H	1671	MSR_LASTBRANCH_7_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 7</b> See description of MSR_LASTBRANCH_0 at 680H.

**Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>7</sup>	Bit Description
Hex	Dec				
688H	1672	MSR_LASTBRANCH_8_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 8</b> See description of MSR_LASTBRANCH_0 at 680H.
689H	1673	MSR_LASTBRANCH_9_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 9</b> See description of MSR_LASTBRANCH_0 at 680H.
68AH	1674	MSR_LASTBRANCH_10_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 10</b> See description of MSR_LASTBRANCH_0 at 680H.
68BH	1675	MSR_LASTBRANCH_11_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 11</b> See description of MSR_LASTBRANCH_0 at 680H.
68CH	1676	MSR_LASTBRANCH_12_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 12</b> See description of MSR_LASTBRANCH_0 at 680H.
68DH	1677	MSR_LASTBRANCH_13_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 13</b> See description of MSR_LASTBRANCH_0 at 680H.
68EH	1678	MSR_LASTBRANCH_14_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 14</b> See description of MSR_LASTBRANCH_0 at 680H.
68FH	1679	MSR_LASTBRANCH_15_FROM_IP	3, 4, 6	Unique	<b>Last Branch Record 15</b> See description of MSR_LASTBRANCH_0 at 680H.
6C0H	1728	MSR_LASTBRANCH_0_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 0 (R/W)</b> One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.11, "Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based on Skylake Microarchitecture."
6C1H	1729	MSR_LASTBRANCH_1_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 1</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C2H	1730	MSR_LASTBRANCH_2_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 2</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C3H	1731	MSR_LASTBRANCH_3_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 3</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C4H	1732	MSR_LASTBRANCH_4_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 4</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C5H	1733	MSR_LASTBRANCH_5_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 5</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C6H	1734	MSR_LASTBRANCH_6_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 6</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C7H	1735	MSR_LASTBRANCH_7_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 7</b> See description of MSR_LASTBRANCH_0 at 6C0H.

Table 2-41. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique <sup>1</sup>	Bit Description
Hex	Dec				
6C8H	1736	MSR_LASTBRANCH_8_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 8</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6C9H	1737	MSR_LASTBRANCH_9_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 9</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6CAH	1738	MSR_LASTBRANCH_10_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 10</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6CBH	1739	MSR_LASTBRANCH_11_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 11</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6CCH	1740	MSR_LASTBRANCH_12_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 12</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6CDH	1741	MSR_LASTBRANCH_13_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 13</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6CEH	1742	MSR_LASTBRANCH_14_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 14</b> See description of MSR_LASTBRANCH_0 at 6C0H.
6CFH	1743	MSR_LASTBRANCH_15_TO_IP	3, 4, 6	Unique	<b>Last Branch Record 15</b> See description of MSR_LASTBRANCH_0 at 6C0H.
C000_0080H		IA32_EFER	3, 4, 6	Unique	<b>Extended Feature Enables</b> See Table 2-2.
C000_0081H		IA32_STAR	3, 4, 6	Unique	<b>System Call Target Address (R/W)</b> See Table 2-2.
C000_0082H		IA32_LSTAR	3, 4, 6	Unique	<b>IA-32e Mode System Call Target Address (R/W)</b> See Table 2-2.
C000_0084H		IA32_FMASK	3, 4, 6	Unique	<b>System Call Flag Mask (R/W)</b> See Table 2-2.
C000_0100H		IA32_FS_BASE	3, 4, 6	Unique	<b>Map of BASE Address of FS (R/W)</b> See Table 2-2.
C000_0101H		IA32_GS_BASE	3, 4, 6	Unique	<b>Map of BASE Address of GS (R/W)</b> See Table 2-2.
C000_0102H		IA32_KERNEL_GS_BASE	3, 4, 6	Unique	<b>Swap Target of BASE Address of GS (R/W)</b> See Table 2-2.

**NOTES**

1. For HT-enabled processors, there may be more than one logical processors per physical unit. If an MSR is Shared, this means that one MSR is shared between logical processors. If an MSR is unique, this means that each logical processor has its own MSR.

**2.18.1 MSRs Unique to Intel® Xeon® Processor MP with L3 Cache**

The MSRs listed in Table 2-42 apply to Intel® Xeon® Processor MP with up to 8MB level three cache. These processors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the presence of the third level cache, and with CPUID reporting family encoding OFH, model encoding 3 or 4 (see CPUID instruction for more details).

**Table 2-42. MSRs Unique to 64-bit Intel® Xeon® Processor MP with Up to an 8 MB L3 Cache**

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique	Bit Description
107CCH		MSR_IFSB_BUSQ0	3, 4	Shared	<b>IFSB BUSQ Event Control and Counter Register (R/W)</b> See Section 18.21, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache."
107CDH		MSR_IFSB_BUSQ1	3, 4	Shared	<b>IFSB BUSQ Event Control and Counter Register (R/W)</b>
107CEH		MSR_IFSB_SNPQ0	3, 4	Shared	<b>IFSB SNPQ Event Control and Counter Register (R/W)</b> See Section 18.21, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache."
107CFH		MSR_IFSB_SNPQ1	3, 4	Shared	<b>IFSB SNPQ Event Control and Counter Register (R/W)</b>
107D0H		MSR_EFSB_DRDY0	3, 4	Shared	<b>EFSB DRDY Event Control and Counter Register (R/W)</b> See Section 18.21, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache" for details.
107D1H		MSR_EFSB_DRDY1	3, 4	Shared	<b>EFSB DRDY Event Control and Counter Register (R/W)</b>
107D2H		MSR_IFSB_CTL6	3, 4	Shared	<b>IFSB Latency Event Control Register (R/W)</b> See Section 18.21, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache" for details.
107D3H		MSR_IFSB_CNTR7	3, 4	Shared	<b>IFSB Latency Event Counter Register (R/W)</b> See Section 18.21, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache."

The MSRs listed in Table 2-43 apply to Intel® Xeon® Processor 7100 series. These processors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the presence of the third level cache, and with CPUID reporting family encoding 0FH, model encoding 6 (See CPUID instruction for more details.). The performance monitoring MSRs listed in Table 2-43 are shared between logical processors in the same core, but are replicated for each core.

Table 2-43. MSRs Unique to Intel® Xeon® Processor 7100 Series

Register Address		Register Name Fields and Flags	Model Avail- ability	Shared/ Unique	Bit Description
107CCH		MSR_EMON_L3_CTR_CTL0	6	Shared	<b>GBUSQ Event Control and Counter Register (R/W)</b> See Section 18.21, “Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.”
107CDH		MSR_EMON_L3_CTR_CTL1	6	Shared	<b>GBUSQ Event Control and Counter Register (R/W)</b>
107CEH		MSR_EMON_L3_CTR_CTL2	6	Shared	<b>GSNPQ Event Control and Counter Register (R/W)</b> See Section 18.21, “Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.”
107CFH		MSR_EMON_L3_CTR_CTL3	6	Shared	<b>GSNPQ Event Control and Counter Register (R/W)</b>
107D0H		MSR_EMON_L3_CTR_CTL4	6	Shared	<b>FSB Event Control and Counter Register (R/W)</b> See Section 18.21, “Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache” for details.
107D1H		MSR_EMON_L3_CTR_CTL5	6	Shared	<b>FSB Event Control and Counter Register (R/W)</b>
107D2H		MSR_EMON_L3_CTR_CTL6	6	Shared	<b>FSB Event Control and Counter Register (R/W)</b>
107D3H		MSR_EMON_L3_CTR_CTL7	6	Shared	<b>FSB Event Control and Counter Register (R/W)</b>

## 2.19 MSRS IN INTEL® CORE™ SOLO AND INTEL® CORE™ DUO PROCESSORS

Model-specific registers (MSRs) for Intel Core Solo, Intel Core Duo processors, and Dual-core Intel Xeon processor LV are listed in Table 2-44. The column “Shared/Unique” applies to Intel Core Duo processor. “Unique” means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. “Shared” means the MSR or the bit field in an MSR address governs the operation of both processor cores.

Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
0H	0	P5_MC_ADDR	Unique	See Section 2.22, “MSRs in Pentium Processors,” and see Table 2-2.
1H	1	P5_MC_TYPE	Unique	See Section 2.22, “MSRs in Pentium Processors,” and see Table 2-2.
6H	6	IA32_MONITOR_FILTER_SIZE	Unique	See Section 8.10.5, “Monitor/Mwait Address Range Determination,” and see Table 2-2.
10H	16	IA32_TIME_STAMP_COUNTER	Unique	See Section 17.16, “Time-Stamp Counter,” and see Table 2-2.

**Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
17H	23	IA32_PLATFORM_ID	Shared	<b>Platform ID (R)</b> See Table 2-2. The operating system can use this MSR to determine “slot” information for the processor and the proper microcode update to load.
1BH	27	IA32_APIC_BASE	Unique	See Section 10.4.4, “Local APIC Status and Location,” and see Table 2-2.
2AH	42	MSR_EBL_CR_POWERON	Shared	<b>Processor Hard Power-On Configuration (R/W)</b> Enables and disables processor features; (R) indicates current processor configuration.
		0		Reserved.
		1		<b>Data Error Checking Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		2		<b>Response Error Checking Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		3		<b>MCERR# Drive Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		4		<b>Address Parity Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		6: 5		Reserved
		7		<b>BINIT# Driver Enable (R/W)</b> 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W.
		8		<b>Output Tri-state Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		9		<b>Execute BIST (R/O)</b> 1 = Enabled; 0 = Disabled
		10		<b>MCERR# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		11		Reserved
		12		<b>BINIT# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		13		Reserved
		14		<b>1 MByte Power on Reset Vector (R/O)</b> 1 = 1 MByte; 0 = 4 GBytes
15		Reserved		
17:16		<b>APIC Cluster ID (R/O)</b>		



Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		18		<b>System Bus Frequency (R/O)</b> 0 = 100 MHz 1 = Reserved
		19		Reserved.
		21:20		<b>Symmetric Arbitration ID (R/O)</b>
		26:22		<b>Clock Frequency Ratio (R/O)</b>
3AH	58	IA32_FEATURE_CONTROL	Unique	<b>Control Features in IA-32 Processor (R/W)</b> See Table 2-2.
40H	64	MSR_LASTBRANCH_0	Unique	<b>Last Branch Record 0 (R/W)</b> One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the 'to' address. See also: <ul style="list-style-type: none"> <li>▪ Last Branch Record Stack TOS at 1C9H</li> <li>▪ Section 17.14, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)."</li> </ul>
41H	65	MSR_LASTBRANCH_1	Unique	<b>Last Branch Record 1 (R/W)</b> See description of MSR_LASTBRANCH_0.
42H	66	MSR_LASTBRANCH_2	Unique	<b>Last Branch Record 2 (R/W)</b> See description of MSR_LASTBRANCH_0.
43H	67	MSR_LASTBRANCH_3	Unique	<b>Last Branch Record 3 (R/W)</b> See description of MSR_LASTBRANCH_0.
44H	68	MSR_LASTBRANCH_4	Unique	<b>Last Branch Record 4 (R/W)</b> See description of MSR_LASTBRANCH_0.
45H	69	MSR_LASTBRANCH_5	Unique	<b>Last Branch Record 5 (R/W)</b> See description of MSR_LASTBRANCH_0.
46H	70	MSR_LASTBRANCH_6	Unique	<b>Last Branch Record 6 (R/W)</b> See description of MSR_LASTBRANCH_0.
47H	71	MSR_LASTBRANCH_7	Unique	<b>Last Branch Record 7 (R/W)</b> See description of MSR_LASTBRANCH_0.
79H	121	IA32_BIOS_UPDT_TRIG	Unique	<b>BIOS Update Trigger Register (W)</b> See Table 2-2.
8BH	139	IA32_BIOS_SIGN_ID	Unique	<b>BIOS Update Signature ID (RO)</b> See Table 2-2.
C1H	193	IA32_PMC0	Unique	<b>Performance counter register</b> See Table 2-2.
C2H	194	IA32_PMC1	Unique	<b>Performance counter register</b> See Table 2-2.
CDH	205	MSR_FSB_FREQ	Shared	<b>Scaleable Bus Speed (RO)</b> This field indicates the scaleable bus clock speed:

**Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		2:0		<ul style="list-style-type: none"> <li>▪ 101B: 100 MHz (FSB 400)</li> <li>▪ 001B: 133 MHz (FSB 533)</li> <li>▪ 011B: 167 MHz (FSB 667)</li> </ul> <p>133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 101B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B.</p>
		63:3		Reserved.
E7H	231	IA32_MPERF	Unique	<b>Maximum Performance Frequency Clock Count. (RW)</b> See Table 2-2.
E8H	232	IA32_APERF	Unique	<b>Actual Performance Frequency Clock Count. (RW)</b> See Table 2-2.
FEH	254	IA32_MTRRCAP	Unique	See Table 2-2.
11EH	281	MSR_BBL_CR_CTL3	Shared	
		0		<b>L2 Hardware Enabled (RO)</b> 1 = If the L2 is hardware-enabled 0 = Indicates if the L2 is hardware-disabled
		7:1		Reserved.
		8		<b>L2 Enabled (R/W)</b> 1 = L2 cache has been initialized 0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
		22:9		Reserved.
		23		<b>L2 Not Present (RO)</b> 0 = L2 Present 1 = L2 Not Present
		63:24		Reserved.
174H	372	IA32_SYSENTER_CS	Unique	See Table 2-2.
175H	373	IA32_SYSENTER_ESP	Unique	See Table 2-2.
176H	374	IA32_SYSENTER_EIP	Unique	See Table 2-2.
179H	377	IA32_MCG_CAP	Unique	See Table 2-2.
17AH	378	IA32_MCG_STATUS	Unique	
		0		<b>RIPV</b> When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If this bit is cleared, the program cannot be reliably restarted.

Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		1		<b>EIPV</b> When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		<b>MCIP</b> When set, this bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSELO	Unique	See Table 2-2.
187H	391	IA32_PERFEVTSEL1	Unique	See Table 2-2.
198H	408	IA32_PERF_STATUS	Shared	See Table 2-2.
199H	409	IA32_PERF_CTL	Unique	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	Unique	<b>Clock Modulation (R/W)</b> See Table 2-2.
19BH	411	IA32_THERM_INTERRUPT	Unique	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2. See Section 14.7.2, "Thermal Monitor."
19CH	412	IA32_THERM_STATUS	Unique	<b>Thermal Monitor Status (R/W)</b> See Table 2-2. See Section 14.7.2, "Thermal Monitor".
19DH	413	MSR_THERM2_CTL	Unique	
		15:0		Reserved.
		16		<b>TM_SELECT (R/W)</b> Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle) 1 = Thermal Monitor 2 (thermally-initiated frequency transitions) If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 will be enabled.
		63:16		Reserved.
1A0H	416	IA32_MISC_ENABLE		<b>Enable Miscellaneous Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		2:0		Reserved.
		3	Unique	<b>Automatic Thermal Control Circuit Enable (R/W)</b> See Table 2-2.
		6:4		Reserved.
		7	Shared	<b>Performance Monitoring Available (R)</b> See Table 2-2.

**Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		9:8		Reserved.
		10	Shared	<b>FERR# Multiplexing Enable (R/W)</b> 1 = FERR# asserted by the processor to indicate a pending break event within the processor 0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage.
		11	Shared	<b>Branch Trace Storage Unavailable (RO)</b> See Table 2-2.
		12		Reserved.
		13	Shared	<b>TM2 Enable (R/W)</b> When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.  When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermal managed state.  If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX = 1, then this feature is not supported and BIOS must not alter the contents of this bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states.
		15:14		Reserved.
		16	Shared	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> 1 = Enhanced Intel SpeedStep Technology enabled
		18	Shared	<b>ENABLE MONITOR FSM (R/W)</b> See Table 2-2.
		19		<b>Reserved.</b>
		22	Shared	<b>Limit CPUID Maxval (R/W)</b> See Table 2-2. Setting this bit may cause behavior in software that depends on the availability of CPUID leaves greater than 2.
		33:23		Reserved.
		34	Shared	<b>XD Bit Disable (R/W)</b> See Table 2-2.
		63:35		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Unique	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).

Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
1D9H	473	IA32_DEBUGCTL	Unique	<b>Debug Control (R/W)</b> Controls how several debug features are used. Bit definitions are discussed in Table 2-2.
1DDH	477	MSR_LER_FROM_LIP	Unique	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Unique	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1E0H	480	ROB_CR_BKUPTMPDR6	Unique	
		1:0		Reserved.
		2		Fast String Enable bit. (Default, enabled)
200H	512	MTRRphysBase0	Unique	
201H	513	MTRRphysMask0	Unique	
202H	514	MTRRphysBase1	Unique	
203H	515	MTRRphysMask1	Unique	
204H	516	MTRRphysBase2	Unique	
205H	517	MTRRphysMask2	Unique	
206H	518	MTRRphysBase3	Unique	
207H	519	MTRRphysMask3	Unique	
208H	520	MTRRphysBase4	Unique	
209H	521	MTRRphysMask4	Unique	
20AH	522	MTRRphysBase5	Unique	
20BH	523	MTRRphysMask5	Unique	
20CH	524	MTRRphysBase6	Unique	
20DH	525	MTRRphysMask6	Unique	
20EH	526	MTRRphysBase7	Unique	
20FH	527	MTRRphysMask7	Unique	
250H	592	MTRRfix64K_00000	Unique	
258H	600	MTRRfix16K_80000	Unique	
259H	601	MTRRfix16K_A0000	Unique	
268H	616	MTRRfix4K_C0000	Unique	
269H	617	MTRRfix4K_C8000	Unique	
26AH	618	MTRRfix4K_D0000	Unique	
26BH	619	MTRRfix4K_D8000	Unique	
26CH	620	MTRRfix4K_E0000	Unique	

**Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
26DH	621	MTRRfix4K_E8000	Unique	
26EH	622	MTRRfix4K_F0000	Unique	
26FH	623	MTRRfix4K_F8000	Unique	
2FFH	767	IA32_MTRR_DEF_TYPE	Unique	<b>Default Memory Types (R/W)</b> See Table 2-2. See Section 11.11.2.1, "IA32_MTRR_DEF_TYPE MSR."
400H	1024	IA32_MCO_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
402H	1026	IA32_MCO_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
406H	1030	IA32_MC1_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
408H	1032	IA32_MC2_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
40AH	1034	IA32_MC2_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	MSR_MC4_CTL	Unique	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	MSR_MC4_STATUS	Unique	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
40EH	1038	MSR_MC4_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	IA32_MC3_CTL		See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	IA32_MC3_STATUS		See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
412H	1042	MSR_MC3_ADDR	Unique	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
413H	1043	MSR_MC3_MISC	Unique	

Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
414H	1044	MSR_MC5_CTL	Unique	
415H	1045	MSR_MC5_STATUS	Unique	
416H	1046	MSR_MC5_ADDR	Unique	
417H	1047	MSR_MC5_MISC	Unique	
480H	1152	IA32_VMX_BASIC	Unique	<b>Reporting Register of Basic VMX Capabilities (R/O)</b> See Table 2-2. See Appendix A.1, “Basic VMX Information” (If CPUID.01H:ECX.[bit 9])
481H	1153	IA32_VMX_PINBASED_CTL	Unique	<b>Capability Reporting Register of Pin-based VM-execution Controls (R/O)</b> See Appendix A.3, “VM-Execution Controls” (If CPUID.01H:ECX.[bit 9])
482H	1154	IA32_VMX_PROCBASED_CTL	Unique	<b>Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, “VM-Execution Controls” (If CPUID.01H:ECX.[bit 9])
483H	1155	IA32_VMX_EXIT_CTL	Unique	<b>Capability Reporting Register of VM-exit Controls (R/O)</b> See Appendix A.4, “VM-Exit Controls” (If CPUID.01H:ECX.[bit 9])
484H	1156	IA32_VMX_ENTRY_CTL	Unique	<b>Capability Reporting Register of VM-entry Controls (R/O)</b> See Appendix A.5, “VM-Entry Controls” (If CPUID.01H:ECX.[bit 9])
485H	1157	IA32_VMX_MISC	Unique	<b>Reporting Register of Miscellaneous VMX Capabilities (R/O)</b> See Appendix A.6, “Miscellaneous Data” (If CPUID.01H:ECX.[bit 9])
486H	1158	IA32_VMX_CRO_FIXED0	Unique	<b>Capability Reporting Register of CRO Bits Fixed to 0 (R/O)</b> See Appendix A.7, “VMX-Fixed Bits in CRO” (If CPUID.01H:ECX.[bit 9])
487H	1159	IA32_VMX_CRO_FIXED1	Unique	<b>Capability Reporting Register of CRO Bits Fixed to 1 (R/O)</b> See Appendix A.7, “VMX-Fixed Bits in CRO” (If CPUID.01H:ECX.[bit 9])
488H	1160	IA32_VMX_CR4_FIXED0	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)</b> See Appendix A.8, “VMX-Fixed Bits in CR4” (If CPUID.01H:ECX.[bit 9])
489H	1161	IA32_VMX_CR4_FIXED1	Unique	<b>Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)</b> See Appendix A.8, “VMX-Fixed Bits in CR4” (If CPUID.01H:ECX.[bit 9])
48AH	1162	IA32_VMX_VMCS_ENUM	Unique	<b>Capability Reporting Register of VMCS Field Enumeration (R/O)</b> See Appendix A.9, “VMCS Enumeration” (If CPUID.01H:ECX.[bit 9])

**Table 2-44. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)**

Register Address		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
48BH	1163	IA32_VMX_PROCBASED_CTLSS2	Unique	<b>Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)</b> See Appendix A.3, "VM-Execution Controls" (If CPUID.01H:ECX.[bit 9] and IA32_VMX_PROCBASED_CTLSS[bit 63])
600H	1536	IA32_DS_AREA	Unique	<b>DS Save Area (R/W)</b> See Table 2-2. See Section 18.15.4, "Debug Store (DS) Mechanism."
		31:0		<b>DS Buffer Management Area</b> Linear address of the first byte of the DS buffer management area.
		63:32		Reserved.
C000_0080H		IA32_EFER	Unique	See Table 2-2.
		10:0		Reserved.
		11		<b>Execute Disable Bit Enable</b>
		63:12		Reserved.

## 2.20 MSRS IN THE PENTIUM M PROCESSOR

Model-specific registers (MSRs) for the Pentium M processor are similar to those described in Section 2.21 for P6 family processors. The following table describes new MSRs and MSRs whose behavior has changed on the Pentium M processor.

**Table 2-45. MSRs in Pentium M Processors**

Register Address		Register Name	Bit Description
Hex	Dec		
0H	0	P5_MC_ADDR	See Section 2.22, "MSRs in Pentium Processors."
1H	1	P5_MC_TYPE	See Section 2.22, "MSRs in Pentium Processors."
10H	16	IA32_TIME_STAMP_COUNTER	See Section 17.16, "Time-Stamp Counter," and see Table 2-2.
17H	23	IA32_PLATFORM_ID	<b>Platform ID (R)</b> See Table 2-2. The operating system can use this MSR to determine "slot" information for the processor and the proper microcode update to load.
2AH	42	MSR_EBL_CR_POWERON	<b>Processor Hard Power-On Configuration (R/W)</b> Enables and disables processor features. <b>(R)</b> Indicates current processor configuration.
		0	Reserved.
		1	<b>Data Error Checking Enable (R)</b> 0 = Disabled Always 0 on the Pentium M processor.



Table 2-45. MSRs in Pentium M Processors (Contd.)

Register Address		Register Name	Bit Description
Hex	Dec		
		2	<b>Response Error Checking Enable (R)</b> 0 = Disabled Always 0 on the Pentium M processor.
		3	<b>MCERR# Drive Enable (R)</b> 0 = Disabled Always 0 on the Pentium M processor.
		4	<b>Address Parity Enable (R)</b> 0 = Disabled Always 0 on the Pentium M processor.
		6:5	Reserved.
		7	<b>BINIT# Driver Enable (R)</b> 1 = Enabled; 0 = Disabled Always 0 on the Pentium M processor.
		8	<b>Output Tri-state Enabled (R/O)</b> 1 = Enabled; 0 = Disabled
		9	<b>Execute BIST (R/O)</b> 1 = Enabled; 0 = Disabled
		10	<b>MCERR# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled Always 0 on the Pentium M processor.
		11	Reserved.
		12	<b>BINIT# Observation Enabled (R/O)</b> 1 = Enabled; 0 = Disabled Always 0 on the Pentium M processor.
		13	Reserved.
		14	<b>1 MByte Power on Reset Vector (R/O)</b> 1 = 1 MByte; 0 = 4 GBytes Always 0 on the Pentium M processor.
		15	Reserved.
		17:16	<b>APIC Cluster ID (R/O)</b> Always 00B on the Pentium M processor.
		18	<b>System Bus Frequency (R/O)</b> 0 = 100 MHz 1 = Reserved Always 0 on the Pentium M processor.
		19	Reserved.
		21:20	<b>Symmetric Arbitration ID (R/O)</b> Always 00B on the Pentium M processor.
		26:22	Clock Frequency Ratio (R/O)

**Table 2-45. MSRs in Pentium M Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
40H	64	MSR_LASTBRANCH_0	<b>Last Branch Record 0 (R/W)</b> One of 8 last branch record registers on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to address. See also: <ul style="list-style-type: none"> <li>Last Branch Record Stack TOS at 1C9H</li> <li>Section 17.14, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)"</li> </ul>
41H	65	MSR_LASTBRANCH_1	<b>Last Branch Record 1 (R/W)</b> See description of MSR_LASTBRANCH_0.
42H	66	MSR_LASTBRANCH_2	<b>Last Branch Record 2 (R/W)</b> See description of MSR_LASTBRANCH_0.
43H	67	MSR_LASTBRANCH_3	<b>Last Branch Record 3 (R/W)</b> See description of MSR_LASTBRANCH_0.
44H	68	MSR_LASTBRANCH_4	<b>Last Branch Record 4 (R/W)</b> See description of MSR_LASTBRANCH_0.
45H	69	MSR_LASTBRANCH_5	<b>Last Branch Record 5 (R/W)</b> See description of MSR_LASTBRANCH_0.
46H	70	MSR_LASTBRANCH_6	<b>Last Branch Record 6 (R/W)</b> See description of MSR_LASTBRANCH_0.
47H	71	MSR_LASTBRANCH_7	<b>Last Branch Record 7 (R/W)</b> See description of MSR_LASTBRANCH_0.
119H	281	MSR_BBL_CR_CTL	
		63:0	Reserved.
11EH	281	MSR_BBL_CR_CTL3	
		0	<b>L2 Hardware Enabled (RO)</b> 1 = If the L2 is hardware-enabled 0 = Indicates if the L2 is hardware-disabled
		4:1	Reserved.
		5	<b>ECC Check Enable (RO)</b> This bit enables ECC checking on the cache data bus. ECC is always generated on write cycles. 0 = Disabled (default) 1 = Enabled For the Pentium M processor, ECC checking on the cache data bus is always enabled.
		7:6	Reserved.
		8	<b>L2 Enabled (R/W)</b> 1 = L2 cache has been initialized 0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.

Table 2-45. MSRs in Pentium M Processors (Contd.)

Register Address		Register Name	Bit Description
Hex	Dec		
		22:9	Reserved.
		23	<b>L2 Not Present (RO)</b> 0 = L2 Present 1 = L2 Not Present
		63:24	Reserved.
179H	377	IA32_MCG_CAP	
		7:0	<b>Count (RO)</b> Indicates the number of hardware unit error reporting banks available in the processor.
		8	<b>IA32_MCG_CTL Present (RO)</b> 1 = Indicates that the processor implements the MSR_MCG_CTL register found at MSR 17BH. 0 = Not supported.
		63:9	Reserved.
17AH	378	IA32_MCG_STATUS	
		0	<b>RIPV</b> When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If this bit is cleared, the program cannot be reliably restarted.
		1	<b>EIPV</b> When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2	<b>MCIP</b> When set, this bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3	Reserved.
198H	408	IA32_PERF_STATUS	See Table 2-2.
199H	409	IA32_PERF_CTL	See Table 2-2.
19AH	410	IA32_CLOCK_MODULATION	<b>Clock Modulation (R/W).</b> See Table 2-2. See Section 14.7.3, "Software Controlled Clock Modulation."
19BH	411	IA32_THERM_INTERRUPT	<b>Thermal Interrupt Control (R/W)</b> See Table 2-2. See Section 14.7.2, "Thermal Monitor."
19CH	412	IA32_THERM_STATUS	<b>Thermal Monitor Status (R/W)</b> See Table 2-2. See Section 14.7.2, "Thermal Monitor."
19DH	413	MSR_THERM2_CTL	

**Table 2-45. MSRs in Pentium M Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
		15:0	Reserved.
		16	<b>TM_SELECT (R/W)</b> Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle) 1 = Thermal Monitor 2 (thermally-initiated frequency transitions) If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 will be enabled.
		63:16	Reserved.
1A0H	416	IA32_MISC_ENABLE	<b>Enable Miscellaneous Processor Features (R/W)</b> Allows a variety of processor functions to be enabled and disabled.
		2:0	Reserved.
		3	<b>Automatic Thermal Control Circuit Enable (R/W)</b> 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows processor clocks to be automatically modulated based on the processor's thermal sensor operation. 0 = Disabled (default). The automatic thermal control circuit enable bit determines if the thermal control circuit (TCC) will be activated when the processor's internal thermal sensor determines the processor is about to exceed its maximum operating temperature. When the TCC is activated and TM1 is enabled, the processors clocks will be forced to a 50% duty cycle. BIOS must enable this feature. The bit should not be confused with the on-demand thermal control circuit enable bit.
		6:4	Reserved.
		7	<b>Performance Monitoring Available (R)</b> 1 = Performance monitoring enabled 0 = Performance monitoring disabled
		9:8	Reserved.
		10	<b>FERR# Multiplexing Enable (R/W)</b> 1 = FERR# asserted by the processor to indicate a pending break event within the processor 0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage.
			<b>Branch Trace Storage Unavailable (RO)</b> 1 = Processor doesn't support branch trace storage (BTS) 0 = BTS is supported
		12	<b>Processor Event Based Sampling Unavailable (RO)</b> 1 = Processor does not support processor event based sampling (PEBS); 0 = PEBS is supported. The Pentium M processor does not support PEBS.

Table 2-45. MSRs in Pentium M Processors (Contd.)

Register Address		Register Name	Bit Description
Hex	Dec		
		15:13	Reserved.
		16	<b>Enhanced Intel SpeedStep Technology Enable (R/W)</b> 1 = Enhanced Intel SpeedStep Technology enabled. On the Pentium M processor, this bit may be configured to be read-only.
		22:17	Reserved.
		23	<b>xTPR Message Disable (R/W)</b> When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority. The default is processor specific.
		63:24	Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	<b>Last Branch Record Stack TOS (R/W)</b> Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See also: <ul style="list-style-type: none"> <li>▪ MSR_LASTBRANCH_0_FROM_IP (at 40H)</li> <li>▪ Section 17.14, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)"</li> </ul>
1D9H	473	MSR_DEBUGCTLB	<b>Debug Control (R/W)</b> Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.14, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)."
1DDH	477	MSR_LER_TO_LIP	<b>Last Exception Record To Linear IP (R)</b> This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.14, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)" and Section 17.15.2, "Last Branch and Last Exception MSRs."
1DEH	478	MSR_LER_FROM_LIP	<b>Last Exception Record From Linear IP (R)</b> Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.14, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)" and Section 17.15.2, "Last Branch and Last Exception MSRs."
2FFH	767	IA32_MTRR_DEF_TYPE	<b>Default Memory Types (R/W)</b> Sets the memory type for the regions of physical memory that are not mapped by the MTRRs. See Section 11.11.2.1, "IA32_MTRR_DEF_TYPE MSR."
400H	1024	IA32_MCO_CTL	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."

**Table 2-45. MSRs in Pentium M Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
402H	1026	IA32_MCO_ADDR	See Section 14.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
406H	1030	IA32_MC1_ADDR	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
408H	1032	IA32_MC2_CTL	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	See Chapter 15.3.2.2, "IA32_MCi_STATUS MSRs."
40AH	1034	IA32_MC2_ADDR	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDR_V flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	MSR_MC4_CTL	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	MSR_MC4_STATUS	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
40EH	1038	MSR_MC4_ADDR	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	MSR_MC3_CTL	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	MSR_MC3_STATUS	See Section 15.3.2.2, "IA32_MCi_STATUS MSRs."
412H	1042	MSR_MC3_ADDR	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDR_V flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
600H	1536	IA32_DS_AREA	<b>DS Save Area (R/W)</b> See Table 2-2. Points to the DS buffer management area, which is used to manage the BTS and PEBS buffers. See Section 18.15.4, "Debug Store (DS) Mechanism."
		31:0	<b>DS Buffer Management Area</b> Linear address of the first byte of the DS buffer management area.
		63:32	Reserved.

## 2.21 MSRS IN THE P6 FAMILY PROCESSORS

The following MSRs are defined for the P6 family processors. The MSRs in this table that are shaded are available only in the Pentium II and Pentium III processors. Beginning with the Pentium 4 processor, some of the MSRs in this list have been designated as “architectural” and have had their names changed. See Table 2-2 for a list of the architectural MSRs.

**Table 2-46. MSRs in the P6 Family Processors**

Register Address		Register Name	Bit Description
Hex	Dec		
0H	0	P5_MC_ADDR	See Section 2.22, “MSRs in Pentium Processors.”
1H	1	P5_MC_TYPE	See Section 2.22, “MSRs in Pentium Processors.”
10H	16	TSC	See Section 17.16, “Time-Stamp Counter.”
17H	23	IA32_PLATFORM_ID	<b>Platform ID (R)</b> The operating system can use this MSR to determine “slot” information for the processor and the proper microcode update to load.
		49:0	Reserved.
		52:50	<b>Platform Id (R)</b> Contains information concerning the intended platform for the processor. 52 51 50 0 0 0 Processor Flag 0 0 0 1 Processor Flag 1 0 1 0 Processor Flag 2 0 1 1 Processor Flag 3 1 0 0 Processor Flag 4 1 0 1 Processor Flag 5 1 1 0 Processor Flag 6 1 1 1 Processor Flag 7
		56:53	L2 Cache Latency Read.
		59:57	Reserved.
		60	Clock Frequency Ratio Read.
		63:61	Reserved.
		1BH	27
7:0	Reserved.		
8	<b>Boot Strap Processor indicator Bit</b> 1 = BSP		
10:9	Reserved.		
11	<b>APIC Global Enable Bit - Permanent till reset</b> 1 = Enabled 0 = Disabled		
31:12	APIC Base Address.		
63:32	Reserved.		
2AH	42	EBL_CR_POWERON	<b>Processor Hard Power-On Configuration</b> (R/W) Enables and disables processor features; (R) indicates current processor configuration.
		0	Reserved. <sup>1</sup>

**Table 2-46. MSRs in the P6 Family Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
		1	<b>Data Error Checking Enable (R/W)</b> 1 = Enabled 0 = Disabled
		2	<b>Response Error Checking Enable FRCERR Observation Enable (R/W)</b> 1 = Enabled 0 = Disabled
		3	<b>AERR# Drive Enable (R/W)</b> 1 = Enabled 0 = Disabled
		4	<b>BERR# Enable for Initiator Bus Requests (R/W)</b> 1 = Enabled 0 = Disabled
		5	Reserved.
		6	<b>BERR# Driver Enable for Initiator Internal Errors (R/W)</b> 1 = Enabled 0 = Disabled
		7	<b>BINIT# Driver Enable (R/W)</b> 1 = Enabled 0 = Disabled
		8	<b>Output Tri-state Enabled (R)</b> 1 = Enabled 0 = Disabled
		9	<b>Execute BIST (R)</b> 1 = Enabled 0 = Disabled
		10	<b>AERR# Observation Enabled (R)</b> 1 = Enabled 0 = Disabled
		11	Reserved.
		12	<b>BINIT# Observation Enabled (R)</b> 1 = Enabled 0 = Disabled
		13	<b>In Order Queue Depth (R)</b> 1 = 1 0 = 8
		14	<b>1-MByte Power on Reset Vector (R)</b> 1 = 1MByte 0 = 4GBytes
		15	<b>FRC Mode Enable (R)</b> 1 = Enabled 0 = Disabled



Table 2-46. MSRs in the P6 Family Processors (Contd.)

Register Address		Register Name	Bit Description
Hex	Dec		
		17:16	<b>APIC Cluster ID (R)</b>
		19:18	<b>System Bus Frequency (R)</b> 00 = 66MHz 10 = 100Mhz 01 = 133MHz 11 = Reserved
		21: 20	<b>Symmetric Arbitration ID (R)</b>
		25:22	<b>Clock Frequency Ratio (R)</b>
		26	<b>Low Power Mode Enable (R/W)</b>
		27	<b>Clock Frequency Ratio</b>
		63:28	Reserved. <sup>1</sup>
33H	51	TEST_CTL	<b>Test Control Register</b>
		29:0	Reserved.
		30	<b>Streaming Buffer Disable</b>
		31	<b>Disable LOCK#</b> Assertion for split locked access.
79H	121	BIOS_UPDT_TRIG	BIOS Update Trigger Register.
88H	136	BBL_CR_D0[63:0]	Chunk 0 data register D[63:0]: used to write to and read from the L2
89H	137	BBL_CR_D1[63:0]	Chunk 1 data register D[63:0]: used to write to and read from the L2
8AH	138	BBL_CR_D2[63:0]	Chunk 2 data register D[63:0]: used to write to and read from the L2
8BH	139	BIOS_SIGN/BBL_CR_D3[63:0]	<b>BIOS Update Signature Register or Chunk 3 data register D[63:0]</b> Used to write to and read from the L2 depending on the usage model.
C1H	193	PerfCtr0 (PERFCTR0)	
C2H	194	PerfCtr1 (PERFCTR1)	
FEH	254	MTRRcap	
116H	278	BBL_CR_ADDR [63:0] BBL_CR_ADDR [63:32] BBL_CR_ADDR [31:3] BBL_CR_ADDR [2:0]	Address register: used to send specified address (A31-A3) to L2 during cache initialization accesses. Reserved, Address bits [35:3] Reserved Set to 0.
118H	280	BBL_CR_DECC[63:0]	Data ECC register D[7:0]: used to write ECC and read ECC to/from L2
119H	281	BBL_CR_CTL BL_CR_CTL[63:22] BBL_CR_CTL[21]	Control register: used to program L2 commands to be issued via cache configuration accesses mechanism. Also receives L2 lookup response Reserved Processor number <sup>2</sup> Disable = 1 Enable = 0 Reserved

**Table 2-46. MSRs in the P6 Family Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
		BBL_CR_CTL[20:19] BBL_CR_CTL[18] BBL_CR_CTL[17] BBL_CR_CTL[16] BBL_CR_CTL[15:14] BBL_CR_CTL[13:12]  BBL_CR_CTL[11:10]  BBL_CR_CTL[9:8] BBL_CR_CTL[7] BBL_CR_CTL[6:5]  BBL_CR_CTL[4:0]	User supplied ECC Reserved L2 Hit Reserved State from L2 Modified - 11, Exclusive - 10, Shared - 01, Invalid - 00 Way from L2 Way 0 - 00, Way 1 - 01, Way 2 - 10, Way 3 - 11 Way to L2 Reserved State to L2  L2 Command 01100 Data Read w/ LRU update (RLU) 01110 Tag Read w/ Data Read (TRR) 01111 Tag Inquire (TI) 00010 L2 Control Register Read (CR) 00011 L2 Control Register Write (CW) 010 + MESI encode Tag Write w/ Data Read (TWR) 111 + MESI encode Tag Write w/ Data Write (TWW) 100 + MESI encode Tag Write (TW)
11AH	282	BBL_CR_TRIG	Trigger register: used to initiate a cache configuration accesses access, Write only with Data = 0.
11BH	283	BBL_CR_BUSY	Busy register: indicates when a cache configuration accesses L2 command is in progress. D[0] = 1 = BUSY
11EH	286	BBL_CR_CTL3  BBL_CR_CTL3[63:26] BBL_CR_CTL3[25] BBL_CR_CTL3[24] BBL_CR_CTL3[23]  BBL_CR_CTL3[22:20] 111 110 101 100 011 010 001 000  BBL_CR_CTL3[19] BBL_CR_CTL3[18]	Control register 3: used to configure the L2 Cache  Reserved Cache bus fraction (read only) Reserved L2 Hardware Disable (read only)  L2 Physical Address Range support 64GBytes 32GBytes 16GBytes 8GBytes 4GBytes 2GBytes 1GBytes 512MBytes  Reserved Cache State error checking enable (read/write)

Table 2-46. MSRs in the P6 Family Processors (Contd.)

Register Address		Register Name	Bit Description
Hex	Dec		
		BBL_CR_CTL3[17:13] 00001 00010 00100 01000 10000	Cache size per bank (read/write) 256KBytes 512KBytes 1MByte 2MByte 4MBytes
		BBL_CR_CTL3[12:11] BBL_CR_CTL3[10:9] 00 01 10 11	Number of L2 banks (read only) L2 Associativity (read only) Direct Mapped 2 Way 4 Way Reserved
		BBL_CR_CTL3[8] BBL_CR_CTL3[7] BBL_CR_CTL3[6] BBL_CR_CTL3[5] BBL_CR_CTL3[4:1] BBL_CR_CTL3[0]	L2 Enabled (read/write) CRTN Parity Check Enable (read/write) Address Parity Check Enable (read/write) ECC Check Enable (read/write) L2 Cache Latency (read/write) L2 Configured (read/write )
174H	372	SYSENTER_CS_MSR	CS register target for CPL 0 code
175H	373	SYSENTER_ESP_MSR	Stack pointer for CPL 0 stack
176H	374	SYSENTER_EIP_MSR	CPL 0 code entry point
179H	377	MCG_CAP	
17AH	378	MCG_STATUS	
17BH	379	MCG_CTL	
186H	390	PerfEvtSel0 (EVNTSELO)	
		7:0	<b>Event Select</b> Refer to Performance Counter section for a list of event encodings.
		15:8	<b>UMASK (Unit Mask)</b> Unit mask register set to 0 to enable all count options.
		16	<b>USER</b> Controls the counting of events at Privilege levels of 1, 2, and 3.
		17	<b>OS</b> Controls the counting of events at Privilege level of 0.
		18	<b>E</b> Occurrence/Duration Mode Select 1 = Occurrence 0 = Duration
		19	<b>PC</b> Enabled the signaling of performance counter overflow via BPO pin

**Table 2-46. MSRs in the P6 Family Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
		20	<b>INT</b> Enables the signaling of counter overflow via input to APIC 1 = Enable 0 = Disable
		22	<b>ENABLE</b> Enables the counting of performance events in both counters 1 = Enable 0 = Disable
		23	<b>INV</b> Inverts the result of the CMASK condition 1 = Inverted 0 = Non-Inverted
		31:24	CMASK (Counter Mask).
187H	391	PerfEvtSel1 (EVNTSEL1)	
		7:0	<b>Event Select</b> Refer to Performance Counter section for a list of event encodings.
		15:8	<b>UMASK (Unit Mask)</b> Unit mask register set to 0 to enable all count options.
		16	<b>USER</b> Controls the counting of events at Privilege levels of 1, 2, and 3.
		17	<b>OS</b> Controls the counting of events at Privilege level of 0
		18	<b>E</b> Occurrence/Duration Mode Select 1 = Occurrence 0 = Duration
		19	<b>PC</b> Enabled the signaling of performance counter overflow via BPO pin.
		20	<b>INT</b> Enables the signaling of counter overflow via input to APIC 1 = Enable 0 = Disable
		23	<b>INV</b> Inverts the result of the CMASK condition 1 = Inverted 0 = Non-Inverted

Table 2-46. MSRs in the P6 Family Processors (Contd.)

Register Address		Register Name	Bit Description
Hex	Dec		
		31:24	<b>CMASK (Counter Mask)</b>
1D9H	473	DEBUGCTLSR	
		0	Enable/Disable Last Branch Records
		1	Branch Trap Flag
		2	Performance Monitoring/Break Point Pins
		3	Performance Monitoring/Break Point Pins
		4	Performance Monitoring/Break Point Pins
		5	Performance Monitoring/Break Point Pins
		6	Enable/Disable Execution Trace Messages
		31:7	Reserved
1DBH	475	LASTBRANCHFROMIP	
1DCH	476	LASTBRANCHTOIP	
1DDH	477	LASTINTFROMIP	
1DEH	478	LASTINTTOIP	
1E0H	480	ROB_CR_BKUPTMPDR6	
		1:0	Reserved
		2	Fast String Enable bit. Default is enabled
200H	512	MTRRphysBase0	
201H	513	MTRRphysMask0	
202H	514	MTRRphysBase1	
203H	515	MTRRphysMask1	
204H	516	MTRRphysBase2	
205H	517	MTRRphysMask2	
206H	518	MTRRphysBase3	
207H	519	MTRRphysMask3	
208H	520	MTRRphysBase4	
209H	521	MTRRphysMask4	
20AH	522	MTRRphysBase5	
20BH	523	MTRRphysMask5	
20CH	524	MTRRphysBase6	
20DH	525	MTRRphysMask6	
20EH	526	MTRRphysBase7	
20FH	527	MTRRphysMask7	
250H	592	MTRRfix64K_00000	
258H	600	MTRRfix16K_80000	
259H	601	MTRRfix16K_A0000	
268H	616	MTRRfix4K_C0000	

**Table 2-46. MSRs in the P6 Family Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
269H	617	MTRRfix4K_C8000	
26AH	618	MTRRfix4K_D0000	
26BH	619	MTRRfix4K_D8000	
26CH	620	MTRRfix4K_E0000	
26DH	621	MTRRfix4K_E8000	
26EH	622	MTRRfix4K_F0000	
26FH	623	MTRRfix4K_F8000	
2FFH	767	MTRRdefType	
		2:0	Default memory type
		10	Fixed MTRR enable
		11	MTRR Enable
400H	1024	MCO_CTL	
401H	1025	MCO_STATUS	
		15:0	MC_STATUS_MCACOD
		31:16	MC_STATUS_MSCOD
		57	MC_STATUS_DAM
		58	MC_STATUS_ADDRV
		59	MC_STATUS_MISCV
		60	MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)
		61	MC_STATUS_UC
		62	MC_STATUS_O
		63	MC_STATUS_V
402H	1026	MCO_ADDR	
403H	1027	MCO_MISC	Defined in MCA architecture but not implemented in the P6 family processors.
404H	1028	MC1_CTL	
405H	1029	MC1_STATUS	Bit definitions same as MCO_STATUS.
406H	1030	MC1_ADDR	
407H	1031	MC1_MISC	Defined in MCA architecture but not implemented in the P6 family processors.
408H	1032	MC2_CTL	
409H	1033	MC2_STATUS	Bit definitions same as MCO_STATUS.
40AH	1034	MC2_ADDR	
40BH	1035	MC2_MISC	Defined in MCA architecture but not implemented in the P6 family processors.
40CH	1036	MC4_CTL	
40DH	1037	MC4_STATUS	Bit definitions same as MCO_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.

**Table 2-46. MSRs in the P6 Family Processors (Contd.)**

Register Address		Register Name	Bit Description
Hex	Dec		
40EH	1038	MC4_ADDR	Defined in MCA architecture but not implemented in P6 Family processors.
40FH	1039	MC4_MISC	Defined in MCA architecture but not implemented in the P6 family processors.
410H	1040	MC3_CTL	
411H	1041	MC3_STATUS	Bit definitions same as MCO_STATUS.
412H	1042	MC3_ADDR	
413H	1043	MC3_MISC	Defined in MCA architecture but not implemented in the P6 family processors.

**NOTES**

1. Bit 0 of this register has been redefined several times, and is no longer used in P6 family processors.
2. The processor number feature may be disabled by setting bit 21 of the BBL\_CR\_CTL MSR (model-specific register address 119h) to "1". Once set, bit 21 of the BBL\_CR\_CTL may not be cleared. This bit is write-once. The processor number feature will be disabled until the processor is reset.
3. The Pentium III processor will prevent FSB frequency overclocking with a new shutdown mechanism. If the FSB frequency selected is greater than the internal FSB frequency the processor will shutdown. If the FSB selected is less than the internal FSB frequency the BIOS may choose to use bit 11 to implement its own shutdown policy.

## 2.22 MSRS IN PENTIUM PROCESSORS

The following MSRs are defined for the Pentium processors. The P5\_MC\_ADDR, P5\_MC\_TYPE, and TSC MSRs (named IA32\_P5\_MC\_ADDR, IA32\_P5\_MC\_TYPE, and IA32\_TIME\_STAMP\_COUNTER in the Pentium 4 processor) are architectural; that is, code that accesses these registers will run on Pentium 4 and P6 family processors without generating exceptions (see Section 2.1, "Architectural MSRs"). The CESR, CTR0, and CTR1 MSRs are unique to Pentium processors; code that accesses these registers will generate exceptions on Pentium 4 and P6 family processors.

**Table 2-47. MSRs in the Pentium Processor**

Register Address		Register Name	Bit Description
Hex	Dec		
0H	0	P5_MC_ADDR	See Section 15.10.2, "Pentium Processor Machine-Check Exception Handling."
1H	1	P5_MC_TYPE	See Section 15.10.2, "Pentium Processor Machine-Check Exception Handling."
10H	16	TSC	See Section 17.16, "Time-Stamp Counter."
11H	17	CESR	See Section 18.24.1, "Control and Event Select Register (CESR)."
12H	18	CTR0	Section 18.24.3, "Events Counted."
13H	19	CTR1	Section 18.24.3, "Events Counted."

## 2.23 MSR INDEX

MSRs of recent processors are indexed here for convenience. IA32 MSRs are excluded from this index.

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_ALF_ESCR0 0FH .....	See Table 2-41
MSR_ALF_ESCR1 0FH .....	See Table 2-41
MSR_ANY_CORE_C0 06_4EH, 06_5EH .....	See Table 2-37
MSR_ANY_GFXE_C0 06_4EH, 06_5EH .....	See Table 2-37
MSR_BO_PMON_BOX_CTRL 06_2EH .....	See Table 2-15
MSR_BO_PMON_BOX_OVF_CTRL 06_2EH .....	See Table 2-15
MSR_BO_PMON_BOX_STATUS 06_2EH .....	See Table 2-15
MSR_BO_PMON_CTRL0 06_2EH .....	See Table 2-15
MSR_BO_PMON_CTRL1 06_2EH .....	See Table 2-15
MSR_BO_PMON_CTRL2 06_2EH .....	See Table 2-15
MSR_BO_PMON_CTRL3 06_2EH .....	See Table 2-15
MSR_BO_PMON_EVNT_SELO 06_2EH .....	See Table 2-15
MSR_BO_PMON_EVNT_SEL1 06_2EH .....	See Table 2-15
MSR_BO_PMON_EVNT_SEL2 06_2EH .....	See Table 2-15
MSR_BO_PMON_EVNT_SEL3 06_2EH .....	See Table 2-15
MSR_BO_PMON_MASK 06_2EH .....	See Table 2-15
MSR_BO_PMON_MATCH 06_2EH .....	See Table 2-15
MSR_B1_PMON_BOX_CTRL 06_2EH .....	See Table 2-15
MSR_B1_PMON_BOX_OVF_CTRL 06_2EH .....	See Table 2-15
MSR_B1_PMON_BOX_STATUS 06_2EH .....	See Table 2-15
MSR_B1_PMON_CTRL0	



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2EH .....	See Table 2-15
MSR_B1_PMON_CTR1	
06_2EH .....	See Table 2-15
MSR_B1_PMON_CTR2	
06_2EH .....	See Table 2-15
MSR_B1_PMON_CTR3	
06_2EH .....	See Table 2-15
MSR_B1_PMON_EVNT_SELO	
06_2EH .....	See Table 2-15
MSR_B1_PMON_EVNT_SEL1	
06_2EH .....	See Table 2-15
MSR_B1_PMON_EVNT_SEL2	
06_2EH .....	See Table 2-15
MSR_B1_PMON_EVNT_SEL3	
06_2EH .....	See Table 2-15
MSR_B1_PMON_MASK	
06_2EH .....	See Table 2-15
MSR_B1_PMON_MATCH	
06_2EH .....	See Table 2-15
MSR_BBL_CR_CTL	
06_09H .....	See Table 2-45
MSR_BBL_CR_CTL3	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
MSR_BPU_CCCR0	
0FH .....	See Table 2-41
MSR_BPU_CCCR1	
0FH .....	See Table 2-41
MSR_BPU_CCCR2	
0FH .....	See Table 2-41
MSR_BPU_CCCR3	
0FH .....	See Table 2-41
MSR_BPU_COUNTER0	
0FH .....	See Table 2-41
MSR_BPU_COUNTER1	
0FH .....	See Table 2-41
MSR_BPU_COUNTER2	
0FH .....	See Table 2-41
MSR_BPU_COUNTER3	

## MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
0FH .....	See Table 2-41
<b>MSR_BPU_ESCR0</b>	
0FH .....	See Table 2-41
<b>MSR_BPU_ESCR1</b>	
0FH .....	See Table 2-41
<b>MSR_BSU_ESCR0</b>	
0FH .....	See Table 2-41
<b>MSR_BSU_ESCR1</b>	
0FH .....	See Table 2-41
<b>MSR_CO_PMON_BOX_CTRL</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_BOX_FILTER</b>	
06_2DH .....	See Table 2-22
<b>MSR_CO_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_BOX_OVF_CTRL</b>	
06_2EH .....	See Table 2-15
<b>MSR_CO_PMON_BOX_STATUS</b>	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_CTR0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_CTR1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_CTR2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_CTR3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_CO_PMON_CTR4</b>	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2EH .....	See Table 2-15
MSR_CO_PMON_CTR5	
06_2EH .....	See Table 2-15
MSR_CO_PMON_EVNT_SEL0	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_CO_PMON_EVNT_SEL1	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_CO_PMON_CTR1	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_CO_PMON_EVNT_SEL2	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_CO_PMON_CTR2	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_CO_PMON_EVNT_SEL3	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_CO_PMON_EVNT_SEL4	
06_2EH .....	See Table 2-15
MSR_CO_PMON_EVNT_SEL5	
06_2EH .....	See Table 2-15
MSR_C1_PMON_BOX_CTRL	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_BOX_FILTER	
06_2DH .....	See Table 2-22
MSR_C1_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C1_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C1_PMON_BOX_OVF_CTRL	
06_2EH .....	See Table 2-15
MSR_C1_PMON_BOX_STATUS	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31
MSR_C1_PMON_CTRL0	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_CTRL1	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_CTRL2	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_CTRL3	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_CTRL4	
06_2EH .....	See Table 2-15
MSR_C1_PMON_CTRL5	
06_2EH .....	See Table 2-15
MSR_C1_PMON_EVNT_SELO	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_EVNT_SEL1	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_EVNT_SEL2	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_EVNT_SEL3	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C1_PMON_EVNT_SEL4	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2EH .....	See Table 2-15
MSR_C1_PMON_EVNT_SEL5	
06_2EH .....	See Table 2-15
MSR_C10_PMON_BOX_FILTER	
06_3EH .....	See Table 2-26
MSR_C10_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C10_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C11_PMON_BOX_FILTER	
06_3EH .....	See Table 2-26
MSR_C11_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C11_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C12_PMON_BOX_FILTER	
06_3EH .....	See Table 2-26
MSR_C12_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C12_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C13_PMON_BOX_FILTER	
06_3EH .....	See Table 2-26
MSR_C13_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C13_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C14_PMON_BOX_FILTER	
06_3EH .....	See Table 2-26
MSR_C14_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C14_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C15_PMON_BOX_CTL	
06_3FH .....	See Table 2-31
MSR_C15_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31

## MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_C15_PMON_BOX_FILTER1 06_3FH .....	See Table 2-31
MSR_C15_PMON_BOX_STATUS 06_3FH .....	See Table 2-31
MSR_C15_PMON_CTRL0 06_3FH .....	See Table 2-31
MSR_C15_PMON_CTRL1 06_3FH .....	See Table 2-31
MSR_C15_PMON_CTRL2 06_3FH .....	See Table 2-31
MSR_C15_PMON_CTRL3 06_3FH .....	See Table 2-31
MSR_C15_PMON_EVNTSELO 06_3FH .....	See Table 2-31
MSR_C15_PMON_EVNTSEL1 06_3FH .....	See Table 2-31
MSR_C15_PMON_EVNTSEL2 06_3FH .....	See Table 2-31
MSR_C15_PMON_EVNTSEL3 06_3FH .....	See Table 2-31
MSR_C16_PMON_BOX_CTL 06_3FH .....	See Table 2-31
MSR_C16_PMON_BOX_FILTER0 06_3FH .....	See Table 2-31
MSR_C16_PMON_BOX_FILTER1 06_3FH .....	See Table 2-31
MSR_C16_PMON_BOX_STATUS 06_3FH .....	See Table 2-31
MSR_C16_PMON_CTRL0 06_3FH .....	See Table 2-31
MSR_C16_PMON_CTRL3 06_3FH .....	See Table 2-31
MSR_C16_PMON_CTRL2 06_3FH .....	See Table 2-31
MSR_C16_PMON_CTRL3 06_3FH .....	See Table 2-31
MSR_C16_PMON_EVNTSELO 06_3FH .....	See Table 2-31
MSR_C16_PMON_EVNTSEL1 06_3FH .....	See Table 2-31
MSR_C16_PMON_EVNTSEL2 06_3FH .....	See Table 2-31

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_C16_PMON_EVNTSEL3 06_3FH .....	See Table 2-31
MSR_C17_PMON_BOX_CTL 06_3FH .....	See Table 2-31
MSR_C17_PMON_BOX_FILTER0 06_3FH .....	See Table 2-31
MSR_C17_PMON_BOX_FILTER1 06_3FH .....	See Table 2-31
MSR_C17_PMON_BOX_STATUS 06_3FH .....	See Table 2-31
MSR_C17_PMON_CTR0 06_3FH .....	See Table 2-31
MSR_C17_PMON_CTR1 06_3FH .....	See Table 2-31
MSR_C17_PMON_CTR2 06_3FH .....	See Table 2-31
MSR_C17_PMON_CTR3 06_3FH .....	See Table 2-31
MSR_C17_PMON_EVNTSELO 06_3FH .....	See Table 2-31
MSR_C17_PMON_EVNTSEL1 06_3FH .....	See Table 2-31
MSR_C17_PMON_EVNTSEL2 06_3FH .....	See Table 2-31
MSR_C17_PMON_EVNTSEL3 06_3FH .....	See Table 2-31
MSR_C2_PMON_BOX_CTRL 06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C2_PMON_BOX_FILTER 06_2DH .....	See Table 2-22
MSR_C2_PMON_BOX_FILTER0 06_3FH .....	See Table 2-31
MSR_C2_PMON_BOX_FILTER1 06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C2_PMON_BOX_OVF_CTRL 06_2EH .....	See Table 2-15
MSR_C2_PMON_BOX_STATUS 06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
<b>MSR_C2_PMON_CTRL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_CTRL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_CTRL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_CTRL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_CTRL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C2_PMON_CTRL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C2_PMON_EVNT_SEL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_EVNT_SEL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_EVNT_SEL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_EVNT_SEL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C2_PMON_EVNT_SEL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C2_PMON_EVNT_SEL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C3_PMON_BOX_CTRL</b>	
06_2EH .....	See Table 2-15



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_BOX_FILTER</b>	
06_2DH .....	See Table 2-22
<b>MSR_C3_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_BOX_OVF_CTRL</b>	
06_2EH .....	See Table 2-15
<b>MSR_C3_PMON_BOX_STATUS</b>	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_CTRL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_CTRL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_CTRL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_CTRL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_CTRL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C3_PMON_CTRL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C3_PMON_EVNT_SELO</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_EVNT_SEL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31

## MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
<b>MSR_C3_PMON_EVNT_SEL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_EVNT_SEL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C3_PMON_EVNT_SEL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C3_PMON_EVNT_SEL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C4_PMON_BOX_CTRL</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_BOX_FILTER</b>	
06_2DH .....	See Table 2-22
<b>MSR_C4_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_BOX_OVF_CTRL</b>	
06_2EH .....	See Table 2-15
<b>MSR_C4_PMON_BOX_STATUS</b>	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_CTR0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_CTR1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_CTR2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_CTR3</b>	
06_2EH .....	See Table 2-15

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_CTR4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C4_PMON_CTR5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C4_PMON_EVNT_SELO</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_EVNT_SEL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_EVNT_SEL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_EVNT_SEL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C4_PMON_EVNT_SEL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C4_PMON_EVNT_SEL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C5_PMON_BOX_CTRL</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_BOX_FILTER</b>	
06_2DH .....	See Table 2-22
<b>MSR_C5_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_BOX_OVF_CTRL</b>	
06_2EH .....	See Table 2-15
<b>MSR_C5_PMON_BOX_STATUS</b>	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
<b>MSR_C5_PMON_CTRL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_CTRL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_CTRL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_CTRL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_CTRL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C5_PMON_CTRL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C5_PMON_EVNT_SEL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_EVNT_SEL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_EVNT_SEL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_EVNT_SEL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C5_PMON_EVNT_SEL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C5_PMON_EVNT_SEL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C6_PMON_BOX_CTRL</b>	
06_2EH .....	See Table 2-15

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_BOX_FILTER</b>	
06_2DH .....	See Table 2-22
<b>MSR_C6_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_BOX_OVF_CTRL</b>	
06_2EH .....	See Table 2-15
<b>MSR_C6_PMON_BOX_STATUS</b>	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_CTRL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_CTRL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_CTRL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_CTRL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_CTRL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C6_PMON_CTRL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C6_PMON_EVNT_SELO</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C6_PMON_EVNT_SEL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C6_PMON_EVNT_SEL2	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C6_PMON_EVNT_SEL3	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C6_PMON_EVNT_SEL4	
06_2EH .....	See Table 2-15
MSR_C6_PMON_EVNT_SEL5	
06_2EH .....	See Table 2-15
MSR_C7_PMON_BOX_CTRL	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C7_PMON_BOX_FILTER	
06_2DH .....	See Table 2-22
MSR_C7_PMON_BOX_FILTER0	
06_3FH .....	See Table 2-31
MSR_C7_PMON_BOX_FILTER1	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
MSR_C7_PMON_BOX_OVF_CTRL	
06_2EH .....	See Table 2-15
MSR_C7_PMON_BOX_STATUS	
06_2EH .....	See Table 2-15
06_3FH .....	See Table 2-31
MSR_C7_PMON_CTRL0	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C7_PMON_CTRL1	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C7_PMON_CTRL2	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_C7_PMON_CTRL3	
06_2EH .....	See Table 2-15

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C7_PMON_CTR4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C7_PMON_CTR5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C7_PMON_EVNT_SEL0</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C7_PMON_EVNT_SEL1</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C7_PMON_EVNT_SEL2</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C7_PMON_EVNT_SEL3</b>	
06_2EH .....	See Table 2-15
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
<b>MSR_C7_PMON_EVNT_SEL4</b>	
06_2EH .....	See Table 2-15
<b>MSR_C7_PMON_EVNT_SEL5</b>	
06_2EH .....	See Table 2-15
<b>MSR_C8_PMON_BOX_CTRL</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_BOX_FILTER</b>	
06_3EH .....	See Table 2-26
<b>MSR_C8_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_BOX_OVF_CTRL</b>	
06_2FH .....	See Table 2-17
<b>MSR_C8_PMON_BOX_STATUS</b>	
06_2FH .....	See Table 2-17
06_3FH .....	See Table 2-31

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
<b>MSR_C8_PMON_CTRL0</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_CTRL1</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_CTRL2</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_CTRL3</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_CTRL4</b>	
06_2FH .....	See Table 2-17
<b>MSR_C8_PMON_CTRL5</b>	
06_2FH .....	See Table 2-17
<b>MSR_C8_PMON_EVNT_SEL0</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_EVNT_SEL1</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_EVNT_SEL2</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_EVNT_SEL3</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C8_PMON_EVNT_SEL4</b>	
06_2FH .....	See Table 2-17
<b>MSR_C8_PMON_EVNT_SEL5</b>	
06_2FH .....	See Table 2-17
<b>MSR_C9_PMON_BOX_CTRL</b>	
06_2FH .....	See Table 2-17



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_BOX_FILTER</b>	
06_3EH .....	See Table 2-26
<b>MSR_C9_PMON_BOX_FILTER0</b>	
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_BOX_FILTER1</b>	
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_BOX_OVF_CTRL</b>	
06_2FH .....	See Table 2-17
<b>MSR_C9_PMON_BOX_STATUS</b>	
06_2FH .....	See Table 2-17
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_CTRL0</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_CTRL1</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_CTRL2</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_CTRL3</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_CTRL4</b>	
06_2FH .....	See Table 2-17
<b>MSR_C9_PMON_CTRL5</b>	
06_2FH .....	See Table 2-17
<b>MSR_C9_PMON_EVNT_SELO</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_EVNT_SEL1</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
<b>MSR_C9_PMON_EVNT_SEL2</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_EVNT_SEL3</b>	
06_2FH .....	See Table 2-17
06_3EH .....	See Table 2-26
06_3FH .....	See Table 2-31
<b>MSR_C9_PMON_EVNT_SEL4</b>	
06_2FH .....	See Table 2-17
<b>MSR_C9_PMON_EVNT_SEL5</b>	
06_2FH .....	See Table 2-17
<b>MSR_CC6_DEMOTION_POLICY_CONFIG</b>	
06_37H .....	See Table 2-9
<b>MSR_CONFIG_TDP_CONTROL</b>	
06_3AH .....	See Table 2-23
06_3CH, 06_45H, 06_46H .....	See Table 2-27
06_57H .....	See Table 2-40
<b>MSR_CONFIG_TDP_LEVEL1</b>	
06_3AH .....	See Table 2-23
06_3CH, 06_45H, 06_46H .....	See Table 2-27
06_57H .....	See Table 2-40
<b>MSR_CONFIG_TDP_LEVEL2</b>	
06_3AH .....	See Table 2-23
06_3CH, 06_45H, 06_46H .....	See Table 2-27
06_57H .....	See Table 2-40
<b>MSR_CONFIG_TDP_NOMINAL</b>	
06_3AH .....	See Table 2-23
06_3CH, 06_45H, 06_46H .....	See Table 2-27
06_57H .....	See Table 2-40
<b>MSR_CORE_C1_RESIDENCY</b>	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
<b>MSR_CORE_C3_RESIDENCY</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH .....	See Table 2-13
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
<b>MSR_CORE_C6_RESIDENCY</b>	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH .....	See Table 2-13
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
06_57H .....	See Table 2-40
<b>MSR_CORE_C7_RESIDENCY</b>	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
MSR_CORE_GFXE_OVERLAP_CO	
06_4EH, 06_5EH .....	See Table 2-37
MSR_CORE_HDC_RESIDENCY	
06_4EH, 06_5EH .....	See Table 2-37
MSR_CORE_PERF_LIMIT_REASONS	
06_5CH .....	See Table 2-12
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_3F .....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-34
06_57H .....	See Table 2-40
MSR_CORE_THREAD_COUNT	
06_3FH .....	See Table 2-30
MSR_CRU_ESCR0	
0FH .....	See Table 2-41
MSR_CRU_ESCR1	
0FH .....	See Table 2-41
MSR_CRU_ESCR2	
0FH .....	See Table 2-41
MSR_CRU_ESCR3	
0FH .....	See Table 2-41
MSR_CRU_ESCR4	
0FH .....	See Table 2-41
MSR_CRU_ESCR5	
0FH .....	See Table 2-41
MSR_DAC_ESCR0	
0FH .....	See Table 2-41
MSR_DAC_ESCR1	
0FH .....	See Table 2-41
MSR_DRAM_ENERGY_STATUS	
06_5CH .....	See Table 2-12
06_2DH .....	See Table 2-21
06_3EH, 06_3FH .....	See Table 2-24
06_3CH, 06_45H, 06_46H .....	See Table 2-27
06_3F .....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-34
06_57H .....	See Table 2-40
MSR_DRAM_PERF_STATUS	
06_5CH .....	See Table 2-12
06_2DH .....	See Table 2-21
06_3EH, 06_3FH .....	See Table 2-24
06_3CH, 06_45H, 06_46H .....	See Table 2-27

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_3F .....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-34
06_57H .....	See Table 2-40
<b>MSR_DRAM_POWER_INFO</b>	
06_5CH .....	See Table 2-12
06_2DH .....	See Table 2-21
06_3EH, 06_3FH .....	See Table 2-24
06_3F .....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-34
06_57H .....	See Table 2-40
<b>MSR_DRAM_POWER_LIMIT</b>	
06_5CH .....	See Table 2-12
06_2DH .....	See Table 2-21
06_3EH, 06_3FH .....	See Table 2-24
06_3F .....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-34
06_57H .....	See Table 2-40
<b>MSR_EBC_FREQUENCY_ID</b>	
0FH .....	See Table 2-41
<b>MSR_EBC_HARD_POWERON</b>	
0FH .....	See Table 2-41
<b>MSR_EBC_SOFT_POWERON</b>	
0FH .....	See Table 2-41
<b>MSR_EBL_CR_POWERON</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
<b>MSR_EFSB_DRDY0</b>	
0F_03H, 0F_04H .....	See Table 2-42
<b>MSR_EFSB_DRDY1</b>	
0F_03H, 0F_04H .....	See Table 2-42
<b>MSR_EMON_L3_CTR_CTL0</b>	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
<b>MSR_EMON_L3_CTR_CTL1</b>	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
<b>MSR_EMON_L3_CTR_CTL2</b>	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_EMON_L3_CTR_CTL3	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
MSR_EMON_L3_CTR_CTL4	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
MSR_EMON_L3_CTR_CTL5	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
MSR_EMON_L3_CTR_CTL6	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
MSR_EMON_L3_CTR_CTL7	
06_0FH, 06_17H .....	See Table 2-3
0F_06H .....	See Table 2-43
MSR_EMON_L3_GL_CTL	
06_0FH, 06_17H .....	See Table 2-3
MSR_ERROR_CONTROL	
06_2DH .....	See Table 2-21
06_3EH .....	See Table 2-24
06_3F .....	See Table 2-30
MSR_FEATURE_CONFIG	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_25H, 06_2CH .....	See Table 2-16
06_2FH .....	See Table 2-17
06_2AH, 06_2DH .....	See Table 2-18
06_57H .....	See Table 2-40
MSR_FIRM_ESCRO	
0FH .....	See Table 2-41
MSR_FIRM_ESCR1	
0FH .....	See Table 2-41
MSR_FLAME_CCCR0	
0FH .....	See Table 2-41
MSR_FLAME_CCCR1	
0FH .....	See Table 2-41
MSR_FLAME_CCCR2	
0FH .....	See Table 2-41
MSR_FLAME_CCCR3	
0FH .....	See Table 2-41
MSR_FLAME_COUNTER0	
0FH .....	See Table 2-41
MSR_FLAME_COUNTER1	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
0FH .....	See Table 2-41
MSR_FLAME_COUNTER2	
0FH .....	See Table 2-41
MSR_FLAME_COUNTER3	
0FH .....	See Table 2-41
MSR_FLAME_ESCRO	
0FH .....	See Table 2-41
MSR_FLAME_ESCR1	
0FH .....	See Table 2-41
MSR_FSB_ESCRO	
0FH .....	See Table 2-41
MSR_FSB_ESCR1	
0FH .....	See Table 2-41
MSR_FSB_FREQ	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_4CH .....	See Table 2-11
06_0EH .....	See Table 2-44
MSR_GQ_SNOOP_MESF	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_GRAPHICS_PERF_LIMIT_REASONS	
06_3CH, 06_45H, 06_46H .....	See Table 2-28
MSR_IFSB_BUSQ0	
0F_03H, 0F_04H .....	See Table 2-42
MSR_IFSB_BUSQ1	
0F_03H, 0F_04H .....	See Table 2-42
MSR_IFSB_CNTR7	
0F_03H, 0F_04H .....	See Table 2-42
MSR_IFSB_CTL6	
0F_03H, 0F_04H .....	See Table 2-42
MSR_IFSB_SNPQ0	
0F_03H, 0F_04H .....	See Table 2-42
MSR_IFSB_SNPQ1	
0F_03H, 0F_04H .....	See Table 2-42
MSR_IQ_CCCR0	
0FH .....	See Table 2-41
MSR_IQ_CCCR1	
0FH .....	See Table 2-41
MSR_IQ_CCCR2	
0FH .....	See Table 2-41
MSR_IQ_CCCR3	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
0FH .....	See Table 2-41
MSR_IQ_CCCR4	
0FH .....	See Table 2-41
MSR_IQ_CCCR5	
0FH .....	See Table 2-41
MSR_IQ_COUNTER0	
0FH .....	See Table 2-41
MSR_IQ_COUNTER1	
0FH .....	See Table 2-41
MSR_IQ_COUNTER2	
0FH .....	See Table 2-41
MSR_IQ_COUNTER3	
0FH .....	See Table 2-41
MSR_IQ_COUNTER4	
0FH .....	See Table 2-41
MSR_IQ_COUNTER5	
0FH .....	See Table 2-41
MSR_IQ_ESCR0	
0FH .....	See Table 2-41
MSR_IQ_ESCR1	
0FH .....	See Table 2-41
MSR_IS_ESCR0	
0FH .....	See Table 2-41
MSR_IS_ESCR1	
0FH .....	See Table 2-41
MSR_ITLB_ESCR0	
0FH .....	See Table 2-41
MSR_ITLB_ESCR1	
0FH .....	See Table 2-41
MSR_IX_ESCR0	
0FH .....	See Table 2-41
MSR_IX_ESCR1	
0FH .....	See Table 2-41
MSR_LASTBRANCH_0	
0FH .....	See Table 2-41
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
MSR_LASTBRANCH_0_FROM_IP	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_0_TO_IP</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_1_FROM_IP</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_1_TO_IP</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_10_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_10_TO_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_11_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
<b>MSR_LASTBRANCH_11_TO_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_12_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_12_TO_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_13_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_13_TO_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_14_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_14_TO_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_15_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_15_TO_IP</b>	
06_5CH.....	See Table 2-12

## MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_16_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_16_TO_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_17_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_17_TO_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_18_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_18_TO_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_19_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_19_TO_IP</b>	
06_5CH .....	See Table 2-12
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LASTBRANCH_2</b>	
0FH .....	See Table 2-41
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
<b>MSR_LASTBRANCH_2_FROM_IP</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_2_TO_IP</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_20_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_20_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_21_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_21_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_22_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_22_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_23_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_23_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_24_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_24_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_25_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_25_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_26_FROM_IP</b>	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_26_TO_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_27_FROM_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_27_TO_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_28_FROM_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_28_TO_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_29_FROM_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_29_TO_IP	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_LASTBRANCH_3	
0FH.....	See Table 2-41
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
MSR_LASTBRANCH_3_FROM_IP	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
MSR_LASTBRANCH_3_TO_IP	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_30_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_30_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_31_FROM_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_31_TO_IP</b>	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_LASTBRANCH_4</b>	
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>MSR_LASTBRANCH_4_FROM_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_4_TO_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_5</b>	
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>MSR_LASTBRANCH_5_FROM_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
0FH.....	See Table 2-41
<b>MSR_LASTBRANCH_5_TO_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_6</b>	
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
<b>MSR_LASTBRANCH_6_FROM_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_6_TO_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_7</b>	
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
<b>MSR_LASTBRANCH_7_FROM_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_7_TO_IP</b>	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_8_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_8_TO_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_9_FROM_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_9_TO_IP</b>	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
0FH .....	See Table 2-41
<b>MSR_LASTBRANCH_TOS</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
06_4EH, 06_5EH .....	See Table 2-37
06_57H .....	See Table 2-40
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
<b>MSR_LBR_INFO_1</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LBR_INFO_10</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LBR_INFO_11</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LBR_INFO_12</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LBR_INFO_13</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LBR_INFO_14</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_LBR_INFO_15</b>	
06_4EH, 06_5EH .....	See Table 2-37

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LBR_INFO_16 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_17 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_18 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_19 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_2 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_20 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_21 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_22 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_23 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_24 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_25 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_26 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_27 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_28 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_29 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_3 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_30 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_31 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_4 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_5 06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_6 06_4EH, 06_5EH .....	See Table 2-37



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_LBR_INFO_7	
06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_8	
06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_INFO_9	
06_4EH, 06_5EH .....	See Table 2-37
MSR_LBR_SELECT	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
06_3CH, 06_45H, 06_46H .....	See Table 2-27
06_57H .....	See Table 2-40
MSR_LER_FROM_LIP	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
06_57H .....	See Table 2-40
0FH .....	See Table 2-41
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
MSR_LER_TO_LIP	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH .....	See Table 2-18
06_57H .....	See Table 2-40
0FH .....	See Table 2-41
06_0EH .....	See Table 2-44
06_09H .....	See Table 2-45
MSR_MO_PMON_ADDR_MASK	
06_2EH .....	See Table 2-15
MSR_MO_PMON_ADDR_MATCH	
06_2EH .....	See Table 2-15
MSR_MO_PMON_BOX_CTRL	
06_2EH .....	See Table 2-15
MSR_MO_PMON_BOX_OVF_CTRL	
06_2EH .....	See Table 2-15
MSR_MO_PMON_BOX_STATUS	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_2EH.....	See Table 2-15
MSR_MO_PMON_CTRL0	
06_2EH.....	See Table 2-15
MSR_MO_PMON_CTRL1	
06_2EH.....	See Table 2-15
MSR_MO_PMON_CTRL2	
06_2EH.....	See Table 2-15
MSR_MO_PMON_CTRL3	
06_2EH.....	See Table 2-15
MSR_MO_PMON_CTRL4	
06_2EH.....	See Table 2-15
MSR_MO_PMON_CTRL5	
06_2EH.....	See Table 2-15
MSR_MO_PMON_DSP	
06_2EH.....	See Table 2-15
MSR_MO_PMON_EVNT_SEL0	
06_2EH.....	See Table 2-15
MSR_MO_PMON_EVNT_SEL1	
06_2EH.....	See Table 2-15
MSR_MO_PMON_EVNT_SEL2	
06_2EH.....	See Table 2-15
MSR_MO_PMON_EVNT_SEL3	
06_2EH.....	See Table 2-15
MSR_MO_PMON_EVNT_SEL4	
06_2EH.....	See Table 2-15
MSR_MO_PMON_EVNT_SEL5	
06_2EH.....	See Table 2-15
MSR_MO_PMON_ISS	
06_2EH.....	See Table 2-15
MSR_MO_PMON_MAP	
06_2EH.....	See Table 2-15
MSR_MO_PMON_MM_CONFIG	
06_2EH.....	See Table 2-15
MSR_MO_PMON_MSC_THR	
06_2EH.....	See Table 2-15
MSR_MO_PMON_PGT	
06_2EH.....	See Table 2-15
MSR_MO_PMON_PLD	
06_2EH.....	See Table 2-15
MSR_MO_PMON_TIMESTAMP	
06_2EH.....	See Table 2-15
MSR_MO_PMON_ZDP	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2EH.....	See Table 2-15
MSR_M1_PMON_ADDR_MASK 06_2EH.....	See Table 2-15
MSR_M1_PMON_ADDR_MATCH 06_2EH.....	See Table 2-15
MSR_M1_PMON_BOX_CTRL 06_2EH.....	See Table 2-15
MSR_M1_PMON_BOX_OVF_CTRL 06_2EH.....	See Table 2-15
MSR_M1_PMON_BOX_STATUS 06_2EH.....	See Table 2-15
MSR_M1_PMON_CTRL0 06_2EH.....	See Table 2-15
MSR_M1_PMON_CTRL1 06_2EH.....	See Table 2-15
MSR_M1_PMON_CTRL2 06_2EH.....	See Table 2-15
MSR_M1_PMON_CTRL3 06_2EH.....	See Table 2-15
MSR_M1_PMON_CTRL4 06_2EH.....	See Table 2-15
MSR_M1_PMON_CTRL5 06_2EH.....	See Table 2-15
MSR_M1_PMON_DSP 06_2EH.....	See Table 2-15
MSR_M1_PMON_EVNT_SELO 06_2EH.....	See Table 2-15
MSR_M1_PMON_EVNT_SEL1 06_2EH.....	See Table 2-15
MSR_M1_PMON_EVNT_SEL2 06_2EH.....	See Table 2-15
MSR_M1_PMON_EVNT_SEL3 06_2EH.....	See Table 2-15
MSR_M1_PMON_EVNT_SEL4 06_2EH.....	See Table 2-15
MSR_M1_PMON_EVNT_SEL5 06_2EH.....	See Table 2-15
MSR_M1_PMON_ISS 06_2EH.....	See Table 2-15
MSR_M1_PMON_MAP 06_2EH.....	See Table 2-15
MSR_M1_PMON_MM_CONFIG	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_2EH.....	See Table 2-15
MSR_M1_PMON_MSC_THR	
06_2EH.....	See Table 2-15
MSR_M1_PMON_PGT	
06_2EH.....	See Table 2-15
MSR_M1_PMON_PLD	
06_2EH.....	See Table 2-15
MSR_M1_PMON_TIMESTAMP	
06_2EH.....	See Table 2-15
MSR_M1_PMON_ZDP	
06_2EH.....	See Table 2-15
IA32_MCO_MISC / MSR_MCO_MISC	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
MSR_MCO_RESIDENCY	
06_57H.....	See Table 2-40
IA32_MC1_MISC / MSR_MC1_MISC	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
IA32_MC10_ADDR / MSR_MC10_ADDR	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
IA32_MC10_CTL / MSR_MC10_CTL	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
IA32_MC10_MISC / MSR_MC10_MISC	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
IA32_MC10_STATUS / MSR_MC10_STATUS	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC11_ADDR / MSR_MC11_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC11_CTL / MSR_MC11_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC11_MISC / MSR_MC11_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC11_STATUS / MSR_MC11_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC12_ADDR / MSR_MC12_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC12_CTL / MSR_MC12_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC12_MISC / MSR_MC12_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC12_STATUS / MSR_MC12_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC13_ADDR / MSR_MC13_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC13_CTL / MSR_MC13_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC13_MISC / MSR_MC13_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC13_STATUS / MSR_MC13_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC14_ADDR / MSR_MC14_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC14_CTL / MSR_MC14_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC14_MISC / MSR_MC14_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC14_STATUS / MSR_MC14_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC15_ADDR / MSR_MC15_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC15_CTL / MSR_MC15_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC15_MISC / MSR_MC15_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC15_STATUS / MSR_MC15_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC16_ADDR / MSR_MC16_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC16_CTL / MSR_MC16_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC16_MISC / MSR_MC16_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC16_STATUS / MSR_MC16_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC17_ADDR / MSR_MC17_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC17_CTL / MSR_MC17_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC17_MISC / MSR_MC17_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
<b>IA32_MC17_STATUS / MSR_MC17_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC18_ADDR / MSR_MC18_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC18_CTL / MSR_MC18_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC18_MISC / MSR_MC18_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC18_STATUS / MSR_MC18_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC19_ADDR / MSR_MC19_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
<b>IA32_MC19_CTL / MSR_MC19_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC19_MISC / MSR_MC19_MISC</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC19_STATUS / MSR_MC19_STATUS</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC2_MISC / MSR_MC2_MISC</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
<b>IA32_MC20_ADDR / MSR_MC20_ADDR</b>	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC20_CTL / MSR_MC20_CTL</b>	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC20_MISC / MSR_MC20_MISC</b>	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC20_STATUS / MSR_MC20_STATUS</b>	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_4FH.....	See Table 2-36
IA32_MC21_ADDR / MSR_MC21_ADDR	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4F.....	See Table 2-36
IA32_MC21_CTL / MSR_MC21_CTL	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4F.....	See Table 2-36
IA32_MC21_MISC / MSR_MC21_MISC	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4F.....	See Table 2-36
IA32_MC21_STATUS / MSR_MC21_STATUS	
06_2EH.....	See Table 2-15
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4F.....	See Table 2-36
IA32_MC22_ADDR / MSR_MC22_ADDR	
06_3EH.....	See Table 2-24
IA32_MC22_CTL / MSR_MC22_CTL	
06_3EH.....	See Table 2-24
IA32_MC22_MISC / MSR_MC22_MISC	
06_3EH.....	See Table 2-24
IA32_MC22_STATUS / MSR_MC22_STATUS	
06_3EH.....	See Table 2-24
IA32_MC23_ADDR / MSR_MC23_ADDR	
06_3EH.....	See Table 2-24
IA32_MC23_CTL / MSR_MC23_CTL	
06_3EH.....	See Table 2-24
IA32_MC23_MISC / MSR_MC23_MISC	
06_3EH.....	See Table 2-24
IA32_MC23_STATUS / MSR_MC23_STATUS	
06_3EH.....	See Table 2-24
IA32_MC24_ADDR / MSR_MC24_ADDR	
06_3EH.....	See Table 2-24
IA32_MC24_CTL / MSR_MC24_CTL	
06_3EH.....	See Table 2-24
IA32_MC24_MISC / MSR_MC24_MISC	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_3EH.....	See Table 2-24
IA32_MC24_STATUS / MSR_MC24_STATUS	
06_3EH.....	See Table 2-24
IA32_MC25_ADDR / MSR_MC25_ADDR	
06_3EH.....	See Table 2-24
IA32_MC25_CTL / MSR_MC25_CTL	
06_3EH.....	See Table 2-24
IA32_MC25_MISC / MSR_MC25_MISC	
06_3EH.....	See Table 2-24
IA32_MC25_STATUS / MSR_MC25_STATUS	
06_3EH.....	See Table 2-24
IA32_MC26_ADDR / MSR_MC26_ADDR	
06_3EH.....	See Table 2-24
IA32_MC26_CTL / MSR_MC26_CTL	
06_3EH.....	See Table 2-24
IA32_MC26_MISC / MSR_MC26_MISC	
06_3EH.....	See Table 2-24
IA32_MC26_STATUS / MSR_MC26_STATUS	
06_3EH.....	See Table 2-24
IA32_MC27_ADDR / MSR_MC27_ADDR	
06_3EH.....	See Table 2-24
IA32_MC27_CTL / MSR_MC27_CTL	
06_3EH.....	See Table 2-24
IA32_MC27_MISC / MSR_MC27_MISC	
06_3EH.....	See Table 2-24
IA32_MC27_STATUS / MSR_MC27_STATUS	
06_3EH.....	See Table 2-24
IA32_MC28_ADDR / MSR_MC28_ADDR	
06_3EH.....	See Table 2-24
IA32_MC28_CTL / MSR_MC28_CTL	
06_3EH.....	See Table 2-24
IA32_MC28_MISC / MSR_MC28_MISC	
06_3EH.....	See Table 2-24
IA32_MC28_STATUS / MSR_MC28_STATUS	
06_3EH.....	See Table 2-24
IA32_MC29_ADDR / MSR_MC29_ADDR	
06_3EH.....	See Table 2-25
IA32_MC29_CTL / MSR_MC29_CTL	
06_3EH.....	See Table 2-25
IA32_MC29_MISC / MSR_MC29_MISC	
06_3EH.....	See Table 2-25
IA32_MC29_STATUS / MSR_MC29_STATUS	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH.....	See Table 2-25
<b>IA32_MC3_ADDR / MSR_MC3_ADDR</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>IA32_MC3_CTL / MSR_MC3_CTL</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>IA32_MC3_MISC / MSR_MC3_MISC</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_0EH.....	See Table 2-44
<b>IA32_MC3_STATUS / MSR_MC3_STATUS</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>IA32_MC30_ADDR / MSR_MC30_ADDR</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC30_CTL / MSR_MC30_CTL</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC30_MISC / MSR_MC30_MISC</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC30_STATUS / MSR_MC30_STATUS</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC31_ADDR / MSR_MC31_ADDR</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC31_CTL / MSR_MC31_CTL</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC31_MISC / MSR_MC31_MISC</b>	

MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH.....	See Table 2-25
<b>IA32_MC31_STATUS / MSR_MC31_STATUS</b>	
06_3EH.....	See Table 2-25
<b>IA32_MC4_ADDR / MSR_MC4_ADDR</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>IA32_MC4_CTL / MSR_MC4_CTL</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>IA32_MC4_CTL2 / MSR_MC4_CTL2</b>	
06_2AH, 06_2DH .....	See Table 2-18
<b>IA32_MC4_STATUS / MSR_MC4_STATUS</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>MSR_MC5_ADDR / MSR_MC5_ADDR</b>	
06_0FH, 06_17H .....	See Table 2-3
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3FH.....	See Table 2-30
06_4FH.....	See Table 2-36
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
<b>IA32_MC5_CTL / MSR_MC5_CTL</b>	
06_0FH, 06_17H .....	See Table 2-3
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3FH.....	See Table 2-30
06_4FH.....	See Table 2-36
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
<b>IA32_MC5_MISC / MSR_MC5_MISC</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3FH.....	See Table 2-30
06_4FH.....	See Table 2-36
06_0EH.....	See Table 2-44
<b>IA32_MC5_STATUS / MSR_MC5_STATUS</b>	
06_0FH, 06_17H .....	See Table 2-3
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3FH.....	See Table 2-30
06_4FH.....	See Table 2-36
06_57H.....	See Table 2-40
06_0EH.....	See Table 2-44
<b>IA32_MC6_ADDR / MSR_MC6_ADDR</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC6_CTL / MSR_MC6_CTL</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>MSR_MC6_DEMOTION_POLICY_CONFIG</b>	
06_37H.....	See Table 2-9
<b>IA32_MC6_MISC / MSR_MC6_MISC</b>	

MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>MSR_MC6_RESIDENCY_COUNTER</b>	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_37H.....	See Table 2-9
06_57H.....	See Table 2-40
<b>IA32_MC6_STATUS / MSR_MC6_STATUS</b>	
06_0FH, 06_17H .....	See Table 2-3
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3FH.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC7_ADDR / MSR_MC7_ADDR</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC7_CTL / MSR_MC7_CTL</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC7_MISC / MSR_MC7_MISC</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC7_STATUS / MSR_MC7_STATUS</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2DH.....	See Table 2-21



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC8_ADDR / MSR_MC8_ADDR</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC8_CTL / MSR_MC8_CTL</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC8_MISC / MSR_MC8_MISC</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC8_STATUS / MSR_MC8_STATUS</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_4FH.....	See Table 2-36
<b>IA32_MC9_ADDR / MSR_MC9_ADDR</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
<b>IA32_MC9_CTL / MSR_MC9_CTL</b>	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
IA32_MC9_MISC / MSR_MC9_MISC	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
IA32_MC9_STATUS / MSR_MC9_STATUS	
06_2EH.....	See Table 2-15
06_2DH.....	See Table 2-21
06_3EH.....	See Table 2-24
06_3F.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-35
06_4FH.....	See Table 2-36
MSR_MCG_MISC	
0FH.....	See Table 2-41
MSR_MCG_R10	
0FH.....	See Table 2-41
MSR_MCG_R11	
0FH.....	See Table 2-41
MSR_MCG_R12	
0FH.....	See Table 2-41
MSR_MCG_R13	
0FH.....	See Table 2-41
MSR_MCG_R14	
0FH.....	See Table 2-41
MSR_MCG_R15	
0FH.....	See Table 2-41
MSR_MCG_R8	
0FH.....	See Table 2-41
MSR_MCG_R9	
0FH.....	See Table 2-41
MSR_MCG_RAX	
0FH.....	See Table 2-41
MSR_MCG_RBP	
0FH.....	See Table 2-41
MSR_MCG_RBX	
0FH.....	See Table 2-41
MSR_MCG_RCX	
0FH.....	See Table 2-41
MSR_MCG_RDI	
0FH.....	See Table 2-41

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_MCG_RDX	
OFH.....	See Table 2-41
MSR_MCG_RESERVED1 - MSR_MCG_RESERVED5	
OFH.....	See Table 2-41
MSR_MCG_RFLAGS	
OFH.....	See Table 2-41
MSR_MCG_RIP	
OFH.....	See Table 2-41
MSR_MCG_RSI	
OFH.....	See Table 2-41
MSR_MCG_RSP	
OFH.....	See Table 2-41
MSR_MISC_FEATURE_CONTROL	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
MSR_MISC_PWR_MGMT	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
MSR_MOB_ESCRO	
OFH.....	See Table 2-41
MSR_MOB_ESCR1	
OFH.....	See Table 2-41
MSR_MS_CCCRO	
OFH.....	See Table 2-41
MSR_MS_CCCR1	
OFH.....	See Table 2-41
MSR_MS_CCCR2	
OFH.....	See Table 2-41
MSR_MS_CCCR3	
OFH.....	See Table 2-41
MSR_MS_COUNTER0	
OFH.....	See Table 2-41
MSR_MS_COUNTER1	
OFH.....	See Table 2-41
MSR_MS_COUNTER2	
OFH.....	See Table 2-41
MSR_MS_COUNTER3	
OFH.....	See Table 2-41
MSR_MS_ESCRO	
OFH.....	See Table 2-41

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MS_ESCR1	
0FH.....	See Table 2-41
MSR_MTRRCAP	
06_4EH, 06_5EH.....	See Table 2-37
MSR_OFFCORE_RSP_0	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
06_57H.....	See Table 2-40
MSR_OFFCORE_RSP_1	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_25H, 06_2CH.....	See Table 2-16
06_2FH.....	See Table 2-17
06_2AH, 06_2DH.....	See Table 2-18
06_57H.....	See Table 2-40
MSR_PCIE_PLL_RATIO	
06_3FH.....	See Table 2-30
MSR_PCU_PMON_BOX_CTL	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_BOX_FILTER	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_BOX_STATUS	
06_3EH.....	See Table 2-26
06_3FH.....	See Table 2-31
MSR_PCU_PMON_CTRL0	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_CTRL1	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_CTRL2	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_CTRL3	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_EVNTSELO	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_PCU_PMON_EVNTSEL1	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
<b>MSR_PCU_PMON_EVNTSEL2</b>	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
<b>MSR_PCU_PMON_EVNTSEL3</b>	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
<b>MSR_PEBS_ENABLE</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-7
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
06_3EH.....	See Table 2-25
06_57H.....	See Table 2-40
0FH.....	See Table 2-41
<b>MSR_PEBS_FRONTEND</b>	
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_PEBS_LD_LAT</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
<b>MSR_PEBS_MATRIX_VERT</b>	
0FH.....	See Table 2-41
<b>MSR_PEBS_NUM_ALT</b>	
06_2DH.....	See Table 2-21
<b>MSR_PERF_CAPABILITIES</b>	
06_0FH, 06_17H.....	See Table 2-3
<b>MSR_PERF_FIXED_CTR_CTRL</b>	
06_0FH, 06_17H.....	See Table 2-3
<b>MSR_PERF_FIXED_CTR0</b>	
06_0FH, 06_17H.....	See Table 2-3
<b>MSR_PERF_FIXED_CTR1</b>	
06_0FH, 06_17H.....	See Table 2-3
<b>MSR_PERF_FIXED_CTR2</b>	
06_0FH, 06_17H.....	See Table 2-3
<b>MSR_PERF_GLOBAL_CTRL</b>	
06_0FH, 06_17H.....	See Table 2-3
<b>MSR_PERF_GLOBAL_OVF_CTRL</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PERF_GLOBAL_STATUS	
06_0FH, 06_17H .....	See Table 2-3
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
MSR_PERF_STATUS	
06_0FH, 06_17H .....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H .....	See Table 2-4
06_2AH, 06_2DH .....	See Table 2-18
MSR_PKG_C10_RESIDENCY	
06_5CH .....	See Table 2-12
06_45H .....	See Table 2-28 and Table 2-29
06_4FH .....	See Table 2-36
MSR_PKG_C2_RESIDENCY	
06_27H .....	See Table 2-5
06_5CH .....	See Table 2-12
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
06_57H .....	See Table 2-40
MSR_PKG_C3_RESIDENCY	
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH .....	See Table 2-13
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
06_57H .....	See Table 2-40
MSR_PKG_C4_RESIDENCY	
06_27H .....	See Table 2-5
MSR_PKG_C6_RESIDENCY	
06_27H .....	See Table 2-5
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_5CH .....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH .....	See Table 2-13
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
06_57H .....	See Table 2-40
MSR_PKG_C7_RESIDENCY	
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH .....	See Table 2-13
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H .....	See Table 2-18
06_57H .....	See Table 2-40
MSR_PKG_C8_RESIDENCY	
06_45H .....	See Table 2-29
06_4FH .....	See Table 2-36
MSR_PKG_C9_RESIDENCY	
06_45H .....	See Table 2-29
06_4FH .....	See Table 2-36
MSR_PKG_CST_CONFIG_CONTROL	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH .....	See Table 2-7
06_4CH.....	See Table 2-11
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH .....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
06_3AH.....	See Table 2-23
06_3EH.....	See Table 2-24
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_45H.....	See Table 2-29
06_3F.....	See Table 2-30
06_3DH.....	See Table 2-33
06_56H, 06_4FH .....	See Table 2-34
06_57H.....	See Table 2-40
<b>MSR_PKG_ENERGY_STATUS</b>	
06_37H, 06_4AH, 06_5AH, 06_5DH .....	See Table 2-8
06_5CH.....	See Table 2-12
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H.....	See Table 2-18
<b>MSR_PKG_HDC_CONFIG</b>	
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_PKG_HDC_DEEP_RESIDENCY</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_PKG_HDC_SHALLOW_RESIDENCY</b>	
06_4EH, 06_5EH .....	See Table 2-37
<b>MSR_PKG_PERF_STATUS</b>	
06_5CH.....	See Table 2-12
06_2DH.....	See Table 2-21
06_3EH, 06_3FH .....	See Table 2-24
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_57H.....	See Table 2-40
<b>MSR_PKG_POWER_INFO</b>	
06_4DH.....	See Table 2-10
06_5CH.....	See Table 2-12
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H.....	See Table 2-18
06_57H.....	See Table 2-40
<b>MSR_PKG_POWER_LIMIT</b>	
06_37H, 06_4AH, 06_5AH, 06_5DH .....	See Table 2-8
06_4DH.....	See Table 2-10
06_5CH.....	See Table 2-12
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H.....	See Table 2-18
06_57H.....	See Table 2-40
<b>MSR_PKGC_IRTL1</b>	
06_5CH.....	See Table 2-12

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_3CH, 06_45H, 06_46H. ....	See Table 2-27
MSR_PKG_C100_IRTL2	
06_5CH. ....	See Table 2-12
06_3CH, 06_45H, 06_46H. ....	See Table 2-27
MSR_PKG_C100_IRTL3	
06_5CH. ....	See Table 2-12
06_2AH, 06_2DH. ....	See Table 2-18
MSR_PKG_C100_IRTL6	
06_2AH, 06_2DH. ....	See Table 2-18
MSR_PKG_C100_IRTL7	
06_2AH. ....	See Table 2-19
MSR_PLATFORM_BRV	
0FH. ....	See Table 2-41
MSR_PLATFORM_ENERGY_COUNTER	
06_4EH, 06_5EH. ....	See Table 2-37
MSR_PLATFORM_ID	
06_0FH, 06_17H. ....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H. ....	See Table 2-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH. ....	See Table 2-7
06_5CH. ....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH. ....	See Table 2-13
MSR_PLATFORM_INFO	
06_5CH. ....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH. ....	See Table 2-13
06_2AH, 06_2DH. ....	See Table 2-18
06_3AH. ....	See Table 2-23
06_3EH. ....	See Table 2-24
06_3CH, 06_45H, 06_46H. ....	See Table 2-27 and Table 2-28
06_56H, 06_4FH. ....	See Table 2-34
06_57H. ....	See Table 2-40
MSR_PLATFORM_POWER_LIMIT	
06_4EH, 06_5EH. ....	See Table 2-37
MSR_PMG_IO_CAPTURE_BASE	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH. ....	See Table 2-6
06_4CH. ....	See Table 2-11
06_1AH, 06_1EH, 06_1FH, 06_2EH. ....	See Table 2-13
06_2AH, 06_2DH. ....	See Table 2-18
06_3AH. ....	See Table 2-23
06_3EH. ....	See Table 2-24
06_57H. ....	See Table 2-40
MSR_PMH_ESCRO	



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
0FH.....	See Table 2-41
<b>MSR_PMH_ESCR1</b>	
0FH.....	See Table 2-41
<b>MSR_PMON_GLOBAL_CONFIG</b>	
06_3EH.....	See Table 2-26
06_3FH.....	See Table 2-31
<b>MSR_PMON_GLOBAL_CTL</b>	
06_3EH.....	See Table 2-26
06_3FH.....	See Table 2-31
<b>MSR_PMON_GLOBAL_STATUS</b>	
06_3EH.....	See Table 2-26
06_3FH.....	See Table 2-31
<b>MSR_POWER_CTL</b>	
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
<b>MSR_PPO_ENERGY_STATUS</b>	
06_37H, 06_4AH, 06_5AH, 06_5DH.....	See Table 2-8
06_5CH.....	See Table 2-12
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H.....	See Table 2-18
06_57H.....	See Table 2-40
<b>MSR_PPO_POLICY</b>	
06_2AH, 06_45H.....	See Table 2-19
<b>MSR_PPO_POWER_LIMIT</b>	
06_4CH.....	See Table 2-11
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H.....	See Table 2-18
06_57H.....	See Table 2-40
<b>MSR_PP1_ENERGY_STATUS</b>	
06_5CH.....	See Table 2-12
06_2AH, 06_45H.....	See Table 2-19
06_3CH, 06_45H, 06_46H.....	See Table 2-28
<b>MSR_PP1_POLICY</b>	
06_2AH, 06_45H.....	See Table 2-19
06_3CH, 06_45H, 06_46H.....	See Table 2-28
<b>MSR_PP1_POWER_LIMIT</b>	
06_2AH, 06_45H.....	See Table 2-19
06_3CH, 06_45H, 06_46H.....	See Table 2-28
<b>MSR_PPERF</b>	
06_4EH, 06_5EH.....	See Table 2-37
<b>MSR_PPIN</b>	
06_3EH.....	See Table 2-24
06_56H, 06_4FH.....	See Table 2-34

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PPIN_CTL	
06_3EH.....	See Table 2-24
06_56H, 06_4FH.....	See Table 2-34
MSR_RO_PMON_BOX_CTRL	
06_2EH.....	See Table 2-15
MSR_RO_PMON_BOX_OVF_CTRL	
06_2EH.....	See Table 2-15
MSR_RO_PMON_BOX_STATUS	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL0	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL1	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL2	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL3	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL4	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL5	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL6	
06_2EH.....	See Table 2-15
MSR_RO_PMON_CTRL7	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL0	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL1	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL2	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL3	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL4	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL5	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL6	
06_2EH.....	See Table 2-15
MSR_RO_PMON_EVTN_SEL7	
06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_PO	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P1 06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P2 06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P3 06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P4 06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P5 06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P6 06_2EH.....	See Table 2-15
MSR_RO_PMON_IPERFO_P7 06_2EH.....	See Table 2-15
MSR_RO_PMON_QLX_P0 06_2EH.....	See Table 2-15
MSR_RO_PMON_QLX_P1 06_2EH.....	See Table 2-15
MSR_RO_PMON_QLX_P2 06_2EH.....	See Table 2-15
MSR_RO_PMON_QLX_P3 06_2EH.....	See Table 2-15
MSR_R1_PMON_BOX_CTRL 06_2EH.....	See Table 2-15
MSR_R1_PMON_BOX_OVF_CTRL 06_2EH.....	See Table 2-15
MSR_R1_PMON_BOX_STATUS 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR10 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR11 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR12 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR13 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR14 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR15 06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR8	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_2EH.....	See Table 2-15
MSR_R1_PMON_CTR9	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL10	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL11	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL12	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL13	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL14	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL15	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL8	
06_2EH.....	See Table 2-15
MSR_R1_PMON_EVTN_SEL9	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P10	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P11	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P12	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P13	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P14	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P15	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P8	
06_2EH.....	See Table 2-15
MSR_R1_PMON_IPERF1_P9	
06_2EH.....	See Table 2-15
MSR_R1_PMON_QLX_P4	
06_2EH.....	See Table 2-15
MSR_R1_PMON_QLX_P5	
06_2EH.....	See Table 2-15
MSR_R1_PMON_QLX_P6	
06_2EH.....	See Table 2-15
MSR_R1_PMON_QLX_P7	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_2EH.....	See Table 2-15
<b>MSR_RAPL_POWER_UNIT</b>	
06_37H, 06_4AH, 06_5AH, 06_5DH.....	See Table 2-8
06_4DH.....	See Table 2-10
06_5CH.....	See Table 2-12
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H.....	See Table 2-18
06_3FH.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-34
06_57H.....	See Table 2-40
<b>MSR_RAT_ESCR0</b>	
0FH.....	See Table 2-41
<b>MSR_RAT_ESCR1</b>	
0FH.....	See Table 2-41
<b>MSR_RING_PERF_LIMIT_REASONS</b>	
06_3CH, 06_45H, 06_46H.....	See Table 2-28
<b>MSR_SO_PMON_BOX_CTRL</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_BOX_FILTER</b>	
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_BOX_OVF_CTRL</b>	
06_2EH.....	See Table 2-15
<b>MSR_SO_PMON_BOX_STATUS</b>	
06_2EH.....	See Table 2-15
<b>MSR_SO_PMON_CTRL0</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_CTRL1</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_CTRL2</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_CTRL3</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_EVNT_SELO</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
<b>MSR_SO_PMON_EVNT_SEL1</b>	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_S0_PMON_EVNT_SEL2	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S0_PMON_EVNT_SEL3	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S0_PMON_MASK	
06_2EH.....	See Table 2-15
MSR_S0_PMON_MATCH	
06_2EH.....	See Table 2-15
MSR_S1_PMON_BOX_CTRL	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_BOX_FILTER	
06_3FH.....	See Table 2-31
MSR_S1_PMON_BOX_OVF_CTRL	
06_2EH.....	See Table 2-15
MSR_S1_PMON_BOX_STATUS	
06_2EH.....	See Table 2-15
MSR_S1_PMON_CTRL0	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_CTRL1	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_CTRL2	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_CTRL3	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_EVNT_SELO	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_EVNT_SEL1	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_EVNT_SEL2	
06_2EH.....	See Table 2-15
06_3FH.....	See Table 2-31
MSR_S1_PMON_EVNT_SEL3	
06_2EH.....	See Table 2-15

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3FH.....	See Table 2-31
MSR_S1_PMON_MASK	
06_2EH.....	See Table 2-15
MSR_S1_PMON_MATCH	
06_2EH.....	See Table 2-15
MSR_S2_PMON_BOX_CTL	
06_3FH.....	See Table 2-31
MSR_S2_PMON_BOX_FILTER	
06_3FH.....	See Table 2-31
MSR_S2_PMON_CTRL0	
06_3FH.....	See Table 2-31
MSR_S2_PMON_CTRL1	
06_3FH.....	See Table 2-31
MSR_S2_PMON_CTRL2	
06_3FH.....	See Table 2-31
MSR_S2_PMON_CTRL3	
06_3FH.....	See Table 2-31
MSR_S2_PMON_EVTSELO	
06_3FH.....	See Table 2-31
MSR_S2_PMON_EVTSEL1	
06_3FH.....	See Table 2-31
MSR_S2_PMON_EVTSEL2	
06_3FH.....	See Table 2-31
MSR_S2_PMON_EVTSEL3	
06_3FH.....	See Table 2-31
MSR_S3_PMON_BOX_CTL	
06_3FH.....	See Table 2-31
MSR_S3_PMON_BOX_FILTER	
06_3FH.....	See Table 2-31
MSR_S3_PMON_CTRL0	
06_3FH.....	See Table 2-31
MSR_S3_PMON_CTRL1	
06_3FH.....	See Table 2-31
MSR_S3_PMON_CTRL2	
06_3FH.....	See Table 2-31
MSR_S3_PMON_CTRL3	
06_3FH.....	See Table 2-31
MSR_S3_PMON_EVTSELO	
06_3FH.....	See Table 2-31
MSR_S3_PMON_EVTSEL1	
06_3FH.....	See Table 2-31
MSR_S3_PMON_EVTSEL2	

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_3FH.....	See Table 2-31
MSR_S3_PMON_EVTSEL3	
06_3FH.....	See Table 2-31
MSR_SAAT_ESCR0	
0FH.....	See Table 2-41
MSR_SAAT_ESCR1	
0FH.....	See Table 2-41
MSR_SGXOWNEREPOCH0	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_SGXOWNEREPOCH1	
06_5CH.....	See Table 2-12
06_4EH, 06_5EH.....	See Table 2-37
MSR_SMI_COUNT	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
06_57H.....	See Table 2-40
MSR_SMM_BLOCKED	
06_5CH.....	See Table 2-12
06_3CH, 06_45H, 06_46H.....	See Table 2-28
MSR_SMM_DELAYED	
06_5CH.....	See Table 2-12
06_3CH, 06_45H, 06_46H.....	See Table 2-28
MSR_SMM_FEATURE_CONTROL	
06_5CH.....	See Table 2-12
06_3CH, 06_45H, 06_46H.....	See Table 2-28
MSR_SMM_MCA_CAP	
06_5CH.....	See Table 2-12
06_3CH, 06_45H, 06_46H.....	See Table 2-28
06_3FH.....	See Table 2-30
06_56H, 06_4FH.....	See Table 2-34
06_57H.....	See Table 2-40
MSR_SMRR_PHYSBASE	
06_0FH, 06_17H.....	See Table 2-3
MSR_SMRR_PHYSMASK	
06_0FH, 06_17H.....	See Table 2-3
MSR_SSU_ESCR0	
0FH.....	See Table 2-41
MSR_TBPU_ESCR0	
0FH.....	See Table 2-41
MSR_TBPU_ESCR1	



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
0FH.....	See Table 2-41
<b>MSR_TC_ESCR0</b>	
0FH.....	See Table 2-41
<b>MSR_TC_ESCR1</b>	
0FH.....	See Table 2-41
<b>MSR_TC_PRECISE_EVENT</b>	
0FH.....	See Table 2-41
<b>MSR_TEMPERATURE_TARGET</b>	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
06_2AH, 06_2DH.....	See Table 2-18
06_3EH.....	See Table 2-24
06_56H, 06_4FH.....	See Table 2-34
06_57H.....	See Table 2-40
<b>MSR_THERM2_CTL</b>	
06_0FH, 06_17H.....	See Table 2-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.....	See Table 2-4
0FH.....	See Table 2-41
06_0EH.....	See Table 2-44
06_09H.....	See Table 2-45
<b>MSR_THREAD_ID_INFO</b>	
06_3FH.....	See Table 2-30
<b>MSR_TURBO_ACTIVATION_RATIO</b>	
06_5CH.....	See Table 2-12
06_3AH.....	See Table 2-23
06_3CH, 06_45H, 06_46H.....	See Table 2-27
06_57H.....	See Table 2-40
<b>MSR_TURBO_GROUP_CORECNT</b>	
06_5CH.....	See Table 2-12
<b>MSR_TURBO_POWER_CURRENT_LIMIT</b>	
06_1AH, 06_1EH, 06_1FH, 06_2EH.....	See Table 2-13
<b>MSR_TURBO_RATIO_LIMIT</b>	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH.....	See Table 2-6
06_4DH.....	See Table 2-10
06_5CH.....	See Table 2-12
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH.....	See Table 2-13
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH.....	See Table 2-14
06_2EH.....	See Table 2-15
06_25H, 06_2CH.....	See Table 2-16
06_2FH.....	See Table 2-17
06_2AH, 06_45H.....	See Table 2-19
06_2DH.....	See Table 2-21

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
06_3EH.....	See Table 2-24 and Table 2-25
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_3FH.....	See Table 2-30
06_3DH.....	See Table 2-33
06_56H, 06_4FH .....	See Table 2-34
06_57H.....	See Table 2-40
MSR_TURBO_RATIO_LIMIT1	
06_3EH.....	See Table 2-24 and Table 2-25
06_3FH.....	See Table 2-30
06_56H, 06_4FH .....	See Table 2-34
MSR_TURBO_RATIO_LIMIT2	
06_3FH.....	See Table 2-30
MSR_TURBO_RATIO_LIMIT3	
06_56H.....	See Table 2-35
06_4FH.....	See Table 2-36
MSR_U_PMON_BOX_STATUS	
06_3EH.....	See Table 2-26
06_3FH.....	See Table 2-31
MSR_U_PMON_CTR	
06_2EH.....	See Table 2-15
MSR_U_PMON_CTR0	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_U_PMON_CTR1	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_U_PMON_EVNT_SEL	
06_2EH.....	See Table 2-15
MSR_U_PMON_EVNTSELO	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_U_PMON_EVNTSEL1	
06_2DH.....	See Table 2-22
06_3FH.....	See Table 2-31
MSR_U_PMON_GLOBAL_CTRL	
06_2EH.....	See Table 2-15
MSR_U_PMON_GLOBAL_OVF_CTRL	
06_2EH.....	See Table 2-15
MSR_U_PMON_GLOBAL_STATUS	
06_2EH.....	See Table 2-15

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_U_PMON_UCLK_FIXED_CTL	
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_U_PMON_UCLK_FIXED_CTR	
06_2DH .....	See Table 2-22
06_3FH .....	See Table 2-31
MSR_U2L_ESCR0	
0FH .....	See Table 2-41
MSR_U2L_ESCR1	
0FH .....	See Table 2-41
MSR_UNC_ARB_PERFCTR0	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_ARB_PERFCTR1	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_ARB_PERFEVTSELO	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_ARB_PERFEVTSEL1	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_0_PERFCTR0	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_0_PERFCTR1	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_0_PERFCTR2	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_0_PERFCTR3	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_0_PERFEVTSELO	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38

## MODEL-SPECIFIC REGISTERS (MSRS)

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_UNC_CBO_0_PERFEVTSEL1	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_0_PERFEVTSEL2	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_0_PERFEVTSEL3	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_0_UNIT_STATUS	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_1_PERFCTR0	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_1_PERFCTR1	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_1_PERFCTR2	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_1_PERFCTR3	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_1_PERFEVTSELO	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_1_PERFEVTSEL1	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_1_PERFEVTSEL2	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_1_PERFEVTSEL3	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_1_UNIT_STATUS	
06_2AH .....	See Table 2-20
MSR_UNC_CBO_2_PERFCTR0	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_CBO_2_PERFCTR1	
06_2AH .....	See Table 2-20

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_2_PERFCTR2</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_2_PERFCTR3</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_2_PERFEVTSELO</b>	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_2_PERFEVTSEL1</b>	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_2_PERFEVTSEL2</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_2_PERFEVTSEL3</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_2_UNIT_STATUS</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_3_PERFCTR0</b>	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_3_PERFCTR1</b>	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_3_PERFCTR2</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_3_PERFCTR3</b>	
06_2AH .....	See Table 2-20
<b>MSR_UNC_CBO_3_PERFEVTSELO</b>	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_3_PERFEVTSEL1</b>	
06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
<b>MSR_UNC_CBO_3_PERFEVTSEL2</b>	
06_2AH .....	See Table 2-20

## MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_UNC_CBO_3_PERFEVTSEL3 06_2AH .....	See Table 2-20
MSR_UNC_CBO_3_UNIT_STATUS 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFCTR0 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFCTR1 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFCTR2 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFCTR3 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFEVTSELO 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFEVTSEL1 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFEVTSEL2 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_PERFEVTSEL3 06_2AH .....	See Table 2-20
MSR_UNC_CBO_4_UNIT_STATUS 06_2AH .....	See Table 2-20
MSR_UNC_CBO_CONFIG 06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_PERF_FIXED_CTR 06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_PERF_FIXED_CTRL 06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_PERF_GLOBAL_CTRL 06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38
MSR_UNC_PERF_GLOBAL_STATUS 06_2AH .....	See Table 2-20
06_3CH, 06_45H, 06_46H .....	See Table 2-28
06_4EH, 06_5EH .....	See Table 2-38

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
MSR_UNCORE_ADDR_OPCODE_MATCH 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_FIXED_CTR_CTRL 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_FIXED_CTR0 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERF_GLOBAL_CTRL 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERF_GLOBAL_OVF_CTRL 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERF_GLOBAL_STATUS 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSELO 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL1 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL2 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL3 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL4 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL5 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL6 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PERFEVTSEL7 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC0 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC1 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC2 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC3 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC4 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC5 06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
06_2EH .....	See Table 2-15
MSR_UNCORE_PMC6	

## MODEL-SPECIFIC REGISTERS (MSRS)

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PMC7	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH .....	See Table 2-14
MSR_UNCORE_PRMRR_BASE	
06_4EH, 06_5EH .....	See Table 2-37
MSR_UNCORE_PRMRR_MASK	
06_4EH, 06_5EH .....	See Table 2-37
MSR_W_PMON_BOX_CTRL	
06_2EH .....	See Table 2-15
MSR_W_PMON_BOX_OVF_CTRL	
06_2EH .....	See Table 2-15
MSR_W_PMON_BOX_STATUS	
06_2EH .....	See Table 2-15
MSR_W_PMON_CTRL0	
06_2EH .....	See Table 2-15
MSR_W_PMON_CTRL1	
06_2EH .....	See Table 2-15
MSR_W_PMON_CTRL2	
06_2EH .....	See Table 2-15
MSR_W_PMON_CTRL3	
06_2EH .....	See Table 2-15
MSR_W_PMON_EVNT_SELO	
06_2EH .....	See Table 2-15
MSR_W_PMON_EVNT_SEL1	
06_2EH .....	See Table 2-15
MSR_W_PMON_EVNT_SEL2	
06_2EH .....	See Table 2-15
MSR_W_PMON_EVNT_SEL3	
06_2EH .....	See Table 2-15
MSR_W_PMON_FIXED_CTR	
06_2EH .....	See Table 2-15
MSR_W_PMON_FIXED_CTR_CTL	
06_2EH .....	See Table 2-15
MSR_WEIGHTED_CORE_CO	
06_4EH, 06_5EH .....	See Table 2-37
MTRRfix16K_80000	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
MTRRfix16K_A0000	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
MTRRfix4K_C0000	



<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_C8000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_D0000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_D8000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_E0000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_E8000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_F0000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix4K_F8000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRfix64K_00000</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase0</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase1</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase2</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase3</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase4</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase5</b>	

<b>MSR Name and CPUID DisplayFamily_DisplayModel</b>	<b>Location</b>
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase6</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysBase7</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask0</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask1</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask2</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask3</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask4</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask5</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask6</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>MTRRphysMask7</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46
<b>ROB_CR_BKUPTMPDR6</b>	
06_0EH .....	See Table 2-44
P6 Family .....	See Table 2-46

## A

Addressing, segments, 1-5  
 Advanced programmable interrupt controller (see I/O APIC or Local APIC)  
 APIC (see I/O APIC or Local APIC)

## B

Backlink (see Previous task link)  
 Binary numbers, 1-5  
 Bit order, 1-4  
 Branch trace message (see BTM)  
 Branch trace store (see BTS)  
 BTS (branch trace store) facilities  
   BTS\_UNAVAILABLE flag,  
   IA32\_MISC\_ENABLE MSR, 2-289  
 Byte order, 1-4

## C

Capability MSRs  
   See VMX capability MSRs  
 Compatibility  
   software, 1-4  
 Context, task (see Task state)  
 CPUID instruction  
   syntax for data, 1-6  
 Current privilege level (see CPL)

## D

Debug store (see DS)  
 DEBUGCTLMSR MSR, 2-327  
 Debugging facilities  
   see DS (debug store) mechanism

## E

Exceptions  
   notation, 1-7

## G

Global descriptor table register (see GDTR)  
 Global descriptor table (see GDT)

## H

Hexadecimal numbers, 1-5

## I

IA32\_APIC\_BASE MSR, 2-280  
 IA32\_BIOS\_SIGN\_ID MSR, 2-283  
 IA32\_BIOS\_UPDT\_TRIG MSR, 2-283  
 IA32\_CLOCK\_MODULATION MSR, 2-48, 2-61, 2-70, 2-111, 2-147, 2-269,  
   2-287, 2-309, 2-317  
 IA32\_CTL MSR, 2-284  
 IA32\_DEBUGCTL MSR, 2-291  
 IA32\_DS\_AREA MSR, 2-301  
 IA32\_MCG\_CAP MSR, 2-284  
 IA32\_MCG\_MISC MSR, 2-285  
 IA32\_MCG\_R10 MSR, 2-286  
 IA32\_MCG\_R11 MSR, 2-286  
 IA32\_MCG\_R15 MSR, 2-287  
 IA32\_MCG\_RAX MSR, 2-284  
 IA32\_MCG\_RBX MSR, 2-284  
 IA32\_MCG\_RESERVEDn, 2-285, 2-381  
 IA32\_MCG\_RFLAGS MSR, 2-285, 2-381  
 IA32\_MCG\_RIP MSR, 2-285, 2-381

IA32\_MCI\_ADDR MSR, 2-298  
 IA32\_MCI\_CTL MSR, 2-298  
 IA32\_MCI\_MISC MSR, 2-298  
 IA32\_MCI\_STATUS MSR, 2-298  
 IA32\_MISC\_ENABLE MSR, 2-287  
 IA32\_MTRRCAP MSR, 2-283  
 IA32\_MTRR\_PHYS\_BASEn MTRR, 2-292  
 IA32\_MTRR\_PHYS\_BASEn MTRR, 2-292  
 IA32\_MTRR\_PHYSMASKn MTRR, 2-292  
 IA32\_P5\_MC\_ADDR MSR, 2-279  
 IA32\_P5\_MC\_TYPE MSR, 2-279  
 IA32\_PEBS\_ENABLE MSR, 2-297  
 IA32\_PLATFORM\_ID, 2-43, 2-57, 2-107, 2-143, 2-265, 2-280, 2-306,  
   2-314, 2-321  
 IA32\_STATUS MSR, 2-284  
 IA32\_SYSENTER\_CS MSR, 2-283  
 IA32\_SYSENTER\_EIP MSR, 2-283  
 IA32\_SYSENTER\_ESP MSR, 2-283  
 IA32\_TERM\_CONTROL MSR, 2-48, 2-61, 2-70, 2-111, 2-147  
 IA32\_THERM\_INTERRUPT MSR, 2-287  
 IA32\_THERM\_STATUS MSR, 2-287  
 IA32\_TIME\_STAMP\_COUNTER MSR, 2-280  
 IA32\_VMX\_BASIC MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313  
 IA32\_VMX\_CRO\_FIXED0 MSR, 2-55, 2-66, 2-74, 2-120, 2-156, 2-300,  
   2-313  
 IA32\_VMX\_CRO\_FIXED1 MSR, 2-55, 2-66, 2-74, 2-120, 2-156, 2-300,  
   2-313  
 IA32\_VMX\_CR4\_FIXED0 MSR, 2-55, 2-66, 2-74, 2-120, 2-156, 2-300,  
   2-313  
 IA32\_VMX\_CR4\_FIXED1 MSR, 2-55, 2-66, 2-74, 2-75, 2-120, 2-157,  
   2-301, 2-313  
 IA32\_VMX\_ENTRY\_CTLMSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300,  
   2-313  
 IA32\_VMX\_EXIT\_CTLMSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300,  
   2-313  
 IA32\_VMX\_MISC MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313  
 IA32\_VMX\_PINBASED\_CTLMSR, 2-55, 2-66, 2-74, 2-119, 2-156,  
   2-300, 2-313  
 IA32\_VMX\_PROCBASED\_CTLMSR, 2-55, 2-66, 2-67, 2-74, 2-75, 2-119,  
   2-120, 2-156, 2-157, 2-191, 2-300, 2-313, 2-314  
 IA32\_VMX\_VMCS\_ENUM MSR, 2-301  
 Instruction operands, 1-5  
 Intel 64 architecture  
   definition of, 1-3  
   relation to IA-32, 1-3  
 Intel Core Solo and Duo processors  
   model-specific registers, 2-305  
 Intel NetBurst microarchitecture, 1-2  
 Intel software network link, 1-8  
 Intel VTune Performance Analyzer  
   related information, 1-7  
 Intel Xeon processor, 1-1  
 Interrupts  
   interrupt descriptor table register (see IDTR)  
   interrupt descriptor table (see IDT)  
 IPI (see interprocessor interrupt)

## L

Last branch  
   record stack, 2-291, 2-301  
 Local descriptor table register (see LDTR)  
 Local descriptor table (see LDT)  
 LVT (see Local vector table)

## M

Memory type range registers (see MTRRs)

## INDEX

Model-specific registers (see MSRs)

Modes of operation (see Operating modes)

MSRs

- architectural, 2-2
- list of, 2-1
- P6 family processors, 2-321
- Pentium 4 processor, 2-43, 2-57, 2-172, 2-188, 2-204, 2-279, 2-303
- Pentium processors, 2-329, 2-404
- MSR\_DEBUGCTLA MSR, 2-291
- MSR\_DEBUGCTLB MSR, 2-51, 2-63, 2-71, 2-114, 2-150, 2-190, 2-273, 2-311, 2-319
- MSR\_EBC\_FREQUENCY\_ID MSR, 2-282, 2-283
- MSR\_EBC\_HARD\_POWERON MSR, 2-280
- MSR\_EBC\_SOFT\_POWERON MSR, 2-281, 2-350
- MSR\_LASTBRANCH\_TOS, 2-291
- MSR\_LASTBRANCH\_0\_TO\_IP, 2-302
- MSR\_LASTBRANCH\_n MSR, 2-291, 2-353
- MSR\_LASTBRANCH\_n\_FROM\_IP MSR, 2-301
- MSR\_LASTBRANCH\_n\_TO\_LIP MSR, 2-302
- MSR\_LER\_FROM\_LIP MSR, 2-290
- MSR\_LER\_TO\_LIP MSR, 2-291
- MSR\_PEBS\_MATRIX\_VERT MSR, 2-298, 2-383
- MSR\_PLATFORM\_BRV, 2-290, 2-386

## N

NetBurst microarchitecture (see Intel NetBurst microarchitecture)

Nonmaskable interrupt (see NMI)

Notation

- bit and byte order, 1-4
- conventions, 1-4
- exceptions, 1-7
- hexadecimal and binary numbers, 1-5
- Instructions
  - operands, 1-5
  - reserved bits, 1-4
  - segmented addressing, 1-5

## O

Operands

- instruction, 1-5

## P

P5\_MC\_ADDR MSR, 2-43, 2-57, 2-68, 2-107, 2-143, 2-265, 2-305, 2-314, 2-321, 2-329

P5\_MC\_TYPE MSR, 2-43, 2-57, 2-68, 2-107, 2-143, 2-265, 2-305, 2-314, 2-321, 2-329

P6 family processors

- description of, 1-1
- MSR supported by, 2-321

Page frame (see Page)

PDBR (see CR3 control register)

PEBS\_UNAVAILABLE flag

IA32\_MISC\_ENABLE MSR, 2-289

Pentium 4 processor, 1-1

MSRs supported, 2-43, 2-57, 2-68, 2-83, 2-85, 2-279, 2-303

Pentium II processor, 1-2

Pentium III processor, 1-2

Pentium M processor

MSRs supported by, 2-314

Pentium Pro processor, 1-2

Pentium processor, 1-1

MSR supported by, 2-329

Precise event-based sampling (see PEBS)

## R

Related literature, 1-7

Requested privilege level (see RPL)

Reserved bits, 1-4

## S

Segmented addressing, 1-5

System-management mode (see SMM)

## T

Translation lookaside buffer (see TLB)

## U

Uncached (UC) memory type (see Strong uncached (UC) memory type)

## V

VMX

capability MSRs

IA32\_VMX\_BASIC MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313

IA32\_VMX\_CRO\_FIXED0 MSR, 2-55, 2-66, 2-74, 2-120, 2-156, 2-300, 2-313

IA32\_VMX\_CRO\_FIXED1 MSR, 2-55, 2-66, 2-74, 2-120, 2-156, 2-300, 2-313

IA32\_VMX\_CR4\_FIXED0 MSR, 2-55, 2-66, 2-74, 2-120, 2-156, 2-300, 2-313

IA32\_VMX\_CR4\_FIXED1 MSR, 2-55, 2-66, 2-74, 2-75, 2-120, 2-157, 2-301, 2-313

IA32\_VMX\_ENTRY\_CTL5 MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313

IA32\_VMX\_EXIT\_CTL5 MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313

IA32\_VMX\_MISC MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313

IA32\_VMX\_PINBASED\_CTL5 MSR, 2-55, 2-66, 2-74, 2-119, 2-156, 2-300, 2-313

IA32\_VMX\_PROCBASED\_CTL5 MSR, 2-55, 2-66, 2-67, 2-74, 2-75, 2-119, 2-120, 2-156, 2-157, 2-191, 2-300, 2-313, 2-314

IA32\_VMX\_VMCS\_ENUM MSR, 2-301

## W

WC buffer (see Write combining (WC) buffer)