

# Intel® Advanced Vector Extensions Programming Reference

DECEMBER 2008

319433-004

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANT-ED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel may make changes to specifications and product descriptions at any time, without notice.

Developers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Improper use of reserved or undefined features or instructions may cause unpredictable behavior or failure in developer's software code when running on an Intel processor. Intel reserves these features or instructions for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from their unauthorized use.

The Intel® 64 architecture processors may contain design defects or errors known as errata. Current characterized errata are available on request.

Hyper-Threading Technology requires a computer system with an Intel® processor supporting Hyper-Threading Technology and an HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information, see http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support HT Technology.

Intel<sup>®</sup> Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations. Intel<sup>®</sup> Virtualization Technology-enabled BIOS and VMM applications are currently in development.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, oper-<br>ating system, device drivers and applications enabled for Intel® 64 architecture. Processors will not operate<br>(includ ing on your hardware and software configurations. Consult with your system vendor for more information.

Intel, Pentium, Intel Atom, Intel Xeon, Intel NetBurst, Intel Core, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo, Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

Copyright © 1997-2008 Intel Corporation

## **CONTENTS**

#### PAGE

#### CHAPTER 1 [INTEL® ADVANCED VECTOR EXTENSIONS](#page-14-0)



### CHAPTER 2

### [APPLICATION PROGRAMMING MODEL](#page-22-0)



### CHAPTER 3

### [SYSTEM PROGRAMMING MODEL](#page-84-0)



### CHAPTER 4

### [INSTRUCTION FORMAT](#page-92-0)



### CHAPTER 5

### [INSTRUCTION SET REFERENCE](#page-106-0)



#### **CONTENTS**





#### **CONTENTS**





 $42<sup>6</sup>$ 



### CHAPTER 6

# **[INSTRUCTION SET REFERENCE - FMA](#page-610-0)**<br>6.1 FMA Instruction SET Reference ........

[6.1 FMA InstructIon SET Reference . 6-1](#page-610-1) [VFMADD132PD/VFMADD213PD/VFMADD231PD - Fused Multiply-Add of Packed Dou-](#page-611-0)

#### **CONTENTS**



## **TABLES**





## FIGURES



PAGE

## CHAPTER 1 INTEL® ADVANCED VECTOR EXTENSIONS

## <span id="page-14-1"></span><span id="page-14-0"></span>1.1 ABOUT THIS DOCUMENT

This document describes the software programming interfaces of several vector SIMD instruction extensions of the Intel® 64 architecture that will be introduced starting with Intel 64 processors built on 32nm process technology. The instruction set extensions covered in this document, with respect to availability in different processor generations, is referred to by the following categories:

- General-purpose encryption and AES: 128-bit SIMD extensions targeted to accelerate high-speed block encryption and cryptographic processing using the Advanced Encryption Standard.
- Intel® Advanced Vector Extensions (AVX) introduces 256-bit vector processing capability and includes two components to be introduced on Intel processor generations built from 32nm process and beyond:
	- The first generation Intel AVX provides 256-bit SIMD register support, 256 bit vector floating-point instructions, enhancements to 128-bit SIMD instructions, support for three and four operand syntax.
	- FMA is a future extension of Intel AVX, FMA provides floating-point, fused multiply-add instructions supporting 256-bit and 128-bit SIMD vectors.

Chapter 1 provides an overview of these instruction set extensions. Chapter 2 describes the application programming environment. Chapter 3 describes system programming requirements needed to support 256-bit registers. Chapter 4 describes the architectural extensions of Intel 64 instruction encoding format that support 256-bit registers, three and four operand syntax. Chapter 5 provides detailed instruction reference for AVX and encryption/AES instructions. Chapter 6 provides detailed instruction reference for FMA instructions.

## <span id="page-14-2"></span>1.2 OVERVIEW

Intel® Advanced Vector Extensions extend beyond the capabilities and programming environment over those of multiple generations of Streaming SIMD Extensions. Intel AVX address the continued need for vector floating-point performance in mainstream scientific and engineering numerical applications, visual processing, recognition, data-mining/synthesis, gaming, physics, cryptography and other areas of applications. Intel AVX is designed to facilitate efficient implementation by wide spectrum of software architectures of varying degrees of thread parallelism, and data vector lengths. Intel AVX offers the following benefits:

• efficient building blocks for applications targeted across all segments of computing platforms.

#### INTEL® ADVANCED VECTOR EXTENSIONS

- significant increase in floating-point performance density with good power efficiency over previous generations of 128-bit SIMD instruction set extensions,
- scalable performance with multi-core processor capability.

Intel AVX also establishes a foundation for future evolution in both instruction set functionality and vector lengths by introducing an efficient instruction encoding scheme, three and four operand instruction syntax, supporting load and store masking, etc.

Intel Advanced Vector Extensions offers comprehensive architectural enhancements and functional enhancements in arithmetic as well as data processing primitives. [Section 1.3](#page-15-0) summarizes the architectural enhancement of AVX. Functional overview of AVX and FMA instructions are summarized in [Section 1.4](#page-17-1). General-purpose encryption and AES instructions follow the existing architecture of 128-bit SIMD instruction sets like SSE4 and its predecessors, [Section 1.5](#page-20-0) provides a short summary.

## <span id="page-15-0"></span>1.3 INTEL® ADVANCED VECTOR EXTENSIONS ARCHITECTURE OVERVIEW

Intel AVX has many similarities to the SSE and double-precision floating-point portions of SSE2. However, Intel AVX introduces the following architectural enhancements:

- Support for 256-bit wide vectors and SIMD register set. 256-bit register state is managed by Operating System using XSAVE/XRSTOR instructions introduced in 45 nm Intel 64 processors (see *IA-32 Intel® Architecture Software Developer's Manual, Volumes 2B and 3A*).
- Instruction syntax support for generalized three-operand syntax to improve instruction programming flexibility and efficient encoding of new instruction extensions.
- Enhancement of legacy 128-bit SIMD instruction extensions to support threeoperand syntax and to simplify compiler vectorization of high-level language expressions.
- Instruction encoding format using a new prefix (referred to as VEX) to provide compact, efficient encoding for three-operand syntax, vector lengths, compaction of SIMD prefixes and REX functionality.
- FMA extensions and enhanced floating-point compare instructions add support for IEEE-754-2008 standard.

### <span id="page-15-1"></span>1.3.1 256-Bit Wide SIMD Register Support

Intel AVX introduces support for 256-bit wide SIMD registers (YMM0-YMM7 in operating modes that are 32-bit or less, YMM0-YMM15 in 64-bit mode). The lower 128 bits of the YMM registers are aliased to the respective 128-bit XMM registers.



### <span id="page-16-0"></span>1.3.2 Instruction Syntax Enhancements

Intel AVX employs an instruction encoding scheme using a new prefix (known as "VEX" prefix). Instruction encoding using the VEX prefix can directly encode a register operand within the VEX prefix. This support two new instruction syntax in Intel 64 architecture:

- A non-destructive operand (in a three-operand instruction syntax): The nondestructive source reduces the number of registers, register-register copies and explicit load operations required in typical SSE loops, reduces code size, and improves micro-fusion opportunities.
- A third source operand (in a four-operand instruction syntax) via the upper 4 bits in an 8-bit immediate field. Support for the third source operand is defined for selected instructions (e.g. VBLENDVPD, VBLENDVPS, PBLENDVB).

Two-operand instruction syntax previously expressed as

ADDPS xmm1, xmm2/m128

now can be expressed in three-operand syntax as

VADDPS xmm1, xmm2, xmm3/m128

In four-operand syntax, the extra register operand is encoded in the immediate byte.

Note SIMD instructions supporting three-operand syntax but processing only 128 bits of data are considered part of the 256-bit SIMD instruction set extensions of AVX, because bits 255:128 of the destination register are zeroed by the processor.

### <span id="page-17-0"></span>1.3.3 VEX Prefix Instruction Encoding Support

Intel AVX introduces a new prefix, referred to as VEX, in the Intel 64 and IA-32 instruction encoding format. Instruction encoding using the VEX prefix provides the following capabilities:

- Direct encoding of a register operand within VEX. This provides instruction syntax support for non-destructive source operand.
- Efficient encoding of instruction syntax operating on 128-bit and 256-bit register sets.
- Compaction of REX prefix functionality: The equivalent functionality of the REX prefix is encoded within VEX.
- Compaction of SIMD prefix functionality and escape byte encoding: The functionality of SIMD prefix (66H, F2H, F3H) on opcode is equivalent to an opcode extension field to introduce new processing primitives. This functionality is replaced by a more compact representation of opcode extension within the VEX prefix. Similarly, the functionality of the escape opcode byte (0FH) and two-byte escape (0F38H, 0F3AH) are also compacted within the VEX prefix encoding.
- Most VEX-encoded SIMD numeric and data processing instruction semantics with memory operand have relaxed memory alignment requirements than instructions encoded using SIMD prefixes (see [Section 2.5\)](#page-31-1).

VEX prefix encoding applies to SIMD instructions operating on YMM registers, XMM registers, and in some cases with a general-purpose register as one of the operand. VEX prefix is not supported for instructions operating on MMX or x87 registers. Details of VEX prefix and instruction encoding are discussed in Chapter 4.

## <span id="page-17-1"></span>1.4 FUNCTIONAL OVERVIEW

Intel AVX and FMA provide comprehensive functional improvements over previous generations of SIMD instruction extensions. The functional improvements include:

- 256-bit floating-point arithmetic primitives: AVX enhances existing 128-bit floating-point arithmetic instructions with 256-bit capabilities for floating-point processing. FMA provides additional set of 256-bit floating-point processing capabilities with a rich set of fused-multiply-add and fused multiply-subtract primitives.
- Enhancements for flexible SIMD data movements: AVX provides a number of new data movement primitives to enable efficient SIMD programming in relation to loading non-unit-strided data into SIMD registers, intra-register SIMD data manipulation, conditional expression and branch handling, etc. Enhancements

for SIMD data movement primitives cover 256-bit and 128-bit vector floatingpoint data, and across 128-bit integer SIMD data processing using VEX-encoded instructions.

Several key categories of functional improvements in AVX and FMA are summarized in the following subsections.

#### <span id="page-18-0"></span>1.4.1 256-bit Floating-Point Arithmetic Processing Enhancements

Intel AVX provides 35 256-bit floating-point arithmetic instructions. The arithmetic operations cover add, subtract, multiply, divide, square-root, compare, max, min, round, etc., on single-precision and double-precision floating-point data.

The enhancement in AVX on floating-point compare operation provides 32 conditional predicates to improve programming flexibility in evaluating conditional expressions.

FMA provides 36 256-bit floating-point instructions to perform computation on 256 bit vectors. The arithmetic operations cover fused multiply-add, fused multiplysubtract, fused multiply add/subtract interleave, signed-reversed multiply on fused multiply-add and multiply-subtract.

### <span id="page-18-1"></span>1.4.2 256-bit Non-Arithmetic Instruction Enhancements

Intel AVX provides new primitives for handling data movement within 256-bit floating-point vectors and promotes many 128-bit floating data processing instructions to handle 256-bit floating-point vectors.

AVX includes 33 256-bit data processing instructions that are promoted from previous generations of SIMD instruction extensions, ranging from logical, blend, convert, test, unpacking, shuffling, load and stores.

AVX introduces 19new data processing instructions that operate on 256-bit vectors. These new primitives cover the following operations:

- Non-unit-strided fetching of SIMD data. AVX provides several flexible SIMD floating-point data fetching primitives:
	- broadcast of single or multiple data elements into a 256-bit destination,
	- masked move primitives to load or store SIMD data elements conditionally,
- Intra-register manipulation of SIMD data elements. AVX provides several flexible SIMD floating-point data manipulation primitives:
	- insert/extract multiple SIMD floating-point data elements to/from 256-bit SIMD registers
	- permute primitives to facilitate efficient manipulation of floating-point data elements in 256-bit SIMD registers
- Branch handling. AVX provides several primitives to enable handling of branches in SIMD programming:
- new variable blend instructions supports four-operand syntax with nondestructive source syntax. This is more flexible than the equivalent SSE4 instruction syntax which uses the XMM0 register as the implied mask for blend selection.
- Packed TEST instructions for floating-point data.

### <span id="page-19-0"></span>1.4.3 Arithmetic Primitives for 128-bit Vector and Scalar processing

Intel AVX provides 131 128-bit numeric processing instructions that employ VEXprefix encoding. These VEX-encoded instructions generally provide the same functionality over instructions operating on XMM register that are encoded using SIMD prefixes. The 128-bit numeric processing instructions in AVX cover floating-point and integer data processing; across 128-bit vector and scalar processing.

The enhancement in AVX on 128-bit floating-point compare operation provides 32 conditional predicates to improve programming flexibility in evaluating conditional expressions. This contrasts with floating-point SIMD compare instructions in SSE and SSE2 supporting only 8 conditional predicates.

FMA provides 60 128-bit floating-point instructions to process 128-bit vector and scalar data. The arithmetic operations cover fused multiply-add, fused multiplysubtract, signed-reversed multiply on fused multiply-add and multiply-subtract.

#### <span id="page-19-1"></span>1.4.4 Non-Arithmetic Primitives for 128-bit Vector and Scalar **Processing**

Intel AVX provides 126 data processing instructions that employ VEX-prefix encoding. These VEX-encoded instructions generally provide the same functionality over instructions operating on XMM register that are encoded using SIMD prefixes. The 128-bit data processing instructions in AVX cover floating-point and integer data movement primitives.

Additional enhancements in AVX on 128-bit data processing primitives include 16 new instructions with the following capabilities:

- Non-unit-strided fetching of SIMD data. AVX provides several flexible SIMD floating-point data fetching primitives:
	- broadcast of single data element into a 128-bit destination,
	- masked move primitives to load or store SIMD data elements conditionally,
- Intra-register manipulation of SIMD data elements. AVX provides several flexible SIMD floating-point data manipulation primitives:
	- permute primitives to facilitate efficient manipulation of floating-point data elements in 128-bit SIMD registers
- Branch handling. AVX provides several primitives to enable handling of branches in SIMD programming:
- new variable blend instructions supports four-operand syntax with nondestructive source syntax. Branching conditions dependent on floating-point data or integer data can benefit from Intel AVX. This is more flexible than non-VEX encoded instruction syntax that uses the XMM0 register as implied mask for blend selection. While variable blend with implied XMM0 syntax is supported in SSE4 using SIMD prefix encoding, VEX-encoded 128-bit variable blend instructions only support the more flexible four-operand syntax.
- Packed TEST instructions for floating-point data.

## <span id="page-20-0"></span>1.5 GENERAL ENCRYPTION AND CRYPTOGRAPHIC **PROCESSING**

Intel 64 processors using 32nm processing technology introduces several primitives targeted to accelerate general-purpose block encryption and cryptographic functions using the Advanced Encryption Standard (AES) of block cipher encryption and decryption on 128-bit blocks.

General-purpose block encryption primitives are provided by PCLMULQDQ instruction, which can perform carry-less multiplication for two binary numbers up to 64-bit wide.

AES encryption involves processing 128-bit input data (plaintext) through a finite number of iterative operation, referred to as "AES round", into a 128-bit encrypted block (ciphertext). Decryption follows the reverse direction of iterative operation using the "equivalent inverse cipher" instead of the "inverse cipher".

The cryptographic processing at each round involves two input data, one is the "state", the other is the "round key". Each round uses a different "round key". The round keys are derived from the cipher key using a "key schedule" algorithm. The "key schedule" algorithm is independent of the data processing of encryption/decryption, and can be carried out independently from the encryption/decryption phase.

The AES standard supports cipher key of sizes 128, 192, and 256 bits. The respective cipher key sizes correspond to 10, 12, and 14 rounds of iteration.

The AES extensions provide two primitives to accelerate AES rounds on encryption, two primitives for AES rounds on decryption using the equivalent inverse cipher, and two instructions to support the AES key expansion procedure.

This page was intentionally left blank.

## CHAPTER 2 APPLICATION PROGRAMMING MODEL

<span id="page-22-0"></span>The application programming model for Intel AVX, FMA, AES and encryption primitives extend from that of Streaming SIMD Extensions (SSE) and is summarized as follows:

- The AES extensions and carry-less multiplication instruction (PCLMULQDQ) follow the same programming model as SSE, SSE2, SSE3, SSSE3, and SSE4 (see *IA-32 Intel Architecture Software Developer's Manual, Volume 1*). The detection of AES and PCLMULQDQ is described in [Section 2.1.](#page-22-1)
- The AVX and FMA extensions follow a programming model analogous to that of SSE with minor differences. This is described in [Section 2.1](#page-22-1) through [Section 2.8.](#page-46-1) Note however that the OS support and detection process has changed considerably.
- The numeric exception behavior of FMA is similar to previous generations of SIMD floating-point instructions. The specific details are described in [Section 2.3.](#page-26-0)

CPUID instruction details for detecting AVX, FMA, AES, PCLMULQDQ are described in [Section 2.9](#page-49-0).

## <span id="page-22-1"></span>2.1 DETECTION OF PCLMULQDQ AND AES INSTRUCTIONS

Before an application attempts to use the following AES instructions: AESDEC/AESDECLAST/AESENC/AESENCLAST/AESIMC/AESKEYGENASSIST, it must check that the processor supports the AES extensions. AES extensions is supported if CPUID.01H:  $ECX.AES[bit 25] = 1.$ 

Prior to using PCLMULQDQ instruction, application must check if  $CPUID.01H: ECX. PCLMULQDQIbit 11 = 1.$ 

Operating systems that support handling SSE state will also support applications that use AES extensions and PCLMULQDQ instruction. This is the same requirement for SSE2, SSE3, SSSE3, and SSE4.

## <span id="page-22-2"></span>2.2 DETECTION OF AVX AND FMA INSTRUCTIONS

AVX and FMA operate on the 256-bit YMM register state. System software requirements to support YMM state is described in [Chapter 3.](#page-84-2)

Application detection of new instruction extensions operating on the YMM state follows the general procedural flow in [Figure 2-1.](#page-23-0)



Figure 2-1. General Procedural Flow of Application Detection of AVX

<span id="page-23-0"></span>Prior to using AVX, the application must identify that the operating system supports the XGETBV instruction, the YMM register state, in addition to processor's support for YMM state management using XSAVE/XRSTOR and AVX instructions. The following simplified sequence accomplishes both and is strongly recommended.

1) Detect CPUID.1: ECX.OSXSAVE [bit 27] = 1 (XGETBV enabled for application use<sup>1</sup>)

2) Issue XGETBV and verify that XFEATURE\_ENABLED\_MASK[2:1] = '11b' (XMM state and YMM state are enabled by OS).

3) detect CPUID.1:ECX.AVX[bit 28] = 1 (AVX instructions supported).

(Step 3 can be done in any order relative to 1 and 2)

The following pseudocode illustrates this recommended application AVX detection process:

--

INT supports\_AVX()

{ ; result in eax

mov eax, 1

cpuid

<sup>1.</sup> If CPUID.01H:ECX.OSXSAVE reports 1, it also indirectly implies the processor supports XSAVE, XRSTOR, XGETBV, processor extended state bit vector XFEATURE\_ENALBED\_MASK register. Thus an application may streamline the checking of CPUID feature flags for XSAVE and OSXSAVE. XSETBV is a privileged instruction.

```
and ecx, 018000000H
cmp ecx, 018000000H; check both OSXSAVE and AVX feature flags
 jne not_supported
; processor supports AVX instructions and XGETBV is enabled by OS
mov ecx, 0; specify 0 for XFEATURE_ENABLED_MASK register
XGETBV; result in EDX:EAX
and eax, 06H
cmp eax, 06H; check OS has enabled both XMM and YMM state support
jne not_supported
mov eax, 1
jmp done
NOT_SUPPORTED:
mov eax, 0
done:
```
 $-$ 

Note: It is unwise for an application to rely exclusively on CPUID.1:ECX.AVX[bit 28] or at all on CPUID.1:ECX.XSAVE[bit 26]: These indicate hardware support but not operating system support. If YMM state management is not enabled by an operating systems, AVX instructions will #UD regardless of CPUID.1:ECX.AVX[bit 28]. "CPUID.1: ECX.XSAVE[bit 26] = 1" does not quarantee the OS actually uses the XSAVE process for state management.

These steps above also apply to enhanced 128-bit SIMD floating-pointing instructions in AVX (using VEX prefix-encoding) that operate on the YMM states. Application detection of VEX-encoded AES is described in [Section 2.2.2](#page-25-0).

### <span id="page-24-0"></span>2.2.1 Detection of FMA

Hardware support for FMA is indicated by CPUID.1: ECX.FMA[bit 12]=1.

Application Software must identify that hardware supports AVX as explained in [Section 2.2](#page-22-2), after that it must also detect support for FMA by CPUID.1:ECX.FMA[bit 12]. The recommended pseudocode sequence for detection of FMA is:

--

INT supports\_fma()

}

{ ; result in eax mov eax, 1

> cpuid and ecx, 018001000H

cmp ecx, 018001000H; check OSXSAVE, AVX, FMA feature flags jne not\_supported ; processor supports AVX,FMA instructions and XGETBV is enabled by OS mov ecx, 0; specify 0 for XFEATURE\_ENABLED\_MASK register XGETBV; result in EDX:EAX and eax, 06H cmp eax, 06H; check OS has enabled both XMM and YMM state support jne not\_supported mov eax, 1 jmp done NOT\_SUPPORTED: mov eax, 0 done:

---

Note that FMA comprises of 256-bit and 128-bit SIMD instructions operating on YMM states.

### <span id="page-25-0"></span>2.2.2 Detection of VEX-Encoded AES

VAESDEC/VAESDECLAST/VAESENC/VAESENCLAST/VAESIMC/VAESKEYGENASSIST instructions operate on YMM states. The detection sequence must combine checking for CPUID.1:ECX.AES[bit 25] = 1 and the sequence for detection application support for AVX.

This is shown in the pseudocode:

--

INT supports\_VAES()

{ ; result in eax

mov eax, 1

cpuid

and ecx, 01A000000H

cmp ecx, 01A000000H; check OSXSAVE, AVX and AES feature flags

jne not\_supported

; processor supports AVX and VEX.128-encoded AES instructions and XGETBV is enabled by OS

mov ecx, 0; specify 0 for XFEATURE\_ENABLED\_MASK register

XGETBV; result in EDX:EAX

}

```
and eax, 06H
cmp eax, 06H; check OS has enabled both XMM and YMM state support
jne not_supported
mov eax, 1
jmp done
NOT_SUPPORTED:
mov eax, 0
done:
      -------------------------------------------------------------------------------
```
## <span id="page-26-0"></span>2.3 FUSED-MULTIPLY-ADD (FMA) NUMERIC BEHAVIOR

FMA instructions can perform fused-multiply-add operations (including fusedmultiply-subtract, and other varieties) on packed and scalar data elements in the instruction operands. FMA instruction provide separate instructions to handle different types of arithmetic operations on the three source operands.

FMA instruction syntax is defined using three source operands and the first source operand is updated based on the result of the arithmetic operations of the data elements of 128-bit or 256-bit operands, i.e. The first source operand is also the destination operand.

The arithmetic FMA operation performed in an FMA instruction takes one of several forms,  $r = (x^*y) + z$ ,  $r = (x^*y) - z$ ,  $r = -(x^*y) + z$ , or  $r = -(x^*y) - z$ . Packed FMA instructions can perform eight single-precision FMA operations or four double-precision FMA operations with 256-bit vectors.

Scalar FMA instructions only perform one arithmetic operation on the low order data element. The content of the rest of the data elements in the lower 128-bits of the destination operand is preserved. the upper 128bits of the destination operand are filled with zero.

An arithmetic FMA operation of the form,  $r = (x*y) + z$ , takes two IEEE-754-2008 single (double) precision values and multiplies them to form an infinite precision intermediate value. This intermediate value is added to a third single (double) precision value (also at infinite precision) and rounded to produce a single (double) precision result.

[Table 2-2](#page-28-0) describes the numerical behavior of the FMA operation,  $r = (x * y) + z$ ,  $r=(x*y)-z$ ,  $r=-(x*y)+z$ ,  $r=-(x*y)-z$  for various input values. The input values can be 0, finite non-zero (F in [Table 2-2\)](#page-28-0), infinity of either sign (INF in [Table 2-2](#page-28-0)), positive infinity (+INF in [Table 2-2](#page-28-0)), negative infinity (-INF in [Table 2-2\)](#page-28-0), or NaN (including QNaN or SNaN). If any one of the input values is a NAN, the result of FMA operation,

}

#### APPLICATION PROGRAMMING MODEL

r, may be a quietized NAN. The result can be either  $Q(x)$ ,  $Q(y)$ , or  $Q(z)$ , see [Table 2-2](#page-28-0). If x is a NaN, then:

- $Q(x) = x$  if x is QNaN or
- $Q(x)$  = the quietized NaN obtained from x if x is SNaN

The notation for output value in [Table 2-2](#page-28-0) are:

- "+INF": positive infinity, "-INF": negative infinity. When the result depends on a conditional expression, both values are listed in the result column and the condition is described in the comment column.
- QNaNIndefinite represents the QNaN which has the sign bit equal to 1, the second most significand field equal to 1, and the remaining significand field bits equal to 0.
- The summation or subtraction of 0s or identical values in FMA operation can lead to the following situations shown in [Table 2-1](#page-27-0)

<span id="page-27-0"></span>

#### Table 2-1. Rounding behavior of Zero Result in FMA Operation

#### APPLICATION PROGRAMMING MODEL

<span id="page-28-0"></span>

#### Table 2-2. FMA Numeric Behavior



If unmasked floating-point exceptions are signaled (invalid operation, denormal operand, overflow, underflow, or inexact result) the result register is left unchanged and a floating-point exception handler is invoked.

### <span id="page-30-0"></span>2.3.1 FMA Instruction Operand Order and Arithmetic Behavior

FMA instruction mnemonics are defined explicitly with an ordered three digits, e.g. VMADD132PD. The value of each digit refer to the ordering of the three source operand as defined by instruction encoding specification (see [Table 4-36](#page-101-1)):

- 1: The first source operand (also the destination operand) in the syntactical order listed in this specification.
- 2: The second source operand in the syntactical order. This is a YMM/XMM register, encoded using VEX prefix.
- 3: The third source operand in the syntactical order. The first and third operand are encoded following ModR/M encoding rules.

The ordering of each digit within the mnemonic refers to the floating-point data listed on the right-hand side of the arithmetic equation of each FMA operation (see [Table 2-2](#page-28-0)):

- The first position in the three digit ordering of a FMA mnemonic refers to the first FP data expressed in the arithmetic equation of FMA operation, the multiplicand.
- The second position in the three digit FMA mnemonic refers to the second FP data expressed in the arithmetic equation of FMA operation, the multiplier.
- The third position in the three digit FMA mnemonic refers to the FP data being added/subtracted to the multiplication result.

Note non-numerical result of an FMA operation do not resemble the mathematicallydefined commutative property between the multiplicand and the multiplier values (see [Table 2-2\)](#page-28-0). Consequently, software tools (such as an assembler) may support a complementary set of FMA mnemonics for each FMA instruction for ease of programming to take advantage of the mathematical property of commutative multiplications. For example, an assembler may optionally support the complementary mnemonic "VMADD312PD" in addition to the true mnemonic "VMADD132PD". The assembler will generate the same instruction opcode sequence corresponding to VMADD132PD. The processor executes VMADD132PD and report any NAN conditions based on the definition of VMADD132PD. Similarly, if the complementary mnemonic VMADD123PD is supported by an assembler at source level, it must generate the opcode sequence corresponding to VMADD213PD; the complementary mnemonic VMADD321PD must produce the opcode sequence defined by VMADD231PD. In the absence of FMA operations reporting a NAN result, the numerical results of using either mnemonic with an assembler supporting both mnemonics will match the behavior defined in [Table 2-2](#page-28-0). Support for the complementary FMA mnemonics by software tools is optional.

## <span id="page-30-1"></span>2.4 ACCESSING YMM REGISTERS

The lower 128 bits of a YMM register is aliased to the corresponding XMM register. Legacy SSE instructions (i.e. SIMD instructions operating on XMM state but not using the VEX prefix, also referred to non-VEX encoded SIMD instructions) will not access

APPLICATION PROGRAMMING MODEL

the upper bits (255:128) of the YMM registers. AVX and FMA instructions with a VEX prefix and vector length of 128-bits zeroes the upper 128 bits of the YMM register. See [Chapter 2, "Programming Considerations with 128-bit SIMD Instructions"](#page-46-1) for more details.

Upper bits of YMM registers (255:128) can be read and written by many instructions with a VEX.256 prefix.

XSAVE and XRSTOR may be used to save and restore the upper bits of the YMM registers.

## <span id="page-31-1"></span><span id="page-31-0"></span>2.5 MEMORY ALIGNMENT

Memory alignment requirements on VEX-encoded instruction differs from non-VEXencoded instructions. Memory alignment applies to non-VEX-encoded SIMD instructions in three categories:

- Explicitly-aligned SIMD load and store instructions accessing 16 bytes of memory (e.g. MOVAPD, MOVAPS, MOVDQA, etc.). These instructions always require memory address to be aligned on 16-byte boundary.
- Explicitly-unaligned SIMD load and store instructions accessing 16 bytes or less of data from memory (e.g. MOVUPD, MOVUPS, MOVDQU, MOVQ, MOVD, etc.). These instructions do not require memory address to be aligned on 16-byte boundary.
- The vast majority of arithmetic and data processing instructions in legacy SSE instructions (non-VEX-encoded SIMD instructions) support memory access semantics. When these instructions access 16 bytes of data from memory, the memory address must be aligned on 16-byte boundary.

Most arithmetic and data processing instructions encoded using the VEX prefix and performing memory accesses have more flexible memory alignment requirements than instructions that are encoded without the VEX prefix. Specifically,

• With the exception of explicitly aligned 16 or 32 byte SIMD load/store instructions, most VEX-encoded, arithmetic and data processing instructions operate in a flexible environment regarding memory address alignment, i.e. VEX-encoded instruction with 32-byte or 16-byte load semantics will support unaligned load operation by default. Memory arguments for most instructions with VEX prefix operate normally without causing #GP(0) on any byte-granularity alignment (unlike Legacy SSE instructions). The instructions that require explicit memory alignment requirements are listed in [Table 2-4](#page-32-1).

Software may see performance penalties when unaligned accesses cross cacheline boundaries, so reasonable attempts to align commonly used data sets should continue to be pursued.

Atomic memory operation in Intel 64 and IA-32 architecture is guaranteed only for a subset of memory operand sizes and alignment scenarios. The list of guaranteed atomic operations are described in Section 7.1.1 of *IA-32 Intel® Architecture Software Developer's Manual, Volumes 3A.* AVX and FMA instructions do not introduce any new guaranteed atomic memory operations.

AVX and FMA will generate an #AC(0) fault on misaligned 4 or 8-byte memory references in Ring-3 when CR0.AM=1. 16 and 32-byte memory references will not generate #AC(0) fault. See [Table 2-3](#page-32-0) for details.

Certain AVX instructions always require 16- or 32-byte alignment (see the complete list of such instructions in [Table 2-4\)](#page-32-1). These instructions will  $\#GP(0)$  if not aligned to 16-byte boundaries (for 16-byte granularity loads and stores) or 32-byte boundaries (for 32-byte loads and stores).



#### <span id="page-32-0"></span>Table 2-3. Alignment Faulting Conditions when Memory Access is Not Aligned

#### Table 2-4. instructions Requiring Explicitly Aligned Memory

<span id="page-32-1"></span>



#### Table 2-4. instructions Requiring Explicitly Aligned Memory

#### Table 2-5. Instructions Not Requiring Explicit Memory Alignment

<span id="page-33-1"></span>

## <span id="page-33-0"></span>2.6 SIMD FLOATING-POINT EXCEPTIONS

AVX and FMA instructions can generate SIMD floating-point exceptions (#XM) and respond to exception masks in the same way as Legacy SSE instructions. When CR4.OSXMMEXCPT=0 any unmasked FP exceptions generate an Undefined Opcode exception (#UD).

AVX FP exceptions are created in a similar fashion (differing only in number of elements) to Legacy SSE and SSE2 instructions capable of generating SIMD floatingpoint exceptions.

AVX introduces no new arithmetic operations (AVX floating-point are analogues of existing Legacy SSE instructions). FMA introduces new arithmetic operations, detailed FMA numeric behavior are described in [Section 2.3](#page-26-0).

## <span id="page-34-0"></span>2.7 INSTRUCTION EXCEPTION SPECIFICATION

To use this reference of instruction exceptions, look at each instruction for a description of the particular exception type of interest. For example, ADDPS contains the entry:

*"See Exceptions Type 2"*

In this entry, *"Type2"* can be looked up in [Table 2-6](#page-34-1).

The instruction's corresponding CPUID feature flag can be identified in the fourth column of the Instruction summary table.

Note: #UD on CPUID feature flags=0 is not guaranteed in a virtualized environment if the hardware supports the feature flag.

<span id="page-34-1"></span>

#### Table 2-6. Exception class description

See [Table 2-7](#page-35-0) for lists of instructions in each exception class.

<span id="page-35-0"></span>

#### Table 2-7. Instructions in each Exception Class


#### APPLICATION PROGRAMMING MODEL

- (\*) Additional exception restrictions are present see the Instruction description for details
- (\*\*) Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1s, i.e. no alignment checks are performed.

[Table 2-7](#page-35-0) classifies exception behaviors for AVX instructions. Within each class of exception conditions that are listed in [Table 2-9](#page-39-0) through [Table 2-15](#page-45-0), certain subsets of AVX instructions may be subject to #UD exception depending on the encoded value of the VEX.L field. [Table 2-8](#page-38-0) provides supplemental information of AVX instructions that may be subject to #UD exception if encoded with incorrect values in the VEX.L field.

<span id="page-38-0"></span>

## Table 2-8. #UD Exception and VEX.L Field Encoding

# 2.7.1 Exceptions Type 1 (Aligned memory reference)

<span id="page-39-0"></span>

### Table 2-9. Type 1 Class Exception Conditions

# 2.7.2 Exceptions Type 2 (>=16 Byte Memory Reference, Unaligned)



## Table 2-10. Type 2 Class Exception Conditions

# 2.7.3 Exceptions Type 3 (<16 Byte memory argument)





# 2.7.4 Exceptions Type 4 (>=16 Byte mem arg no alignment, no floating-point exceptions)



### Table 2-12. Type 4 Class Exception Conditions

# 2.7.5 Exceptions Type 5 (<16 Byte mem arg and no FP exceptions)

rable 2-15. Type 5 class exception conditions					
<b>Exception</b>	Real	Virtual 80x86	Protected and Compatibility	64-bit	<b>Cause of Exception</b>
Invalid Opcode, #UD	X	X			VEX prefix
			X	X	VEX prefix: If XFEATURE_ENABLED_MASK[2:1] != '11b'. If CR4.0SXSAVE[bit 18]=0.
	X	X	X	X	Legacy SSE instruction: If CRO.EM[bit $2$ ] = 1. If $CR4.0$ SFXSR[bit 9] = 0.
	X	X	X	X	If preceded by a LOCK prefix (FOH)
			X	X	If any REX, F2, F3, or 66 prefixes precede a VEX prefix
	X	X	X	X	If any corresponding CPUID feature flag is '0'
Device Not Available, #NM	X	X	X	X	If $CRO.TS[bit 3]=1$
Stack, SS(0)			X		For an illegal address in the SS segment
				$\overline{X}$	If a memory address referencing the SS seg- ment is in a non-canonical form
General Protection. #GP(0)			X		For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
				X	If the memory address is in a non-canonical form.
	X	X			If any part of the operand lies outside the effective address space from 0 to FFFFH
Page Fault #PF(fault-code)		X	X	X	For a page fault
Alignment Check #AC(0)		X	X	X	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Table 2-13. Type 5 Class Exception Conditions

## 2.7.6 Exceptions Type 6 (VEX-Encoded Instructions Without Legacy SSE Analogues)

Note: At present, the AVX instructions in this category do not generate floating-point exceptions.



## Table 2-14. Type 6 Class Exception Conditions

# 2.7.7 Exceptions Type 7 (No FP exceptions, no memory arg)

<span id="page-45-0"></span>

### Table 2-15. Type 7 Class Exception Conditions

# 2.7.8 Exceptions Type 8 (AVX and no memory argument)



### Table 2-16. Type 8 Class Exception Conditions

# 2.7.9 Exception Type 9 (AVX)



#### Table 2-17. Type 9 Class Exception Conditions

# 2.8 PROGRAMMING CONSIDERATIONS WITH 128-BIT SIMD **INSTRUCTIONS**

VEX-encoded SIMD instructions generally operate on the 256-bit YMM register state. In contrast, non-VEX encoded instructions (e.g from SSE to AES) operating on XMM registers only access the lower 128-bit of YMM registers. Processors supporting both 256-bit VEX-encoded instruction and legacy 128-bit SIMD instructions has internal state to manage the upper and lower halves of the YMM states. Functionally, VEXencoded SIMD instructions can be intermixed with legacy SSE instructions (non-VEX- encoded SIMD instructions operating on XMM registers). However, there is a performance impact with intermixing VEX-encoded SIMD instructions (AVX, FMA) and Legacy SSE instructions that only operate on the XMM register state.

The general programming considerations to realize optimal performance are the following:

• Minimize transition delays and partial register stalls with YMM registers accesses: Intermixed 256-bit, 128-bit or scalar SIMD instructions that are encoded with VEX prefixes have no transition delay due to internal state management.

Sequences of legacy SSE instructions (including SSE2, and subsequent generations non-VEX-encoded SIMD extensions) that are not intermixed with VEX-encoded SIMD instructions are not subject to transition delays.

• When an application must employ AVX and/or FMA, along with legacy SSE code, it should minimize the number of transitions between VEX-encoded instructions and legacy, non-VEX-encoded SSE code. [Section 2.8.1](#page-47-0) provides recommendation for software to minimize the impact of transitions between VEX-encoded code and legacy SSE code.

### <span id="page-47-0"></span>2.8.1 Clearing Upper YMM State Between AVX and Legacy SSE **Instructions**

There is no transition penalty if an application clears the upper bits of all YMM registers (set to '0') via VZEROUPPER, VZEROALL, before transitioning between AVX instructions and legacy SSE instructions. Note: clearing the upper state via sequences of XORPS or loading '0' values individually may be useful for breaking dependency, but will not avoid state transition penalties.

Example 1: an application using 256-bit AVX instructions makes calls to a library written using Legacy SSE instructions. This would encounter a delay upon executing the first Legacy SSE instruction in that library and then (after exiting the library) upon executing the first AVX instruction. To eliminate both of these delays, the user should execute the instruction VZEROUPPER prior to entering the legacy library and (after exiting the library) before executing in a 256-bit AVX code path.

Example 2: a library using 256-bit AVX instructions is intended to support other applications that uses legacy SSE instructions. Such a library function should execute VZEROUPPER prior to executing other VEX-encoded instructions. The library function should issue VZEROUPPER at the end of the function before it returns to the calling application. This will prevent the calling application to experience delay when it starts to execute legacy SSE code.

## 2.8.2 Using AVX 128-bit Instructions Instead of Legacy SSE instructions

Applications using AVX and FMA should migrate legacy 128-bit SIMD instructions to their 128-bit AVX equivalents. AVX supplies the full complement of 128-bit SIMD instructions except for AES and PCLMULQDQ.

# 2.8.3 Unaligned Memory Access and Buffer Size Management

The majority of AVX instructions support loading 16/32 bytes from memory without alignment restrictions (A number non-VEX-encoded SIMD instructions also don't require 16-byte address alignment, e.g. MOVDQU, MOVUPS, MOVUPD, LDDQU, PCMPESTRI/PCMPESTRM/PCMPISTRI/PCMPISTRM). A buffer size management issue related to unaligned SIMD memory access is discussed here.

The size requirements for memory buffer allocation should consider unaligned SIMD memory semantics and application usage. Frequently a caller function may pass an address pointer in conjunction with a length parameter. From the caller perspective, the length parameter usually corresponds to the limit of the allocated memory buffer range, or it may corresponds to certain application-specific configuration parameter that have indirect relationship with valid buffer size.

For certain types of application usage, it may be desirable to make distinctions between valid buffer range limit versus other application specific parameters related memory access patterns, examples of the latter may be stride distance, frame dimensions, etc. There may be situations that a callee wishes to load 16-bytes of data with parts of the 16-bytes lying outside the valid memory buffer region to take advantage of the efficiency of SIMD load bandwidth and discard invalid data elements outside the buffer boundary. An example of this may be in video processing of frames having dimensions that are not modular 16 bytes.

To support the added margin of safety in situations of buffer size allocation and iterative pointer advancement occurring across modules of different software visibility. The standard programming practice of caller function allocation of buffer size based on non-SIMD processing requirement should consider an added padding size to support newer SIMD extensions offering more lax alignment restrictions. The extra padding space can prevent the rare occurrence of access rights violation described below:

- A present page in the linear address space being used by ring 3 code is followed by a page owned by ring 0 code,
- A caller routine allocates a memory buffer without adding extra pad space and passes the buffer address to a callee routine,
- A callee routine implements an iterative processing algorithm by advancing an address pointer relative to the buffer address using SIMD instructions with unaligned 16/32 load semantics
- The callee routine may choose to load 16/32 bytes near buffer boundary with the intent to discard invalid data outside the data buffer allocated by the caller.

• If the valid data buffer extends to the end of the present page, unaligned 16/32 byte loads near the end of a present page may spill over to the subsequent ring-0 page and causing a  $#GP$ .

As a general rule, the minimal padding size should be the width the SIMD register that might be used in conjunction with unaligned SIMD memory access.

# 2.9 CPUID INSTRUCTION



# CPUID—CPU Identification

#### **Description**

The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.

CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers.<sup>1</sup> The instruction's output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:

MOV EAX, 00H CPUID

[Table 2-18](#page-51-0) shows information returned, depending on the initial value loaded into the EAX register. [Table 2-19](#page-60-0) shows the maximum CPUID input value recognized for each family of IA-32 processors on which CPUID is implemented.

Two types of information are returned: basic and extended function information. If a value is entered for CPUID.EAX is invalid for a particular processor, the data for the highest basic information leaf is returned. For example, using the Intel Core 2 Duo E6850 processor, the following is true:

CPUID.EAX = 05H (\* Returns MONITOR/MWAIT leaf. \*) CPUID.EAX = 0AH (\* Returns Architectural Performance Monitoring leaf. \*) CPUID.EAX = 0BH (\* INVALID: Returns the same information as CPUID.EAX = 0AH. \*) CPUID.EAX = 80000008H (\* Returns virtual/physical address size data. \*) CPUID.EAX = 8000000AH (\* INVALID: Returns same information as CPUID.EAX = 0AH. \*)

When CPUID returns the highest basic leaf information as a result of an invalid input EAX value, any dependence on input ECX value in the basic leaf is honored.

CPUID can be executed at any privilege level to serialize instruction execution. Serializing instruction execution guarantees that any modifications to flags, registers,

<sup>1.</sup> On Intel 64 processors, CPUID clears the high 32 bits of the RAX/RBX/RCX/RDX registers in all modes.

#### APPLICATION PROGRAMMING MODEL

and memory for previous instructions are completed before the next instruction is fetched and executed.

#### **See also:**

"Serializing Instructions" in Chapter 7, "Multiple-Processor Management," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*

*AP-485, Intel Processor Identification and the CPUID Instruction* (Order Number 241618)

<span id="page-51-0"></span>



















#### INPUT EAX = 0: Returns CPUID's Highest Value for Basic Processor Information and the Vendor Identification String

When CPUID executes with EAX set to 0, the processor returns the highest value the CPUID recognizes for returning basic processor information. The value is returned in the EAX register (see [Table 2-19\)](#page-60-0) and is processor specific.

A vendor identification string is also returned in EBX, EDX, and ECX. For Intel processors, the string is "GenuineIntel" and is expressed:

EBX  $\leftarrow$  756e6547h (\* "Genu", with G in the low 4 bits of BL \*) EDX  $\leftarrow$  49656e69h (\* "inel", with i in the low 4 bits of DL \*)

 $ECX \leftarrow 6c65746$ eh (\* "ntel", with n in the low 4 bits of CL \*)

#### INPUT EAX = 80000000H: Returns CPUID's Highest Value for Extended Processor Information

When CPUID executes with EAX set to 0, the processor returns the highest value the processor recognizes for returning extended processor information. The value is returned in the EAX register (see [Table 2-19\)](#page-60-0) and is processor specific.

<span id="page-60-0"></span>

#### Table 2-19. Highest CPUID Source Operand for Intel 64 and IA-32 Processors

#### IA32\_BIOS\_SIGN\_ID Returns Microcode Update Signature

For processors that support the microcode update facility, the IA32\_BIOS\_SIGN\_ID MSR is loaded with the update signature whenever CPUID executes. The signature is returned in the upper DWORD. For details, see Chapter 9 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*.

#### INPUT EAX = 1: Returns Model, Family, Stepping Information

When CPUID executes with EAX set to 1, version information is returned in EAX (see [Figure 2-2](#page-61-0)). For example: model, family, and processor type for the Intel Xeon processor 5100 series is as follows:

- Model 1111B
- Family 0101B
- Processor Type 00B

See [Table 2-20](#page-61-1) for available processor type values. Stepping IDs are provided as needed.



Figure 2-2. Version Information Returned by CPUID in EAX

#### Table 2-20. Processor Type Field

<span id="page-61-1"></span><span id="page-61-0"></span>

#### **NOTE**

See *AP-485, Intel Processor Identification and the CPUID Instruction* (Order Number 241618) and Chapter 14 in the *Intel® 64 and IA-32* 

*Architectures Software Developer's Manual, Volume 1*, for information on identifying earlier IA-32 processors.

The Extended Family ID needs to be examined only when the Family ID is 0FH. Integrate the fields into a display using the following rule:

```
IF Family ID \neq OFHTHEN Displayed Family = Family ID;
     ELSE Displayed Family = Extended Family ID + Family ID;
     (* Right justify and zero-extend 4-bit field. *)
F<sub>1</sub>;
(* Show Display_Family as HEX field. *)
```
The Extended Model ID needs to be examined only when the Family ID is 06H or 0FH. Integrate the field into a display using the following rule:

```
IF (Family_ID = 06H or Family_ID = 0FH)
    THEN Displayed Model = (Extended Model ID << 4) + Model ID;
    (* Right justify and zero-extend 4-bit field; display Model_ID as HEX field.*)
    ELSE Displayed_Model = Model_ID;
FI;
```
(\* Show Display\_Model as HEX field. \*)

#### INPUT EAX = 1: Returns Additional Information in EBX

When CPUID executes with EAX set to 1, additional information is returned to the EBX register:

- Brand index (low byte of EBX) this number provides an entry into a brand string table that contains brand strings for IA-32 processors. More information about this field is provided later in this section.
- CLFLUSH instruction cache line size (second byte of EBX) this number indicates the size of the cache line flushed with CLFLUSH instruction in 8-byte increments. This field was introduced in the Pentium 4 processor.
- Local APIC ID (high byte of EBX) this number is the 8-bit ID that is assigned to the local APIC on the processor during power up. This field was introduced in the Pentium 4 processor.

#### INPUT EAX = 1: Returns Feature Information in ECX and EDX

When CPUID executes with EAX set to 1, feature information is returned in ECX and EDX.

- Figure 2-3 and [Table 2-21](#page-63-0) show encodings for ECX.
- [Figure 2-4](#page-66-0) and [Table 2-22](#page-67-0) show encodings for EDX.

For all feature flags, a 1 indicates that the feature is supported. Use Intel to properly interpret feature flags.

#### **NOTE**

Software must confirm that a processor feature is present using feature flags returned by CPUID prior to using the feature. Software should not depend on future offerings retaining all features.



### Figure 2-3. Feature Information Returned in the ECX Register

<span id="page-63-0"></span>

#### Table 2-21. Feature Information Returned in the ECX Register



### Table 2-21. Feature Information Returned in the ECX Register (Continued)



### Table 2-21. Feature Information Returned in the ECX Register (Continued)



<span id="page-66-0"></span>

<span id="page-67-0"></span>

# Table 2-22. More on Feature Information Returned in the EDX Register



### Table 2-22. More on Feature Information Returned in the EDX Register(Continued)



### Table 2-22. More on Feature Information Returned in the EDX Register(Continued)

### INPUT EAX = 2: Cache and TLB Information Returned in EAX, EBX, ECX, EDX

When CPUID executes with EAX set to 2, the processor returns information about the processor's internal caches and TLBs in the EAX, EBX, ECX, and EDX registers.

The encoding is as follows:

- The least-significant byte in register EAX (register AL) indicates the number of times the CPUID instruction must be executed with an input value of 2 to get a complete description of the processor's caches and TLBs. The first member of the family of Pentium 4 processors will return a 1.
- The most significant bit (bit 31) of each register indicates whether the register contains valid information (set to 0) or is reserved (set to 1).
- If a register contains valid information, the information is contained in 1 byte descriptors. [Table 2-23](#page-69-0) shows the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache or TLB types. The descriptors may appear in any order.

<span id="page-69-0"></span>

#### Table 2-23. Encoding of Cache and TLB Descriptors



## Table 2-23. Encoding of Cache and TLB Descriptors (Continued)



### Table 2-23. Encoding of Cache and TLB Descriptors (Continued)


### Table 2-23. Encoding of Cache and TLB Descriptors (Continued)

### Example 2-1. Example of Cache and TLB Interpretation

The first member of the family of Pentium 4 processors returns the following information about caches and TLBs when the CPUID executes with an input value of 2:

EAX 66 5B 50 01H EBX 0H ECX 0H EDX 00 7A 70 00H

Which means:

- The least-significant byte (byte 0) of register EAX is set to 01H. This indicates that CPUID needs to be executed once with an input value of 2 to retrieve complete information about caches and TLBs.
- The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register contains valid 1-byte descriptors.
- Bytes 1, 2, and 3 of register EAX indicate that the processor has:
	- 50H a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4- MByte pages.
	- 5BH a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages.
	- 66H an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size.
- The descriptors in registers EBX and ECX are valid, but contain NULL descriptors.
- Bytes 0, 1, 2, and 3 of register EDX indicate that the processor has:
	- 00H NULL descriptor.
	- 70H Trace cache: 12 K-μop, 8-way set associative.
	- 7AH a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size.
	- 00H NULL descriptor.

### INPUT EAX = 4: Returns Deterministic Cache Parameters for Each Level

When CPUID executes with EAX set to 4 and ECX contains an index value, the processor returns encoded data that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid index values start from 0.

Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the cache type field is 0. The architecturally defined fields reported by deterministic cache parameters are documented in [Table 2-18](#page-51-0).

The CPUID leaf 4 also reports data that can be used to derive the topology of processor cores in a physical package. This information is constant for all valid index values. Software can query the raw data reported by executing CPUID with EAX=4 and ECX=0 and use it as part of the topology enumeration algorithm described in Chapter 7, "Multiple-Processor Management," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*.

### INPUT EAX = 5: Returns MONITOR and MWAIT Features

When CPUID executes with EAX set to 5, the processor returns information about features available to MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power management. See [Table 2-18.](#page-51-0)

#### INPUT EAX = 6: Returns Thermal and Power Management Features

When CPUID executes with EAX set to 6, the processor returns information about thermal and power management features. See [Table 2-18.](#page-51-0)

#### INPUT EAX = 9: Returns Direct Cache Access Information

When CPUID executes with EAX set to 9, the processor returns information about Direct Cache Access capabilities. See [Table 2-18.](#page-51-0)

### INPUT EAX = 10: Returns Architectural Performance Monitoring Features

When CPUID executes with EAX set to 10, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see [Table 2-18\)](#page-51-0) is greater than Pn 0. See [Table 2-18.](#page-51-0)

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 18, "Debugging and Performance Monitoring," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*.

### INPUT EAX = 11: Returns Extended Topology Information

When CPUID executes with EAX set to 11, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf 0BH by verifying (a) the highest leaf index supported by CPUID is  $\geq$  0BH, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value.

#### INPUT EAX = 13: Returns Processor Extended States Enumeration Information

When CPUID executes with EAX set to 13 and  $ECX = 0$ , the processor returns information about the bit-vector representation of all processor state extensions that are supported in the processor and storage size requirements of the XSAVE/XRSTOR area. See [Table 2-18.](#page-51-0)

When CPUID executes with EAX set to 13 and ECX =  $n$  ( $n > 1$  and less than the number of non-zero bits in CPUID.(EAX=0DH, ECX= 0H).EAX and CPUID.(EAX=0DH, ECX= 0H).EDX), the processor returns information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. See [Table 2-18.](#page-51-0)

#### METHODS FOR RETURNING BRANDING INFORMATION

Use the following techniques to access branding information:

- 1. Processor brand string method; this method also returns the processor's maximum operating frequency
- 2. Processor brand index; this method uses a software supplied brand string table.

These two methods are discussed in the following sections. For methods that are available in early processors, see Section: "Identification of Earlier IA-32 Processors" in Chapter 14 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*.

### The Processor Brand String Method

[Figure 2-5](#page-75-0) describes the algorithm used for detection of the brand string. Processor brand identification software should execute this algorithm on all Intel 64 and IA-32 processors.

This method (introduced with Pentium 4 processors) returns an ASCII brand identification string and the maximum operating frequency of the processor to the EAX, EBX, ECX, and EDX registers.



<span id="page-75-0"></span>Figure 2-5. Determination of Support for the Processor Brand String

### How Brand Strings Work

To use the brand string method, execute CPUID with EAX input of 8000002H through 80000004H. For each input value, CPUID returns 16 ASCII characters using EAX, EBX, ECX, and EDX. The returned string will be NULL-terminated.

[Table 2-24](#page-75-1) shows the brand string that is returned by the first processor in the Pentium 4 processor family.

### Table 2-24. Processor Brand String Returned with Pentium 4 Processor

<span id="page-75-1"></span>



### Table 2-24. Processor Brand String Returned with Pentium 4 Processor (Continued)

### Extracting the Maximum Processor Frequency from Brand Strings

[Figure 2-6](#page-77-0) provides an algorithm which software can use to extract the maximum processor operating frequency from the processor brand string.

### **NOTE**

When a frequency is given in a brand string, it is the maximum qualified frequency of the processor, not the frequency at which the processor is currently running.



Figure 2-6. Algorithm for Extracting Maximum Processor Frequency

### <span id="page-77-0"></span>The Processor Brand Index Method

The brand index method (introduced with Pentium<sup>®</sup> III Xeon<sup>®</sup> processors) provides an entry point into a brand identification table that is maintained in memory by system software and is accessible from system- and user-level code. In this table, each brand index is associate with an ASCII brand identification string that identifies the official Intel family and model number of a processor.

When CPUID executes with EAX set to 1, the processor returns a brand index to the low byte in EBX. Software can then use this index to locate the brand identification string for the processor in the brand identification table. The first entry (brand index 0) in this table is reserved, allowing for backward compatibility with processors that do not support the brand identification feature. Starting with processor signature  $f$ amily ID = 0FH, model = 03H, brand index method is no longer supported. Use brand string method instead.

<span id="page-78-0"></span>[Table 2-25](#page-78-0) shows brand indices that have identification strings associated with them.



### Table 2-25. Mapping of Brand Indices; and Intel 64 and IA-32 Processor Brand Strings

NOTES:

1.Indicates versions of these processors that were introduced after the Pentium III

### IA-32 Architecture Compatibility

CPUID is not supported in early models of the Intel486 processor or in any IA-32 processor earlier than the Intel486 processor.

### **Operation**

IA32\_BIOS\_SIGN\_ID MSR ← Update with installed microcode revision number;

CASE (EAX) OF  $EAX = 0$ :  $EAX \leftarrow$  Highest basic function input value understood by CPUID;  $EBX \leftarrow$  Vendor identification string;  $EDX \leftarrow$  Vendor identification string;  $ECX \leftarrow$  Vendor identification string; BREAK;  $EAX = 1H$ :  $EAX[3:0] \leftarrow$  Stepping ID;  $EAX[7:4] \leftarrow$  Model;  $EAX[11:8] \leftarrow$  Family;  $EAX[13:12] \leftarrow$  Processor type;  $EAX[15:14] \leftarrow$  Reserved; EAX[19:16] ← Extended Model; EAX[27:20] ← Extended Family;  $EAX[31:28] \leftarrow$  Reserved;  $EBX[7:0] \leftarrow$  Brand Index; (\* Reserved if the value is zero. \*) EBX[15:8] ← CLFLUSH Line Size; EBX[16:23]  $\leftarrow$  Reserved; (\* Number of threads enabled = 2 if MT enable fuse set. \*) EBX[24:31]  $\leftarrow$  Initial APIC ID; ECX ← Feature flags; (\* See Figure 2-3. \*) EDX ← Feature flags; (\* See [Figure 2-4.](#page-66-0) \*) BREAK;  $EAX = 2H$ :  $EAX \leftarrow$  Cache and TLB information;  $EBX \leftarrow$  Cache and TLB information;  $ECX \leftarrow$  Cache and TLB information;  $EDX \leftarrow$  Cache and TLB information; BREAK;  $EAX = 3H$ : EAX ← Reserved;  $EBX \leftarrow$  Reserved; ECX ← ProcessorSerialNumber[31:0]; (\* Pentium III processors only, otherwise reserved. \*) EDX ← ProcessorSerialNumber[63:32]; (\* Pentium III processors only, otherwise reserved. \*

BREAK  $FAX = 4H<sup>+</sup>$ EAX ← Deterministic Cache Parameters Leaf; (\* See [Table 2-18.](#page-51-0) \*) EBX ← Deterministic Cache Parameters Leaf; ECX ← Deterministic Cache Parameters Leaf; EDX ← Deterministic Cache Parameters Leaf; BREAK;  $FAX = 5H$ : EAX ← MONITOR/MWAIT Leaf; (\* See [Table 2-18](#page-51-0). \*) EBX ← MONITOR/MWAIT Leaf; ECX ← MONITOR/MWAIT Leaf; EDX ← MONITOR/MWAIT Leaf; BREAK;  $FAX = 6H$ EAX ← Thermal and Power Management Leaf; (\* See [Table 2-18.](#page-51-0) \*) EBX ← Thermal and Power Management Leaf; ECX ← Thermal and Power Management Leaf; EDX ← Thermal and Power Management Leaf; BREAK;  $FAX = 7H$  or  $BH$  $EAX \leftarrow$  Reserved = 0:  $EBX \leftarrow$  Reserved = 0:  $ECX \leftarrow$  Reserved = 0:  $EDX \leftarrow$  Reserved = 0; BREAK;  $EAX = 9H$ : EAX ← Direct Cache Access Information Leaf; (\* See [Table 2-18](#page-51-0). \*) EBX ← Direct Cache Access Information Leaf; ECX ← Direct Cache Access Information Leaf; EDX ← Direct Cache Access Information Leaf; BREAK;  $FAX = AH$ EAX ← Architectural Performance Monitoring Leaf; (\* See [Table 2-18.](#page-51-0) \*) EBX ← Architectural Performance Monitoring Leaf; ECX ← Architectural Performance Monitoring Leaf; EDX ← Architectural Performance Monitoring Leaf; BREAK  $FAX = RH$ EAX ← Extended Topology Enumeration Leaf; (\* See [Table 2-18](#page-51-0). \*) EBX ← Extended Topology Enumeration Leaf; ECX ← Extended Topology Enumeration Leaf; EDX ← Extended Topology Enumeration Leaf; BREAK;

```
FAX = CHEAX \leftarrow Reserved = 0:
       EBX \leftarrow Reserved = 0:
       ECX \leftarrow Reserved = 0:
       EDX \leftarrow Reserved = 0:
   BREAK;
   EAX = DH:
       EAX ← Processor Extended State Enumeration Leaf; (* See Table 2-18. *)
        EBX ← Processor Extended State Enumeration Leaf; 
        ECX ← Processor Extended State Enumeration Leaf; 
       EDX ← Processor Extended State Enumeration Leaf; 
   BREAK;
BREAK;
   FAX = 80000000HEAX ← Highest extended function input value understood by CPUID;
       EBX ← Reserved; 
       ECX ← Reserved; 
       EDX ← Reserved; 
   BREAK;
   FAX = 80000001HEAX ← Reserved; 
       EBX ← Reserved; 
       ECX ← Extended Feature Bits (* See Table 2-18.*); 
       EDX ← Extended Feature Bits (* See Table 2-18. *); 
   BREAK;
   EAX = 80000002H:
       EAX ← Processor Brand String; 
       EBX ← Processor Brand String, continued;
       ECX ← Processor Brand String, continued; 
       EDX ← Processor Brand String, continued; 
   BREAK;
   FAX = 80000003HEAX ← Processor Brand String, continued; 
       EBX ← Processor Brand String, continued; 
       ECX ← Processor Brand String, continued; 
       EDX ← Processor Brand String, continued; 
   BREAK;
   FAX = 80000004HEAX ← Processor Brand String, continued; 
       EBX ← Processor Brand String, continued; 
       ECX ← Processor Brand String, continued; 
       EDX ← Processor Brand String, continued;
```

```
EAX = 80000005H:
        EAX \leftarrow Reserved = 0:
        EBX \leftarrow Reserved = 0:
        ECX \leftarrow Reserved = 0:
        EDX \leftarrow Reserved = 0:
   BREAK;
   EAX = 80000006H:
        EAX \leftarrow Reserved = 0:
        EBX \leftarrow Reserved = 0:
        ECX \leftarrow Cache information;
        EDX \leftarrow Reserved = 0;
   BREAK;
   EAX = 80000007H:
        EAX \leftarrow Reserved = 0:
        EBX \leftarrow Reserved = 0:
        ECX \leftarrow Reserved = 0:
        EDX \leftarrow Reserved = 0:
   BREAK;
   FAX = 80000008HFAX \leftarrow Reserved = 0;
        EBX \leftarrow Reserved = 0:
        ECX \leftarrow Reserved = 0:
        EDX \leftarrow Reserved = 0:
   BREAK;
   DEFAULT: (* EAX = Value outside of recognized range for CPUID. *)
        (* If the highest basic information leaf data depend on ECX input value, ECX is honored.*)
        EAX \leftarrow Reserved; (* Information returned for highest basic information leaf. *)
        EBX \leftarrow Reserved; (* Information returned for highest basic information leaf. *)
        ECX \leftarrow Reserved; (* Information returned for highest basic information leaf. *)
        EDX \leftarrow Reserved; (* Information returned for highest basic information leaf. *)
   BREAK;
ESAC;
```
### Flags Affected

None.

### Exceptions (All Operating Modes)

#UD If the LOCK prefix is used.

In earlier IA-32 processors that do not support the CPUID instruction, execution of the instruction results in an invalid opcode (#UD) exception being generated.

§

APPLICATION PROGRAMMING MODEL

# CHAPTER 3 SYSTEM PROGRAMMING MODEL

This chapter describes the operating system programming considerations for AVX. The AES extension and PCLMULQDQ instruction follow the same system software requirements for XMM state support and SIMD floating-point exception support as SSE2, SSE3, SSSE3, SSE4 (see Chapter 12 of *IA-32 Intel Architecture Software Developer's Manual, Volumes 3A*).

The AVX and FMA extensions operate on 256-bit YMM registers, and require operating system to supports processor extended state management using XSAVE/XRSTOR instructions. VAESDEC/VAESDECLAST/VAESENC/VAESEN-CLAST/VAESIMC/VAESKEYGENASSIST follow the same system programming requirements as AVX and FMA instructions operating on YMM states.

The basic requirements for an operating system using XSAVE/XRSTOR to manage processor extended states for current and future Intel Architecture processors can be found in Chapter 12 of *IA-32 Intel Architecture Software Developer's Manual, Volumes 3A*. This chapter covers additional requirements for OS to support YMM state.

## 3.1 YMM STATE, VEX PREFIX AND SUPPORTED OPERATING **MODES**

AVX and FMA instructions comprises of 256-bit and 128-bit instructions that operates on YMM states via VEX prefix encoding. SIMD instructions operating on XMM states (i.e. not accessing the upper 128 bits of YMM) generally do not use VEX prefix.

For processors that support YMM states, the YMM state exists in all operating modes. However, the available interfaces to access YMM states may vary in different modes. The processor's support for instruction extensions that employ VEX prefix encoding is independent of the processor's support for YMM state.

Instructions requiring VEX prefix encoding generally are supported in 64-bit, 32-bit modes, and 16-bit protected mode. They are not supported in Real mode, Virtual-8086 mode or entering into SMM mode.

Note that bits 255:128 of YMM register state are maintained across transitions into and out of these modes. Because, XSAVE/XRSTOR instruction can operate in all operating modes, it is possible that the processor's YMM register state can be modified by software in any operating mode by executing XRSTOR. The YMM registers can be updated by XRSTOR using the state information stored in the XSAVE/XRSTOR area residing in memory.

# 3.2 YMM STATE MANAGEMENT

Operating systems must use the XSAVE/XRSTOR instructions for YMM state management. The XSAVE/XRSTOR instructions also provide flexible and efficient interface to manage XMM/MXCSR states and x87 FPU states in conjunction with new processor extended states.

An OS must enable its YMM state management to support AVX and FMA extensions. Otherwise, an attempt to execute an instruction in AVX or FMA extensions (including an enhanced 128-bit SIMD instructions using VEX encoding) will cause a #UD exception.

## 3.2.1 Detection of YMM State Support

Detection of hardware support for new processor extended state is provided by the main leaf of CPUID leaf function ODH with index  $ECX = 0$ . Specifically, the return value in EDX:EAX of CPUID.(EAX=0DH, ECX=0) provides a 64-bit wide bit vector of hardware support of processor state components, beginning with bit 0 of EAX corresponding to x87 FPU state, CPUID.(EAX=0DH, ECX=0):EAX[1] corresponding to SSE state (XMM registers and MXCSR), CPUID.(EAX=0DH, ECX=0):EAX[2] corresponding to YMM states.

## 3.2.2 Enabling of YMM State

An OS can enable YMM state support with the following steps:

- Verify the processor supports XSAVE/XRSTOR/XSETBV/XGETBV instructions and the XFEATURE\_ENABLED\_MASK register by checking CPUID.1.ECX.XSAVE[bit  $261 = 1$ .
- Verify the processor supports YMM state (i.e. bit 2 of XFEATURE\_ENABLED\_MASK is valid) by checking CPUID.(EAX=0DH, ECX=0):EAX.YMM[2]. The OS should also verify CPUID.(EAX=0DH, ECX=0):EAX.SSE[bit 1]=1, because the lower 128-bits of an YMM register are aliased to an XMM register.

The OS must determine the buffer size requirement for the XSAVE area that will be used by XSAVE/XRSTOR (see CPUID instruction in [Section 2.9\)](#page-49-0).

- Set CR4.OSXSAVE[bit 18] = 1 to enable the use of XSETBV/XGETBV instructions to write/read the XFEATURE\_ENABLED\_MASK register.
- Supply an appropriate mask via EDX:EAX to execute XSETBV to enable the processor state components that the OS wishes to manage using XSAVE/XRSTOR instruction. To enable x87 FPU, SSE and YMM state management using XSAVE/XRSTOR, the enable mask is EDX=0H, EAX=7H (The individual bits of XFEATURE\_ENABLED\_MASK is listed in [Table 3-26](#page-86-0)).

To enable YMM state, the OS must use  $EDX: EAX[2:1] = 11B$  when executing XSETBV. An attempt to execute XSETBV with EDX: EAX[2:1] = 10B causes a #GP(0) exception.



#### <span id="page-86-0"></span>Table 3-26. XFEATURE\_ENABLED\_MASK and Processor State Components

## 3.2.3 Enabling of SIMD Floating-Exception Support

AVX and FMA instruction may generate SIMD floating-point exceptions. An OS must enable SIMD floating-point exception support by setting CR4.OSXMMEXCPT[bit  $10] = 1.$ 

<span id="page-86-1"></span>The effect of CR4 setting that affects AVX and FMA enabling is listed in [Table 3-27](#page-86-1)

### Table 3-27. CR4 bits for AVX New Instructions technology support



## 3.2.4 The Layout of XSAVE Area

The OS must determine the buffer size requirement by querying CPUID with EAX=0DH, ECX=0. If the OS wishes to enable all processor extended state components in the XFEATURE\_ENABLED\_MASK, it can allocate the buffer size according to CPUID.(EAX=0DH, ECX=0):ECX.

After the memory buff for XSAVE is allocated, the entire buffer must to cleared to zero prior to use by XSAVE.

For processors that support SSE and YMM states, the XSAVE area layout is listed in [Table 3-28](#page-87-0). The register fields of the first 512 byte of the XSAVE area are identical to those of the FXSAVE/FXRSTOR area.

<span id="page-87-0"></span>

### Table 3-28. Layout of XSAVE Area For Processor Supporting YMM State

The format of the header is as follows (see [Table 3-29](#page-87-1)):

### Table 3-29. XSAVE Header Format

<span id="page-87-1"></span>

The layout of the Ext\_Save\_Area[YMM] contains 16 of the upper 128-bits of the YMM registers, it is shown in [Table 3-30](#page-88-0).

Note in general that the layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save area (Ext\_Save\_Area\_X). The XSAVE/XRSTOR area is not compacted if some processor extended state features are not saved or are not supported by the processor and/or by system software.

<span id="page-88-0"></span>

### Table 3-30. XSAVE Save Area Layout for YMM State (Ext\_Save\_Area\_2)

## 3.2.5 XSAVE/XRSTOR Interaction with YMM State and MXCSR

The processor's action as a result of executing XRSTOR, on the MXCSR, XMM and YMM registers, are listed in [Table 3-31](#page-88-1) (Both bit 1 and bit 2 of the XFEATURE\_ENABLED\_MASK register are presumed to be 1). The XMM registers may be initialized by the processor (See XRSTOR operation in *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B*). When the MXCSR register is updated from memory, reserved bit checking is enforced. The saving/restoring of MXCSR is bound to both the SSE state and YMM state.



<span id="page-88-1"></span>

SYSTEM PROGRAMMING MODEL

The processor supplied init values for each processor state component used by XRSTOR is listed in [Table 3-32.](#page-89-0)

<span id="page-89-0"></span>

### Table 3-32. Processor Supplied Init Values XRSTOR May Use

NOTES:

1. MXCSR state is not updated by processor supplied values. MXCSR state can only be updated by XRSTOR from state information stored in XSAVE/XRSTOR area.

The action of XSAVE is listed in [Table 3-33](#page-89-1).

<span id="page-89-1"></span>

### Table 3-33. XSAVE Action on MXCSR, XMM, YMM Register

## 3.3 RESET BEHAVIOR

At processor reset

• YMM0-16 bits[255:0] are set to zero.

- XFEATURE\_ENABLED\_MASK[2:1] is set to zero, XFEATURE\_ENABLED\_MASK[0] is set to 1.
- CR4.OSXSAVE[bit 18] (and its mirror CPUID.1.ECX.OSXSAVE[bit 27]) is set to  $\Omega$

# 3.4 EMULATION

Setting the CR0.EMbit to 1 provides a technique to emulate Legacy SSE floatingpoint instruction sets in software. This technique is not supported with AVX instructions, nor FMA instructions.

If an operating system wishes to emulate AVX instructions, set

XFEATURE\_ENABLED\_MASK[2:1] to zero. This will cause AVX instructions to  $#UD$ . Emulation of FMA by operating system can be done similarly as with emulating AVX instructions.

# 3.5 WRITING AVX FLOATING-POINT EXCEPTION HANDLERS

AVX and FMA floating-point exceptions are handled in an entirely analogous way to Legacy SSE floating-point exceptions. To handle unmasked SIMD floating-point exceptions, the operating system or executive must provide an exception handler. The section titled "SSE and SSE2 SIMD Floating-Point Exceptions" in Chapter 11, "Programming with Streaming SIMD Extensions 2 (SSE2)," of the *IA-32 Intel® Architecture Software Developer's Manual, Volume 1,* describes the SIMD floating-point exception classes and gives suggestions for writing an exception handler to handle them.

To indicate that the operating system provides a handler for SIMD floating-point exceptions (#XM), the CR4.OSXMMEXCPT flag (bit 10) must be set.

This page was intentionally left blank.

§

# CHAPTER 4 INSTRUCTION FORMAT

AVX and FMA instructions are encoded using a more efficient format than previous instruction extensions in the Intel 64 and IA-32 architecture. The improved encoding format make use a new prefix referred to as "VEX". The VEX prefix may be two or three bytes long, depending on the instruction semantics. Despite the length of the VEX prefix, the instruction encoding format using VEX addresses two important issues: (a) there exists inefficiency in instruction encoding due to SIMD prefixes and some fields of the REX prefix, (b) Both SIMD prefixes and REX prefix increase in instruction byte-length. This chapter describes the instruction encoding format using VEX.

## 4.1 INSTRUCTION FORMATS

Legacy instruction set extensions in IA-32 architecture employs one or more "singlepurpose" byte as an "escape opcode", or required SIMD prefix (66H, F2H, F3H) to expand the processing capability of the instruction set. Intel 64 architecture uses the REX prefix to expand the encoding of register access in instruction operands. Both SIMD prefixes and REX prefix carry the side effect that they can cause the length of an instruction to increase significantly. Legacy Intel 64 and IA-32 instruction set are limited to supporting instruction syntax of only two operands that can be encoded to access registers (and only one can access a memory address).

Instruction encoding using VEX prefix provides several advantages:

- Instruction syntax support for three operands and up-to four operands when necessary. For example, the third source register used by VBLENDVPD is encoded using bits 7:4 of the immediate byte.
- Encoding support for vector length of 128 bits (using XMM registers) and 256 bits (using YMM registers)
- Encoding support for instruction syntax of non-destructive source operands.
- Elimination of escape opcode byte (0FH), SIMD prefix byte (66H, F2H, F3H) via a compact bit field representation within the VEX prefix.
- Elimination of the need to use REX prefix to encode the extended half of generalpurpose register sets (R8-R15) for direct register access, memory addressing, or accessing XMM8-XMM15 (including YMM8-YMM15).
- Flexible and more compact bit fields are provided in the VEX prefix to retain the full functionality provided by REX prefix. REX.W, REX.X, REX.B functionalities are provided in the three-byte VEX prefix only because only a subset of SIMD instructions need them.
- Extensibility for future instruction extensions without significant instruction length increase.

[Figure 4-7](#page-93-0) shows the Intel 64 instruction encoding format with VEX prefix support. Legacy instruction without a VEX prefix is fully supported and unchanged. The use of VEX prefix in an Intel 64 instruction is optional, but a VEX prefix is required for Intel 64 instructions that operate on YMM registers or support three and four operand syntax. VEX prefix is not a constant-valued, "single-purpose" byte like 0FH, 66H, F2H, F3H in legacy SSE instructions. VEX prefix provides substantially richer capability than the REX prefix.



Figure 4-7. Instruction Encoding Format with VEX Prefix

## <span id="page-93-0"></span>4.1.1 VEX and the LOCK prefix

Any VEX-encoded instruction with a LOCK prefix preceding VEX will #UD.

## 4.1.2 VEX and the 66H, F2H, and F3H prefixes

Any VEX-encoded instruction with a 66H, F2H, or F3H prefix preceding VEX will #UD.

## 4.1.3 VEX and the REX prefix

Any VEX-encoded instruction with a REX prefix proceeding VEX will #UD.

## <span id="page-93-1"></span>4.1.4 The VEX Prefix

The VEX prefix is encoded in either the two-byte form (the first byte must be C5H) or in the three-byte form (the first byte must be C4H). The two-byte VEX is used mainly for 128-bit, scalar, and the most common 256-bit AVX instructions; while the threebyte VEX provides a compact replacement of REX and 3-byte opcode instructions (including AVX and FMA instructions). Beyond the first byte of the VEX prefix, it consists of a number of bit fields providing specific capability, they are shown in [Figure 4-8.](#page-96-0)

The bit fields of the VEX prefix can be summarized by its functional purposes:

• Non-destructive source register encoding (applicable to three and four operand syntax): This is the first source operand in the instruction syntax. It is represented by the notation, VEX.vvvv. This field is encoded using 1's

complement form (inverted form), i.e. XMM0/YMM0/R0 is encoded as 1111B, XMM15/YMM15/R15 is encoded as 0000B.

- Vector length encoding: This 1-bit field represented by the notation VEX.L.  $L = 0$ means vector length is 128 bits wide, L=1 means 256 bit vector. The value of this field is written as VEX.128 or VEX.256 in this document to distinguish encoded values of other VEX bit fields.
- REX prefix functionality: Full REX prefix functionality is provided in the three-byte form of VEX prefix. However the VEX bit fields providing REX functionality are encoded using 1's complement form, i.e. XMM0/YMM0/R0 is encoded as 1111B, XMM15/YMM15/R15 is encoded as 0000B.
	- Two-byte form of the VEX prefix only provides the equivalent functionality of REX.R, using 1's complement encoding. This is represented as VEX.R.
	- Three-byte form of the VEX prefix provides REX.R, REX.X, REX.B functionality using 1's complement encoding and three dedicated bit fields represented as VEX.R, VEX.X, VEX.B.
	- Three-byte form of the VEX prefix provides the functionality of REX.W only to specific instructions that need to override default 32-bit operand size for a general purpose register to 64-bit size in 64-bit mode. For those applicable instructions, VEX.W field provides the same functionality as REX.W. VEX.W field can provide completely different functionality for other instructions.

Consequently, the use of REX prefix with VEX encoded instructions is not allowed. However, the intent of the REX prefix for expanding register set is reserved for future instruction set extensions using VEX prefix encoding format.

- Compaction of SIMD prefix: Legacy SSE instructions effectively use SIMD prefixes (66H, F2H, F3H) as an opcode extension field. VEX prefix encoding allows the functional capability of such legacy SSE instructions (operating on XMM registers, bits 255:128 of corresponding YMM unmodified) to be encoded using the VEX.pp field without the presence of any SIMD prefix. The VEX-encod 128-bit instruction will zero-out bits 255:128 of the destination register. VEXencoded instruction may have 128 bit vector length or 256 bits length.
- Compaction of two-byte and three-byte opcode: More recently introduced legacy SSE instructions employ two and three-byte opcode. The one or two leading bytes are: 0FH, and 0FH 3AH/0FH 38H. The one-byte escape (0FH) and two-byte escape (0FH 3AH, 0FH 38H) can also be interpreted as an opcode extension field. The VEX.mmmmm field provides compaction to allow many legacy instruction to be encoded without the constant byte sequence, 0FH, 0FH 3AH, 0FH 38H. These VEX-encoded instruction may have 128 bit vector length or 256 bits length.

The VEX prefix is required to be the last prefix and immediately precedes the opcode bytes. It must follow any other prefixes. If VEX prefix is present a REX prefix is not supported.

The 3-byte VEX leaves room for future expansion with 3 reserved bits. REX and the 66h/F2h/F3h prefixes are reclaimed for future use.

VEX prefix has a two-byte form and a three byte form. If an instruction syntax can be encoded using the two-byte form, it can also be encoded using the three byte form of VEX. The latter increases the length of the instruction by one byte. This may be helpful in some situations for code alignment.

The VEX prefix supports 256-bit versions of floating-point SSE, SSE2, SSE3, and SSE4 instructions. Some additional support for 128-bit vector integer instructions is provided in [Table A-1](#page-681-0) of [Appendix A.](#page-680-0) Note, certain new instruction functionality can only be encoded with the VEX prefix (See [Appendix A,](#page-680-0) [Table A-2](#page-689-0)).

The VEX prefix will #UD on any instruction containing MMX register sources or destinations.



### <span id="page-96-0"></span>Figure 4-8. VEX bitfields

The following subsections describe the various fields in two or three-byte VEX prefix:

### 4.1.4.1 VEX Byte 0, bits[7:0]

VEX Byte 0, bits [7:0] must contain the value 11000101b (C5h) or 11000100b (C4h). The 3-byte VEX uses the C4h first byte, while the 2-byte VEX uses the C5h first byte.

### 4.1.4.2 VEX Byte 1, bit [7] - 'R'

VEX Byte 1, bit [7] contains a bit analogous to a bit inverted REX.R. In protected and compatibility modes the bit must be set to '1' otherwise the instruction is LES or LDS.

This bit is present in both 2- and 3-byte VEX prefixes.

The usage of WRXB bits for legacy instructions is explained in detail section 2.2.1.2 of Intel 64 and IA-32 Architectures Software developer's manual, Volume 2A.

This bit is stored in bit inverted format.

### 4.1.4.3 3-byte VEX byte 1, bit[6] - 'X'

Bit[6] of the 3-byte VEX byte 1 encodes a bit analogous to a bit inverted REX.X. It is an extension of the SIB Index field in 64-bit modes. In 32-bit modes, this bit must be set to '1' otherwise the instruction is LES or LDS.

This bit is available only in the 3-byte VEX prefix.

This bit is stored in bit inverted format.

### 4.1.4.4 3-byte VEX byte 1, bit[5] - 'B'

Bit[5] of the 3-byte VEX byte 1 encodes a bit analogous to a bit inverted REX.B. In 64-bit modes, it is an extension of the ModR/M r/m field, or the SIB base field. In 32 bit modes, this bit is ignored.

This bit is available only in the 3-byte VEX prefix.

This bit is stored in bit inverted format.

### 4.1.4.5 3-byte VEX byte 2, bit[7] - 'W'

Bit[7] of the 3-byte VEX byte 2 is represented by the notation VEX.W. It can provide following functions, depending on the specific opcode.

- For AVX instructions that have equivalent legacy SSE instructions, if REX.W has a meaning in legacy SSE instruction, VEX.W has same meaning in the corresponding AVX equivalent form. In 32-bit modes, VEX.W must be set to "0" otherwise the AVX form will #UD.
- For AVX instructions that have equivalent legacy SSE instructions, if REX.W is

don't care in legacy SSE instruction, VEX.W is ignored in the corresponding AVX equivalent form irrespective of mode.

• For new AVX instructions where VEX.W has no defined function, it is reserved as zero and setting to other than zero will cause instruction to #UD.

### 4.1.4.6 2-byte VEX Byte 1, bits[6:3] and 3-byte VEX Byte 2, bits [6:3]- 'vvvv' the Source or dest Register Specifier

In 32-bit mode the VEX first byte C4 and C5 alias onto the LES and LDS instructions. To maintain compatibility with existing programs the VEX 2nd byte, bits [7:6] must be 11b. To achieve this, the VEX payload bits are selected to place only inverted, 64 bit valid fields (extended register selectors) in these upper bits.

The 2-byte VEX Byte 1, bits [6:3] and the 3-byte VEX, Byte 2, bits [6:3] encode a field (shorthand VEX.vvvv) that for instructions with 2 or more source registers and an XMM or YMM or memory destination encodes the first source register specifier stored in inverted (1's complement) form.

VEX.vvvv is not used by the instructions with one source (except certain shifts, see below) or on instructions with no XMM or YMM or memory destination. If an instruction does not use VEX.vvvv then it should be set to 1111b otherwise instruction will  $#$ UD.

In 64-bit mode all 4 bits may be used. See [Table 4-34](#page-99-0) for the encoding of the XMM or YMM registers. In 32-bit and 16-bit modes bit 6 must be 1 (if bit 6 is not 1, the 2-byte VEX version will generate LDS instruction and the 3-byte VEX version will ignore this bit).

<span id="page-99-0"></span>

### Table 4-34. VEX www.to register name mapping

The VEX.vvvv field is encoded in bit inverted format for accessing a register operand.

## 4.1.5 Instruction Operand Encoding and VEX.vvvv, ModR/M

VEX-encoded instructions support three-operand and four-operand instruction syntax. Some VEX-encoded instructions have syntax with less than three operands, e.g. VEX-encoded pack shift instructions support one source operand and one destination operand).

The roles of VEX.vvvv, reg field of ModR/M byte (ModR/M.reg), r/m field of ModR/M byte (ModR/M.r/m) with respect to encoding destination and source operands vary with different type of instruction syntax.

The role of VEX.vvvv can be summarized to three situations:

- VEX.vvvv encodes the first source register operand, specified in inverted (1's complement) form and is valid for instructions with 2 or more source operands (see [Table 4-36](#page-101-0)).
- VEX.vvvv encodes the destination register operand, specified in 1's complement form for certain vector shifts. The instructions where VEX. vvvv is used as a destination are listed in [Table 4-35](#page-100-0). The notation in the "Opcode" column in [Table 4-35](#page-100-0) is described in detail in section 5.1.1

• VEX.vvvv does not encode any operand, the field is reserved and should contain 1111b.

<span id="page-100-0"></span>

### Table 4-35. Instructions with a VEX yvvvv destination

The role of ModR/M.r/m field can be summarized to two situations:

- ModR/M.r/m encodes the instruction operand that references a memory address.
- For some instructions that do not support memory addressing semantics, ModR/M.r/m encodes either the destination register operand or a source register operand.

The role of ModR/M.reg field can be summarized to two situations:

- ModR/M.reg encodes either the destination register operand or a source register operand.
- For some instructions, ModR/M.reg is treated as an opcode extension and not used to encode any instruction operand.

For instruction syntax that support four operands, VEX.vvvv, ModR/M.r/m, ModR/M.reg encodes three of the four operands. The role of bits 7:4 of the immediate byte serves two situations:

- Imm8[7:4] encodes the third source register operand when  $VEX.W = 0$ .
- For instruction that support operand swizzling, Imm8[7:4] encodes the second source register operand.

[Table 4-36](#page-101-0) lists each type of instruction syntax and the instruction operand encoding rule for VEX.vvvv, ModR/M.r/m, ModR/M.reg, and Imm8[7:4]. The "Instruction type" column lists the relationship of the destination operand, the number and types of source operands. The encoding of each operand type to VEX.vvvv, ModR/M.r/m, ModR/M.reg, and Imm8[7:4] is shown in the right-hand column.

<span id="page-101-0"></span>

### Table 4-36. Interpreting VEX.vvvv, reg\_field, and rm\_field.

Note 1: VBLENDVPD/VBLENDVPS/VPBLENDVB.

Note 2: The instruction VPEXTRW r32, xmm1, imm (VEX.128.66.0F C5 /r ib) encodes the destination operand in ModR/M.reg.

Note 3: VMASKMOVPS/PD store form: VEX.vvvv holds the mask register, reg\_field the src register, and rm\_field the memory operand.

Note 4: VMASKMOVPS/PD load form: VEX.vvvv holds the mask register, rm\_field the memory operand, and reg\_field the destination register.

### 4.1.5.1 3-byte VEX byte 1, bits[4:0] - "m-mmmm"

Bits[4:0] of the 3-byte VEX byte 1 encode an implied leading opcode byte (0F, 0F 38, or 0F 3A). Several bits are reserved for future use and will #UD unless 0.



### Table 4-37. VEX.m-mmmm interpretation

VEX.m-mmmm is only available on the 3-byte VEX. The 2-byte VEX implies a leading 0Fh opcode byte.

### 4.1.5.2 2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- "L"

The vector length field, VEX.L, is encoded in bit[2] of either the second byte of 2-byte VEX, or the third byte of 3-byte VEX. If "VEX.  $L = 1$ ", it indicates 256-bit vector operation. "VEX. $L = 0$ " indicates scalar and 128-bit vector operations.

The instruction VZEROUPPER is a special case that is encoded with VEX.L =  $0$ , although its operation zero's bits 255:128 of all YMM registers accessible in the current operating mode.

See the following table.



## Table 4-38. VEX.L interpretation

## 4.1.5.3 2-byte VEX byte 1, bits[1:0], and 3-byte VEX byte 2, bits [1:0]- "pp"

Up to one implied prefix is encoded by bits $[1:0]$  of either the 2-byte VEX byte 1 or the 3-byte VEX byte 2. The prefix behaves as if it was encoded prior to VEX, but after all other encoded prefixes.

See the following table.



### Table 4-39. VEX.pp interpretation

## 4.1.6 The Opcode Byte

One (and only one) opcode byte follows the 2 or 3 byte VEX. Legal opcodes are specified in Appendix B, in color. Any instruction that uses illegal opcode will #UD.

## 4.1.7 The MODRM, SIB, and Displacement Bytes

The encodings are unchanged but the interpretation of reg\_field or rm\_field differs (see above).

## 4.1.8 The Third Source Operand (Immediate Byte)

VEX-encoded instructions can support instruction with a four operand syntax. VBLENDVPD, VBLENDVPS, and PBLENDVB use imm8[7:4] to encode one of the source registers.

## 4.1.9 AVX Instructions and the Upper 128-bits of YMM registers

If an instruction with a destination XMM register is encoded with a VEX prefix, the processor zeroes the upper 128 bits of the equivalent YMM register. Legacy SSE instructions without VEX preserve the upper 128-bits.

## 4.1.10 AVX Instruction Length

The AVX and FMA instructions described in this document (including VEX and ignoring other prefixes) do not exceed 11 bytes in length, but may increase in the future. The maximum length of an Intel 64 and IA-32 instruction remains 15 bytes.

This page was intentionally left blank.

§

# CHAPTER 5 INSTRUCTION SET REFERENCE

Instructions that are described in this document follow the general documentation convention established in *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A* and *2B*. Additional notations and conventions adopted in this document are listed in *[Section 5.1](#page-106-0). [Section 5.2](#page-111-0)* covers supplemental information that applies to a specific subset of instructions.

## <span id="page-106-0"></span>5.1 INTERPRETING INSTRUCTION REFERENCE PAGES

This section describes the format of information contained in the instruction reference pages in this chapter. It explains notational conventions and abbreviations used in these sections that are outside of those conventions described in *Section 3.1* of *the Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*.

## 5.1.1 Instruction Format

The following is an example of the format used for each instruction description in this chapter. The table below provides an example summary table:

## VBROADCASTF128- Broadcast 128 Bits of Floating-Point Values (THIS IS AN EXAMPLE)



## 5.1.2 Opcode Column in the Instruction Summary Table

For notation and conventions applicable to instructions that do not use VEX prefix, consult *Section 3.1* of the *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*.

In the Instruction Summary Table, the Opcode column presents each instruction encoded using the VEX prefix in following form (including the modR/M byte if applicable, the immediate byte if applicable):

### **VEX.[NDS].[128,256].[66,F2,F3].0F/0F3A/0F38.[W0,W1] opcode [/r] [/ib,/is4]**

• **VEX:** indicates the presence of the VEX prefix is required. The VEX prefix can be encoded using the three-byte form (the first byte is C4H), or using the two-byte form (the first byte is C5H). The two-byte form of VEX only applies to those instructions that do not require the following fields to be encoded: VEX.mmmmm, VEX.W, VEX.X, VEX.B. Refer to [Section 4.1.4](#page-93-1) for more detail on the VEX prefix

The encoding of various sub-fields of the VEX prefix is described using the following notations:

- **NDS, NDD, DDS:** specifies that VEX.vvvv field is valid for the encoding of a register operand:
	- VEX.NDS: VEX.vvvv encodes the first source register in an instruction syntax where the content of source registers will be preserved.
	- VEX.NDD: VEX.vvvv encodes the destination register that cannot be encoded by ModR/M:reg field.
	- VEX.DDS: VEX.vvvv encodes the second source register in a threeoperand instruction syntax where the content of first source register will be overwritten by the result.
	- If none of NDS, NDD, and DDS is present, VEX.vvvv must be 1111b (i.e. VEX.vvvv does not encode an operand). The VEX.vvvv field can be encoded using either the 2-byte or 3-byte form of the VEX prefix.
- **128,256:** VEX.L field can be 0 (denoted by VEX.128) or 1 (denoted by VEX.256). The VEX.L field can be encoded using either the 2-byte or 3-byte form of the VEX prefix. The presence of the notation VEX.256 or VEX.128 in the opcode column should be interpreted as follows:
	- If VEX.256 is present in the opcode column: The semantics of the instruction must be encoded with  $VEX.L = 1$ . An attempt to encode this instruction with  $VEX.L = 0$  can result in one of two situations: (a) if VEX.128 version is defined, the processor will behave according to the defined VEX.128 behavior; (b) an #UD occurs if there is no VEX.128 version defined.
	- If VEX.128 is present in the opcode column but there is no VEX.256 version defined for the same opcode byte: Three situations apply: (a) For VEX-encoded, 128-bit SIMD integer instructions, software must encode the instruction with  $VEX.L = 0$ . The processor will treat the opcode byte encoded with  $VEX.L= 1$  by causing an  $#UD$  exception; (b) For VEXencoded, 128-bit packed floating-point instructions, software must encode the instruction with  $VEX.L = 0$ . The processor will treat the opcode byte encoded with  $VEX.L= 1$  by causing an  $\#UD$  exception (e.g. VMOVLPS); (c) For VEX-encoded, scalar, SIMD floating-point instructions, software should encode the instruction with  $VEX.L = 0$  to ensure software compatibility with future processor generations. Scalar SIMD floatingpoint instruction can be distinguished from the mnemonic of the instruction. Generally, the last two letters of the instruction mnemonic would be either "SS", "SD", or "SI" for SIMD floating-point conversion instructions, except VBROADCASTSx are unique cases.
- **66,F2,F3:** The presence or absence of these value maps to the VEX.pp field encodings. If absent, this corresponds to VEX.pp=00B. If present, the corresponding VEX.pp value affects the "opcode" byte in the same way as if a SIMD prefix (66H, F2H or F3H) does to the ensuing opcode byte. Thus a nonzero encoding of VEX.pp may be considered as an implied 66H/F2H/F3H prefix. The VEX.pp field may be encoded using either the 2-byte or 3-byte form of the VEX prefix.
- **0F,0F3A,0F38:** The presence maps to a valid encoding of the VEX.mmmmm field. Only three encoded values of VEX.mmmmm are defined as valid, corresponding to the escape byte sequence of 0FH, 0F3AH and 0F38H. The effect of a valid VEX.mmmmm encoding on the ensuing opcode byte is same as if the corresponding escape byte sequence on the ensuing opcode byte for non-VEX encoded instructions. Thus a valid encoding of VEX.mmmmm may be consider as an implies escape byte sequence of either 0FH, 0F3AH or 0F38H. The VEX.mmmmm field must be encoded using the 3-byte form of VEX prefix.
- **0F,0F3A,0F38 and 2-byte/3-byte VEX.** The presence of 0F3A and 0F38 in the opcode column implies that opcode can only be encoded by the threebyte form of VEX. The presence of 0F in the opcode column does not preclude the opcode to be encoded by the two-byte of VEX if the semantics of the

opcode does not require any subfield of VEX not present in the two-byte form of the VEX prefix.

- **W0:** VEX.W=0.
- **W1:** VEX.W=1.
- The presence of W0/W1 in the opcode column applies to two situations: (a) it is treated as an extended opcode bit, (b) the instruction semantics support an operand size promotion to 64-bit of a general-purpose register operand or a 32-bit memory operand. The presence of W1 in the opcode column implies the opcode must be encoded using the 3-byte form of the VEX prefix. The presence of W0 in the opcode column does not preclude the opcode to be encoded using the C5H form of the VEX prefix, if the semantics of the opcode does not require other VEX subfields not present in the two-byte form of the VEX prefix. If neither W0 or W1 is present, the instruction may be encoded using either the two-byte form (if the opcode semantic does not require VEX subfields not present in the two-byte form of VEX) or the three-byte form of VEX. Encoding an instruction using the two-byte form of VEX is equivalent to W0. Please see [Section 4.1.4](#page-93-0) on the subfield definitions within VEX.
- **opcode:** Instruction opcode.
- **/is4:** An 8-bit immediate byte is present containing a source register specifier in imm[7:4] and instruction-specific payload in imm[3:0].
- **imz2**: Part of the is4 immediate byte providing control functions that apply to two-source permute instructions
- In general, the encoding o f VEX.R, VEX.X, VEX.B field are not shown explicitly in the opcode column. The encoding scheme of VEX.R, VEX.X, VEX.B fields must follow the rules defined in [Section 4.1.4.](#page-93-0)

# 5.1.3 Instruction Column in the Instruction Summary Table

<additions to the eponymous PRM section>

- **ymm**  a YMM register. The 256-bit YMM registers are: YMM0 through YMM7**;**  YMM8 through YMM15 are available in 64-bit mode.
- **m256**  A 32-byte operand in memory. This nomenclature is used only with AVX and FMA instructions.
- **ymm/m256** a YMM register or 256-bit memory operand.
- **<YMM0>:** indicates use of the YMM0 register as an implicit argument.
- **SRC1** Denotes the first source operand in the instruction syntax of an instruction encoded with the VEX prefix and having two or more source operands.
- **SRC2** Denotes the second source operand in the instruction syntax of an instruction encoded with the VEX prefix and having two or more source operands.
- **SRC3** Denotes the third source operand in the instruction syntax of an instruction encoded with the VEX prefix and having three source operands.
- **SRC** The source in a AVX single-source instruction or the source in a Legacy SSE instruction.
- **DST** the destination in a AVX instruction. In Legacy SSE instructions can be either the destination, first source, or both. This field is encoded by reg\_field.

# 5.1.4 64/32 bit Mode Support column in the Instruction Summary Table

The "64/32 bit Mode Support" column in the Instruction Summary table indicates whether an opcode sequence is supported in (a) 64-bit mode or (b) the Compatibility mode and other IA-32 modes that apply in conjunction with the CPUID feature flag associated specific instruction extensions.

The 64-bit mode support is to the left of the 'slash' and has the following notation:

- **V**  Supported.
- **I** Not supported.

• **N.E**. — Indicates an instruction syntax is not encodable in 64-bit mode (it may represent part of a sequence of valid instructions in other modes).

• **N.P.** — Indicates the REX prefix does not affect the legacy instruction in 64-bitmode.

• **N.I.** — Indicates the opcode is treated as a new instruction in 64-bit mode.

• **N.S.** — Indicates an instruction syntax that requires an address override prefix in 64-bit mode and is not supported. Using an address override prefix in 64-bit mode may result in model-specific execution behavior.

The compatibility/Legacy mode support is to the right of the 'slash' and has the following notation:

- **V —** Supported.
- **I —** Not supported.

• **N.E. —** Indicates an Intel 64 instruction mnemonics/syntax that is not encodable; the opcode sequence is not applicable as an individual instruction in compatibility mode or IA-32 mode. The opcode may represent a valid sequence of legacy IA-32 instructions

# 5.1.5 CPUID Support column in the Instruction Summary Table

The fourth column holds abbreviated CPUID feature flags (e.g. appropriate bit in CPUID.1.ECX, CPUID.1.EDX for SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AVX support) that indicate processor support for the instruction. If the corresponding flag is '0', the instruction will #UD.

# 5.2 AES TRANSFORMATIONS AND DATA STRUCTURE

# <span id="page-111-0"></span>5.2.1 Little-Endian Architecture and Big-Endian Specification (FIPS 197)

FIPS 197 document defines the Advanced Encryption Standard (AES) and includes a set of test vectors for testing all of the steps in the algorithm, and can be used for testing and debugging.

The following observation is important for using the AES instructions offered in Intel 64 Architecture: FIPS 197 text convention is to write hex strings with the lowmemory byte on the left and the high-memory byte on the right. Intel's convention is the reverse. It is similar to the difference between Big Endian and Little Endian notations.

In other words, a 128 bits vector in the FIPS document, when read from left to right, is encoded as [7:0, 15:8, 23:16, 31:24, …127:120]. Note that inside the byte, the encoding is [7:0], so the first bit from the left is the most significant bit. In practice, the test vectors are written in hexadecimal notation, where pairs of hexadecimal digits define the different bytes. To translate the FIPS 197 notation to an Intel 64 architecture compatible ("Little Endian") format, each test vector needs to be bytereflected to [127:120,… 31:24, 23:16, 15:8, 7:0].



It should be pointed out that the only thing at issue is a textual convention, and programmers do not need to perform byte-reversal in their code, when using the AES instructions.

# 5.2.1.1 AES Data Structure in Intel 64 Architecture

The AES instructions that are defined in this document operate on one or on two 128 bits source operands: State and Round Key. From the architectural point of view, the state is input in an xmm register and the Round key is input either in an xmm register or a 128-bit memory location.

In AES algorithm, the state (128 bits) can be viewed as 4 32-bit doublewords ("Word"s in AES terminology): X3, X2, X1, X0.

The state may also be viewed as a set of 16 bytes. The 16 bytes can also be viewed as a 4x4 matrix of bytes where  $S(i, j)$  with i,  $j = 0, 1, 2, 3$  compose the 32-bit "word"s as follows:

 $X0 = S(3, 0) S(2, 0) S(1, 0) S(0, 0)$  $X1 = S(3, 1) S(2, 1) S(1, 1) S(0, 1)$   $X2 = S(3, 2) S(2, 2) S(1, 2) S(0, 2)$  $X3 = S(3, 3) S(2, 3) S(1, 3) S(0, 3)$ 

The following tables, [Table 5-1](#page-112-0) through [Table 5-4,](#page-112-1) illustrate various representations of a 128-bit state.

<span id="page-112-0"></span>

Byte #	15	14	13	12	11	10	9	8		6		4	3	2		$\overline{0}$
Bit Position	127 ۰ 120	119 112	111 103	103 $\blacksquare$ 96	95 $-88$	87 $-80$	79 $-72$	71 $-64$	63 $-56$	55 $-48$	47 $-40$	39 $-32$	31 $-24$	23 $-16$	15 -8	$7 -$ $\bf{0}$
		$127 - 96$		$95 - 64$					$64 - 32$			$31 - 0$				
State Word		X3	X2				X1				X <sub>0</sub>					
State Byte	P	O	N	M	L	K			Н	G	F	E	D	C	B	А

Table 5-1. Byte and 32-bit Word Representation of a 128-bit State



### Table 5-2. Matrix Representation of a 128-bit State

Example:

FIPS vector: d4 bf 5d 30 e0 b4 52 ae b8 41 11 f1 1e 27 98 e5

This vector has the "least significant" byte d4 and the significant byte e5 (written in Big Endian format in the FIPS document). When it is translated to IA notations, the encoding is:

Table 5-3. Little Endian Representation of a 128-bit State

Byte #			$\sim$	$\overline{ }$		10			$\mathbf{r}$		◡		ັ	-		
<b>State Byte</b>	D	◡	N	М	∸	TZ T.					$\blacksquare$	Е	∸	⌒	D D	A
<b>State Value</b>	e5	98	דר ا ت	1e	c.		41	b <sub>8</sub>	ae	52	b4	e <sub>0</sub>	30	5d	bf	d4



<span id="page-112-1"></span>





# 5.2.2 AES Transformations and Functions

The following functions and transformations are used in the algorithmic descriptions of AES instruction extensions AESDEC, AESDECLAST, AESENC, AESENCLAST, AESIMC, AESKEYGENASSIST.

Note that these transformations are expressed here in a Little Endian format (and not as in the FIPS 197 document).

• MixColumns(): A byte-oriented 4x4 matrix transformation on the matrix representation of a 128-bit AES state. A FIPS-197 defined 4x4 matrix is multiplied to each 4x1 column vector of the AES state. The columns are considered polynomials with coefficients in the Finite Field that is used in the definition of FIPS 197, the operations ("multiplication" and "addition") are in that Finite Field, and the polynomials are reduced modulo  $x^4$ +1.

The MixColumns() transformation defines the relationship between each byte of the result state, represented as  $S'(i, j)$  of a 4x4 matrix (see [Section 5.2.1](#page-111-0)), as a function of input state bytes, S(i, j), as follows

S'(0, j)  $\leftarrow$  FF\_MUL( 02H, S(0, j) ) XOR FF\_MUL(03H, S(1, j) ) XOR S(2, j) XOR S(3, j)

 $S'(1, j) \leftarrow S(0, j)$  XOR FF\_MUL( 02H,  $S(1, j)$  ) XOR FF\_MUL(03H,  $S(2, j)$  ) XOR S(3, j)

 $S'(2, j) \leftarrow S(0, j)$  XOR  $S(1, j)$  XOR FF\_MUL( 02H,  $S(2, j)$  ) XOR FF\_MUL(03H,  $S(3, i)$ )

 $S'(3, i) \leftarrow FF_MUL(03H, S(0, i))$  XOR  $S(1, i)$  XOR  $S(2, i)$  XOR FF\_MUL( 02H,  $S(3, j)$ )

where  $j = 0, 1, 2, 3$ . FF\_MUL(Byte1, Byte2) denotes the result of multiplying two elements (represented by Byte1 and byte2) in the Finite Field representation that defines AES. The result of produced bye FF\_MUL(Byte1, Byte2) is an element in the Finite Field (represented as a byte). A Finite Field is a field with a finite number of elements, and when this number can be represented as a power of 2 (2n), its elements can be represented as the set of 2n binary strings of length n. AES uses a finite field with n=8 (having 256 elements). With this representation, "addition" of two elements in that field is a bit-wise XOR of their binary-string representation, producing another element in the field. Multiplication of two elements in that field is defined using an irreducible polynomial (for AES, this polynomial is m(x) =  $x^8 + x^4 + x^3 + x + 1$ ). In this Finite Field representation, the bit value of bit position k of a byte represents the coefficient of a polynomial of order k, e.g., 1010\_1101B (ADH) is represented by the polynomial  $(x^7 + x^5 + x^3 + x^2 + 1)$ . The byte value result of multiplication of two elements is obtained by a carry-less multiplication of the two corresponding polynomials, followed by reduction modulo the polynomial, where the remainder

is calculated using operations defined in the field. For example, FF MUL(57H, 83H) = C1H, because the carry-less polynomial multiplication of the polynomials represented by 57H and 83H produces  $(x^{13} + x^{11} + x^9 + x^8 + x^6 + x^6)$  $x^{5} + x^{4} + x^{3} + 1$ , and the remainder modulo m(x) is  $(x^{7} + x^{6} + 1)$ .

• RotWord(): performs a byte-wise cyclic permutation (rotate right in little-endian byte order) on a 32-bit AES word.

The output word X'[j] of RotWord(X[j]) where X[j] represent the four bytes of column j,  $S(i, j)$ , in descending order  $X[j] = (S(3, j), S(2, j), S(1, j), S(0, j))$ ;  $X'[j] = (S'(3, j), S'(2, j), S'(1, j), S'(0, j)) \leftarrow (S(0, j), S(3, j), S(2, j), S(1, j))$ 

• ShiftRows(): A byte-oriented matrix transformation that processes the matrix representation of a 16-byte AES state by cyclically shifting the last three rows of the state by different offset to the left, see [Figure 5-5.](#page-114-0)

<span id="page-114-0"></span>

	Matrix Representation of Input State		Output of ShiftRows							
F		М								

Table 5-5. The ShiftRows Transformation

• SubBytes(): A byte-oriented transformation that processes the 128-bit AES state by applying a non-linear substitution table (S-BOX) on each byte of the state.

The SubBytes() function defines the relationship between each byte of the result state  $S'(i, j)$  as a function of input state byte  $S(i, j)$ , by

 $S'(i, i) \leftarrow S-Box(S(i, i)[7:4], S(i, i)[3:0])$ 

where S-BOX( S[7:4], S[3:0]) represents a look-up operation on a 16x16 table to return a byte value, see [Table 5-6](#page-115-0).

<span id="page-115-0"></span>

			S[3:0]														
		$\mathbf{0}$	1	$\overline{2}$	3	$\overline{4}$	5	6	7	8	9	a	b	$\mathbf{C}$	d	e	$\mathbf f$
	$\boldsymbol{0}$	63	7c	77	7 <sub>b</sub>	f2	6 <sub>b</sub>	6f	c5	30	01	67	2 <sub>b</sub>	fe	d7	ab	76
	1	ca	82	c9	7d	fa	59	47	f0	ad	d4	a2	af	9с	a4	72	c <sub>0</sub>
	$\overline{c}$	b7	fd	93	26	36	3f	f7	cc	34	a <sub>5</sub>	e <sub>5</sub>	f1	71	d8	31	15
	3	04	c7	23	c3	18	96	0 <sub>5</sub>	<b>9a</b>	07	12	80	e2	eb	27	b2	75
	4	09	83	2c	1a	1 <sub>b</sub>	6e	5a	a0	52	3 <sub>b</sub>	d6	b3	29	e3	2f	84
	5	53	d1	00	ed	20	fc	$b1$	5b	6a	cb	be	39	4a	4c	58	cf
	6	d0	$_{\rm ef}$	aa	fb	43	4d	33	85	45	f9	02	7f	50	3c	9f	a8
	$\overline{7}$	51	a3	40	8f	92	<b>9d</b>	38	f5	bc	b6	da	21	10	ff	f3	d2
S[7:4]	8	cd	0 <sub>c</sub>	13	ec	5f	97	44	17	c4	a7	7e	3d	64	5d	19	73
	9	60	81	4f	dc	22	2a	90	88	46	ee	b8	14	de	5e	0 <sub>b</sub>	db
	a	e <sub>0</sub>	32	3a	0a	49	06	24	5c	c2	d3	ac	62	91	95	e4	79
	b	e7	c8	37	<b>6d</b>	8d	d5	4e	a9	6с	56	f <sub>4</sub>	ea	65	7a	ae	08
	$\mathbf c$	ba	78	25	2e	1c	a6	b4	cб	e8	dd	74	1 <sub>f</sub>	4b	bd	8b	8a
	d	70	3e	b <sub>5</sub>	66	48	03	f6	0e	61	35	57	b9	86	c1	1 <sub>d</sub>	<b>9e</b>
	e	e1	f8	98	11	69	d9	8e	94	9 <sub>b</sub>	1e	87	e9	ce	55	28	df
	f	<b>8c</b>	a1	89	0 <sub>d</sub>	bf	e6	42	68	41	99	2d	0f	$\bf{b}0$	54	bb	16

Table 5-6. Look-up Table Associated with S-Box Transformation

• SubWord(): produces an output AES word (four bytes) from the four bytes of an input word using a non-linear substitution table (S-BOX).  $X'[j] = (S'(3, j), S'(2, j), S'(1, j), S'(0, j)) \in (S-Box(S(3, j)), S-Box(S(2, j)),$ 

S-Box( S(1, j) ), S-Box( S(0, j) ))

• InvMixColumns(): The inverse transformation of MixColumns(). The InvMixColumns() transformation defines the relationship between each byte of the result state S'(i, j) as a function of input state bytes, S(i, j), by

 $S'(0, j)$   $\leftarrow$  FF\_MUL( 0eH, S(0, j) ) XOR FF\_MUL(0bH, S(1, j) ) XOR FF\_MUL(0dH, S(2, j) ) XOR FF\_MUL( 09H, S(3, j) )

 $S'(1, j)$   $\leftarrow$  FF\_MUL(09H,  $S(0, j)$ ) XOR FF\_MUL(0eH,  $S(1, j)$ ) XOR FF\_MUL(0bH,  $S(2, j)$ ) XOR FF\_MUL( 0dH,  $S(3, j)$ )

 $S'(2, j)$   $\leftarrow$  FF\_MUL(OdH,  $S(0, j)$ ) XOR FF\_MUL( 09H,  $S(1, j)$ ) XOR FF\_MUL( 0eH,  $S(2, i)$ ) XOR FF\_MUL(0bH,  $S(3, i)$ )

 $S'(3, i)$   $\leftarrow$  FF\_MUL(0bH, S(0, j) ) XOR FF\_MUL(0dH, S(1, j) ) XOR FF\_MUL( 09H,  $S(2, i)$ ) XOR FF\_MUL( 0eH,  $S(3, j)$ ), where  $j = 0, 1, 2, 3$ .

• InvShiftRows(): The inverse transformation of InvShiftRows(). The InvShiftRows() transforms the matrix representation of a 16-byte AES state by cyclically shifting the last three rows of the state by different offset to the right, see [Table 5-7.](#page-116-0)

<span id="page-116-0"></span>

	Matrix Representation of Input State		<b>Output of ShiftRows</b>							
		М								
Е		N								

Table 5-7. The InvShiftRows Transformation

• InvSubBytes(): The inverse transformation of SubBytes().

The InvSubBytes() transformation defines the relationship between each byte of the result state  $S'(i, j)$  as a function of input state byte  $S(i, j)$ , by

 $S'(i, j) \leftarrow \text{InvS-Box (}S(i, j)[7:4], S(i, j)[3:0])$ 

where InvS-BOX( S[7:4], S[3:0]) represents a look-up operation on a 16x16 table to return a byte value, see [Table 5-8.](#page-117-0)

<span id="page-117-0"></span>

		S[3:0]															
		$\mathbf{0}$	1	$\overline{2}$	3	$\overline{4}$	5	6	7	8	9	a	$\mathbf b$	$\mathbf{c}$	d	e	$\mathbf f$
	$\theta$	52	09	6a	d5	30	36	a <sub>5</sub>	38	bf	40	a3	9e	81	f3	d7	fb
	1	7c	e3	39	82	9 <sub>b</sub>	2f	ff	87	34	8e	43	44	c4	de	e9	cb
	$\mathbf{2}$	54	7 <sub>b</sub>	94	32	aб	c2	23	3d	ee	4c	95	0 <sub>b</sub>	42	fa	c3	4e
	3	08	2e	a1	66	28	d9	24	b2	76	5b	a2	49	6d	8b	d1	25
	4	72	f8	f6	64	86	68	98	16	d4	a4	5c	cc	5d	65	b6	92
	5	6с	70	48	50	fd	ed	b9	da	5e	15	46	57	a7	8d	9d	84
	6	90	d8	ab	00	8c	bc	d3	0a	f7	e4	58	0 <sub>5</sub>	b8	b3	45	06
	$\tau$	d0	2c	1e	8f	ca	3f	<sup>0</sup> f	02	c1	af	bd	03	01	13	8a	6 <sub>b</sub>
S[7:4]	8	3a	91	11	41	4f	67	dc	ea	97	f2	cf	ce	f <sub>0</sub>	b4	<b>e6</b>	73
	9	96	ac	74	22	e7	ad	35	85	e2	f9	37	e8	1c	75	df	6e
	a	47	f1	1a	71	1 <sub>d</sub>	29	c5	89	6f	b7	62	0e	aa	18	be	1 <sub>b</sub>
	b	fc	56	3e	4b	c6	d2	79	20	<b>9a</b>	db	c <sub>0</sub>	fe	78	cd	5a	f <sub>4</sub>
	$\mathbf c$	1 <sub>f</sub>	dd	a8	33	88	07	c7	31	$b1$	12	10	59	27	80	ec	5f
	d	60	51	7f	a9	19	b <sub>5</sub>	4a	0 <sub>d</sub>	2d	e5	7a	9f	93	c9	9с	$_{\rm ef}$
	e	a <sub>0</sub>	e0	3 <sub>b</sub>	4d	ae	2a	f5	$\bf{b0}$	c8	eb	bb	3c	83	53	99	61
	f	17	2 <sub>b</sub>	04	7e	ba	77	d6	26	e1	69	14	63	55	21	0 <sub>c</sub>	7d

Table 5-8. Look-up Table Associated with InvS-Box Transformation

# 5.3 SUMMARY OF TERMS

- **"Legacy SSE":** Refers to SSE, SSE2, SSE3, SSSE3, SSE4, and any future instruction sets referencing XMM registers and encoded without a VEX prefix.
- **XGETBV, XSETBV, XSAVE, XRSTOR** are defined in *IA-32 Intel Architecture Software Developer's Manual, Volumes 3A* and *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B*.
- **VEX:** refers to a two-byte or three-byte prefix. AVX and FMA instructions are encoded using a VEX prefix.
- **VEX.vvvv**. The VEX bitfield specifying a source or destination register (in 1's complement form).
- **rm\_field**: shorthand for the ModR/M *r/m* field and any REX.B
- **reg\_field:** shorthand for the ModR/M *reg* field and any REX.R

# 5.4 INSTRUCTION SET REFERENCE

<only instructions modified by AVX are included>

# ADDPD - Add Packed Double Precision Floating-Point Values



### **Description**

Performs an SIMD add of the two or four packed double-precision floating-point values from the first Source operand to the Second Source operand, and stores the packed double-precision floating-point results in the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VADDPD (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow$  SRC1[63:0] + SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC}[127:64] + \text{SRC}[127:64]$  $\text{DEF1}[191:128] \leftarrow \text{SRC1}[191:128] + \text{SRC2}[191:128]$  $\text{DEF1}[255:192] \leftarrow \text{SRC1}[255:192] + \text{SRC2}[255:192]$ 

#### **VADDPD (VEX.128 encoded version)**

.

 $DEST[63:0] \leftarrow$  SRC1[63:0] + SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC1}[127:64] + \text{SRC2}[127:64]$  $DEF[255:128] \leftarrow 0$ 

#### **ADDPD (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow DEST[63:0] + SRC[63:0]$  $\text{DEF}[127:64] \leftarrow \text{DEF}[127:64] + \text{SRC}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VADDPD \_\_m256d \_mm256\_add\_pd (\_\_m256d a, \_\_m256d b);

ADDPD \_\_m128d \_mm\_add\_pd (\_\_m128d a, \_\_m128d b);

# SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### Other Exceptions

See Exceptions Type 2

# ADDPS- Add Packed Single Precision Floating-Point Values



### **Description**

Performs an SIMD add of the four or eight packed single-precision floating-point values from the first Source operand to the Second Source operand, and stores the packed single-precision floating-point results in the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

#### **VADDPS (VEX.256 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0] + SRC2[31:0]$  $DEST[63:32] \leftarrow$  SRC1[63:32] + SRC2[63:32]  $DES T[95:64] \leftarrow$  SRC1[95:64] + SRC2[95:64]  $\text{DEF127:96}$   $\leftarrow$  SRC1[127:96] + SRC2[127:96]  $\text{DEF159:128}$   $\leftarrow$  SRC1[159:128] + SRC2[159:128]  $\text{DEF1}[191:160] \leftarrow \text{SRC1}[191:160] + \text{SRC2}[191:160]$  $\text{DEF1}[223:192] \leftarrow \text{SRC1}[223:192] + \text{SRC2}[223:192]$  $\text{DEF1}[255:224] \leftarrow \text{SRC1}[255:224] + \text{SRC2}[255:224].$ 

#### **VADDPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] + \text{SRC}[2[31:0]$  $\text{DEF163:32}$   $\leftarrow$  SRC1[63:32] + SRC2[63:32]  $\text{DEF}[95:64] \leftarrow \text{SRC1}[95:64] + \text{SRC2}[95:64]$  $\text{DEF127:96}$   $\leftarrow$   $\text{SRC1}[127:96]$  +  $\text{SRC2}[127:96]$  $DEF[255:128] \leftarrow 0$ 

#### **ADDPS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] + \text{SRC}[2[31:0]$  $\text{DEF163:32}$   $\leftarrow$   $\text{SRC}$ 1[63:32] + SRC2[63:32]  $\text{DEF195:64}$   $\leftarrow$  SRC1[95:64] + SRC2[95:64]  $\text{DEF1}[127:96] \leftarrow \text{SRC1}[127:96] + \text{SRC2}[127:96]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VADDPS \_\_m256 \_mm256\_add\_ps (\_\_m256 a, \_\_m256 b);

ADDPS \_\_m128 \_mm\_add\_ps (\_\_m128 a, \_\_m128 b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### Other Exceptions

See Exceptions Type 2

# ADDSD- Add Scalar Double Precision Floating-Point Values



### **Description**

Adds the low double-precision floating-point values from the second source operand and the first source operand and stores the double-precision floating-point result in the destination operand.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VADDSD is encoded with VEX.L=0. Encoding VADDSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

**VADDSD (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC1}[63:0] + \text{SRC2}[63:0]$  $DEST[127:64] \leftarrow$  SRC1[127:64]  $DEFed 255:1281 \div 0$ 

#### **ADDSD (128-bit Legacy SSE version)**

 $\text{DEF}[63:0] \leftarrow \text{DEF}[63:0] + \text{SRC}[63:0]$ DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

ADDSD \_\_m128d \_mm\_add\_sd (\_\_m128d a, \_\_m128d b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# ADDSS- Add Scalar Single Precision Floating-Point Values



### **Description**

Adds the low single-precision floating-point values from the second source operand and the first source operand, and stores the double-precision floating-point result in the destination operand.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VADDSS is encoded with VEX.L=0. Encoding VADDSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

**VADDSS DEST, SRC1, SRC2 (VEX.128 encoded version)**  $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] + \text{SRC}[31:0]$  $DEST[127:32] \leftarrow$  SRC1[127:32]  $DEFed 255:1281 \div 0$ 

#### **ADDSS DEST, SRC (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{DEF}[31:0] + \text{SRC}[31:0]$ DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

ADDSS \_\_m128 \_mm\_add\_ss (\_\_m128 a, \_\_m128 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# ADDSUBPD- Packed Double FP Add/Subtract



### **Description**

Adds odd-numbered double-precision floating-point values of the first source operand (second operand) with the corresponding double-precision floating-point values from the second source operand (third operand); stores the result in the oddnumbered values of the destination operand (first operand). Subtracts the evennumbered double-precision floating-point values from the second source operand from the corresponding double-precision floating values in the first source operand; stores the result into the even-numbered values of the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

**VADDSUBPD (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow SRC1[63:0] - SRC2[63:0]$  $\text{DEF1}[127:64] \leftarrow \text{SRC1}[127:64] + \text{SRC2}[127:64]$ DEST[191:128] ← SRC1[191:128] - SRC2[191:128]  $\text{DEF}[255:192] \leftarrow \text{SRC}[255:192] + \text{SRC}[255:192]$ 

### **VADDSUBPD (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC1}[63:0] - \text{SRC2}[63:0]$  $\text{DEF}[127:64] \leftarrow \text{SRC}[127:64] + \text{SRC}[127:64]$  $DEF[255:128] \leftarrow 0$ 

#### **ADDSUBPD (128-bit Legacy SSE version)**

 $DEF[63:0] \leftarrow \text{DEF}[63:0] - SRC[63:0]$  $\text{DEF1}[127:64] \leftarrow \text{DEF1}[127:64] + \text{SRC}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VADDSUBPD \_\_m256d \_mm256\_addsub\_pd (\_\_m256d a, \_\_m256d b);

ADDSUBPD \_\_m128d \_mm\_addsub\_pd (\_\_m128d a, \_\_m128d b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# Other Exceptions

See Exceptions Type 2

# ADDSUBPS- Packed Single FP Add/Subtract



### **Description**

Adds odd-numbered single-precision floating-point values of the first source operand (second operand) with the corresponding single-precision floating-point values from the second source operand (third operand); stores the result in the odd-numbered values of the destination operand (first operand). Subtracts the even-numbered single-precision floating-point values from the second source operand from the corresponding single-precision floating values in the first source operand; stores the result into the even-numbered values of the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

**VADDSUBPS (VEX.256 encoded version)**  $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] - \text{SRC}[31:0]$ 

 $\text{DEF163:32}$   $\leftarrow$   $\text{SRC}$ 1[63:32] + SRC2[63:32]  $\text{DEF195:64}$   $\leftarrow$  SRC1[95:64] - SRC2[95:64]  $\text{DEF1}[127:96] \leftarrow \text{SRC1}[127:96] + \text{SRC2}[127:96]$ DEST[159:128] Å SRC1[159:128] - SRC2[159:128]  $DEST[191:160] \leftarrow$  SRC1[191:160] + SRC2[191:160] DEST[223:192] Å SRC1[223:192] - SRC2[223:192]  $\text{DEF1}[255:224] \leftarrow \text{SRC1}[255:224] + \text{SRC2}[255:224].$ 

#### **VADDSUBPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] - \text{SRC}[31:0]$  $\text{DEF163:32}$   $\leftarrow$  SRC1[63:32] + SRC2[63:32] DEST[95:64] Å SRC1[95:64] - SRC2[95:64]  $\text{DEF}[127:96] \leftarrow \text{SRC}[127:96] + \text{SRC}[127:96]$  $DEF[T255:128] \leftarrow 0$ 

#### **ADDSUBPS (128-bit Legacy SSE version)**

 $DEF[31:0] \leftarrow \text{DEF}[31:0] - SRC[31:0]$  $\text{DEF}[63:32] \leftarrow \text{DEF}[63:32] + \text{SRC}[63:32]$  $DES T[95:64] \leftarrow$  DEST[95:64] - SRC[95:64]  $\text{DEF127:96}$   $\leftarrow$  DEST[127:96] + SRC[127:96] DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VADDSUBPS \_\_m256 \_mm256\_addsub\_ps (\_\_m256 a, \_\_m256 b);

ADDSUBPS \_\_m128 \_mm\_addsub\_ps (\_\_m128 a, \_\_m128 b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# AESENC/AESENCLAST- Perform One Round of an AES Encryption Flow



### **Description**

These instructions perform a single round of an AES encryption flow using a round key from the second source operand, operating on 128-bit data (state) from the first source operand, and store the result in the destination operand.

Use the AESENC instruction for all but the last encryption rounds. For the last encryption round, use the AESENCCLAST instruction

VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (255:128) of the destination YMM register are zeroed.

128-bit Legacy SSE version: The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an

XMM register or a 128-bit memory location. Bits (255:128) of the corresponding YMM destination register remain unchanged.

## **Operation**

**VAESENC**   $STATE \leftarrow SRC1$ ; RoundKey  $\leftarrow$  SRC2;  $STATE \leftarrow ShiftRows( STATE);$  $STATE \leftarrow SubBytes(STATE);$  $STATE \leftarrow MixColumns( STATE);$ DEST[127:0]  $\leftarrow$  STATE XOR RoundKey; DEST[255:128]  $\leftarrow 0$ 

#### **AESENC**

 $STATE \leftarrow SRC1;$ RoundKey  $\leftarrow$  SRC2;  $STATE \leftarrow ShiftRows( STATE);$  $STATE \leftarrow SubBytes(STATE);$  $STATE \leftarrow MixColumns(STATE);$ DEST[127:0]  $\leftarrow$  STATE XOR RoundKey; DEST[255:128] (Unmodified)

#### **VAESENCLAST**

 $STATE \leftarrow SRC1$ ; RoundKey  $\leftarrow$  SRC2;  $STATE \leftarrow ShiftRows( STATE);$  $STATE \leftarrow SubBytes(STATE);$  $\text{DEF}[127:0] \leftarrow \text{STATE XOR RoundKey};$ DEST[255:128]  $\leftarrow 0$ 

#### **AESENCLAST**

 $STATE \leftarrow SRC1$ ; RoundKey  $\leftarrow$  SRC2; STATE ← ShiftRows( STATE );  $STATE \leftarrow SubBytes(STATE);$  $\text{DEST}[127:0] \leftarrow \text{STATE XOR RoundKey};$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

 $(V)$ AESENC  $\text{m128i}$  mm aesenc ( $\text{m128i}$ ,  $\text{m128i}$ )

(V)AESENCLAST \_\_m128i \_mm\_aesenclast (\_\_m128i, \_\_m128i)

INSTRUCTION SET REFERENCE

## SIMD Floating-Point Exceptions

none

Other Exceptions

See Exceptions Type 4

# AESDEC/AESDECLAST- Perform One Round of an AES Decryption Flow



### Description

These instructions perform a single round of the AES decryption flow using the Equivalent Inverse Cipher, with the round key from the second source operand, operating on a 128-bit data (state) from the first source operand, and store the result in the destination operand.

Use the AESDEC instruction for all but the last decryption round. For the last decryption round, use the AESDECCLAST instruction

VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (255:128) of the destination YMM register are zeroed.

128-bit Legacy SSE version: The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (255:128) of the corresponding YMM destination register remain unchanged.

#### **Operation**

**VAESDEC**   $STATE \leftarrow$  SRC1 $\cdot$ RoundKey  $\leftarrow$  SRC2:  $STATE \leftarrow InvShiftRows( STATE);$  $STATE \leftarrow InvSubBytes( STATE);$  $STATE \leftarrow InvMixColumns( STATE);$ DEST[127:0]  $\leftarrow$  STATE XOR RoundKey;  $DEFST[255:128] \leftarrow 0$ 

#### **AESDEC**

 $STATE \leftarrow SRC1$ : RoundKey  $\leftarrow$  SRC2:  $STATE \leftarrow InvShiftRows( STATE);$  $STATE \leftarrow InvSubBytes( STATE);$  $STATE \leftarrow InvMixColumns( STATE);$ DEST[127:0]  $\leftarrow$  STATE XOR RoundKey; DEST[255:128] (Unmodified)

#### **VAESDECLAST**

 $STATE \leftarrow SRC1$ : RoundKey  $\leftarrow$  SRC2:  $STATE \leftarrow InvShiftRows( STATE);$  $STATE \leftarrow InvSubBytes( STATE);$ DEST[127:0]  $\leftarrow$  STATE XOR RoundKey;  $DEF[255:128] \leftarrow 0$ 

#### **AESDECLAST**

 $STATE \leftarrow SRC1$ : RoundKey  $\leftarrow$  SRC2;  $STATE \leftarrow InvShiftRows(STATE)$ :  $STATE \leftarrow InvSubBytes( STATE);$ DEST[127:0]  $\leftarrow$  STATE XOR RoundKey; DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

(V)AESDEC \_\_m128i \_mm\_aesdec (\_\_m128i, \_\_m128i)

(V)AESDECLAST \_\_m128i \_mm\_aesdeclast (\_\_m128i, \_\_m128i)

SIMD Floating-Point Exceptions

none

# AESIMC- Perform the AES InvMixColumn Transformation



### **Description**

Perform the InvMixColumns transformation on the source operand and store the result in the destination operand. The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location.

Note the AESIMC instruction should be applied to the expanded AES round keys (except for the first and last round key) in order to prepare them for decryption using the "Equivalent Inverse Cipher" (defined in FIPS 197).

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.Operation

#### **VAESIMC**

 $DEST[127:0] \leftarrow InvMixColumns(SRC);$ DEST[255:128]  $\leftarrow$  0;

#### **AESIMC**

 $\text{DEST}[127:0] \leftarrow \text{InvMixColumns}( \text{SRC});$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

 $(V)$ AESIMC  $\text{m128i}$  mm aesimc ( $\text{m128i}$ )

#### SIMD Floating-Point Exceptions

None

# AESKEYGENASSIST - AES Round Key Generation Assist



### **Description**

Assist in expanding the AES cipher key, by computing steps towards generating a round key for encryption, using 128-bit data specified in the source operand and an 8-bit round constant specified as an immediate, store the result in the destination operand.

The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

128-bit Legacy SSE version:Bits (255:128) of the corresponding YMM destination register remain unchanged.Operation

**VAESKEYGENASSIST**   $X3[31:0] \leftarrow$  SRC [127: 96];  $X2[31:0] \leftarrow$  SRC [95: 64];  $X1[31:0] \leftarrow$  SRC [63: 32];  $X0[31:0] \leftarrow$  SRC [31: 0];  $RCON[31:0] \leftarrow ZeroExtend(Imm8[7:0])$ ;  $DEST[31:0] \leftarrow SubWord(X1);$  $\text{DEF163:32 } \in \text{RotWord}(\text{SubWord}(X1))$  XOR RCON;  $DEST[95:64] \leftarrow SubWord(X3);$  $\text{DEST}[127:96] \leftarrow \text{RotWord}(\text{SubWord}(X3))$  XOR RCON; DEST[255:128]  $\leftarrow$  0;

#### **AESKEYGENASSIST**

 $X3[31:0] \leftarrow$  SRC [127: 96];  $X2[31:0] \leftarrow$  SRC [95: 64];  $X1[31:0] \leftarrow$  SRC [63: 32];  $X0[31:0] \leftarrow$  SRC [31: 0];  $RCON[31:0] \leftarrow ZeroExtend(Imm8[7:0])$ ;  $DEST[31:0] \leftarrow SubWord(X1);$  $\text{DEST}[63:32] \leftarrow \text{RotWord}(\text{SubWord}(X1)) \text{XOR RCON};$  $DEST[95:64] \leftarrow SubWord(X3);$  $\text{DEST}[127:96] \leftarrow \text{RotWord}(\text{SubWord}(X3)) \text{ XOR RCON};$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

(V)AESKEYGENASSIST \_\_m128i \_mm\_aesimc (\_\_m128i, const int)

SIMD Floating-Point Exceptions None

# ANDPD- Bitwise Logical AND of Packed Double Precision Floating-Point Values



### **Description**

Performs a bitwise logical AND of the two or four packed double-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

#### **VANDPD (VEX.256 encoded version)**

 $\text{DEF163:0}$   $\leftarrow$  SRC1[63:0] BITWISE AND SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC}[127:64] \text{BITWISE AND SRC2}[127:64]$  $\text{DEF}[191:128] \leftarrow \text{SRC}[191:128] \text{ BITWISE AND} \text{SRC}[2[191:128]$ 

#### $\text{DEF}[255:192] \leftarrow \text{SRC}[255:192] \text{ BITWISE AND} \text{SRC}[255:192]$

**VANDPD (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC1}[63:0] \text{BITWISE}$  AND SRC2[63:0]  $DEF[127:64] \leftarrow$  SRC1[127:64] BITWISE AND SRC2[127:64]  $DEF[255:128] \leftarrow 0$ 

#### **ANDPD (128-bit Legacy SSE version)**

 $\text{DEF}[63:0] \leftarrow \text{DEF}[63:0]$  BITWISE AND SRC[63:0]  $\text{DEF127:}64$ ]  $\leftarrow$  DEST[127:64] BITWISE AND SRC[127:64] DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VANDPD \_\_m256d \_mm256\_and\_pd (\_\_m256d a, \_\_m256d b);

ANDPD \_\_m128d \_mm\_and\_pd (\_\_m128d a, \_\_m128d b);

### SIMD Floating-Point Exceptions

**None** 

# ANDPS- Bitwise Logical AND of Packed Single Precision Floating-Point Values



### **Description**

Performs a bitwise logical AND of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VANDPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] \text{ BITWISE AND SRC2}[31:0]$  $\text{DEF1}[63:32] \leftarrow \text{SRC1}[63:32] \text{ BITWISE AND SRC2}[63:32]$  $\text{DEF}$ [95:64]  $\leftarrow$  SRC1[95:64] BITWISE AND SRC2[95:64]
$DEF[127:96] \leftarrow$  SRC1[127:96] BITWISE AND SRC2[127:96] DEST[159:128] Å SRC1[159:128] BITWISE AND SRC2[159:128] DEST[191:160]← SRC1[191:160] BITWISE AND SRC2[191:160] DEST[223:192] Å SRC1[223:192] BITWISE AND SRC2[223:192]  $DEF[255:224] \leftarrow$  SRC1[255:224] BITWISE AND SRC2[255:224].

### **VANDPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}1[31:0] \text{BITWISE}$  AND SRC2[31:0]  $DEST[63:32] \leftarrow$  SRC1[63:32] BITWISE AND SRC2[63:32]  $\text{DEF195:64} \leftarrow \text{SRC1}[95:64] \text{ BITWISE AND} \text{SRC2}[95:64]$ DEST[127:96] Å SRC1[127:96] BITWISE AND SRC2[127:96]  $DEFST[255:128] \leftarrow 0$ 

### **ANDPS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{DEF}[31:0] \text{ BITWISE AND} \text{SRC}[31:0]$  $\text{DEF163:32}$   $\leftrightarrow$  DEST[63:32] BITWISE AND SRC[63:32]  $\text{DEF}$ [95:64]  $\leftarrow$  DEST[95:64] BITWISE AND SRC[95:64]  $\text{DEF}[127:96] \leftarrow \text{DEF}[127:96] \text{ BITWISE AND} \text{SRC}[127:96]$ DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VANDPS \_\_m256 \_mm256\_and\_ps (\_\_m256 a, \_\_m256 b);

ANDPS  $m128$  mm and ps ( $m128$  a,  $m128$  b);

#### SIMD Floating-Point Exceptions

**None** 

#### Other Exceptions

See Exceptions Type 4

# ANDNPD- Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values



# **Description**

Performs a bitwise logical AND NOT of the two or four packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

## **Operation**

## **VANDNPD (VEX.256 encoded version)**

 $\text{DEF}[63:0] \leftarrow (\text{NOT}( \text{SRC}[63:0]) \text{ BITWISE AND} \text{SRC}[63:0]$  $\text{DEF}[127:64] \leftarrow (\text{NOT}( \text{SRC1}[127:64])) \text{BITWISE AND} \text{SRC2}[127:64]$  $\text{DEF}[191:128] \leftarrow (\text{NOT}( \text{SRC1}[191:128]) \text{ BITWISE AND} \text{SRC2}[191:128]$ 

## DEST[255:192] Å (NOT(SRC1[255:192])) BITWISE AND SRC2[255:192]

## **VANDNPD (VEX.128 encoded version)**

DEST[63:0]  $\leftarrow$  (NOT(SRC1[63:0])) BITWISE AND SRC2[63:0]  $DEF127:64$   $\leftarrow$  (NOT(SRC1[127:64])) BITWISE AND SRC2[127:64]  $DEF[255:128] \leftarrow 0$ 

### **ANDNPD (128-bit Legacy SSE version)**

 $\text{DEF}[63:0] \leftarrow (\text{NOT}(\text{DEST}[63:0]) \text{BITWISE AND} \text{SRC}[63:0]$  $\text{DEF}[127:64] \leftarrow (\text{NOT}(\text{DEST}[127:64])) \text{BITWISE AND} \text{SRC}[127:64]$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VANDNPD \_\_m256d \_mm256\_andnot\_pd (\_\_m256d a, \_\_m256d b);

ANDNPD \_\_m128d \_mm\_andnot\_pd (\_\_m128d a, \_\_m128d b);

## SIMD Floating-Point Exceptions

**None** 

Other Exceptions See Exceptions Type 4

# ANDNPS- Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values



# **Description**

Performs a bitwise logical AND NOT of the four or eight packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

# **Operation**

## **VANDNPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow (\text{NOT}( \text{SRC}[31:0]) \text{ BITWISE AND} \text{SRC}[2] \text{R}1:0]$  $\text{DEF163:32}$   $\leftarrow$  (NOT(SRC1[63:32])) BITWISE AND SRC2[63:32]  $\text{DEF}$ [95:64]  $\leftarrow$  (NOT(SRC1[95:64])) BITWISE AND SRC2[95:64]  $DEF[127:96] \leftarrow (NOT(SRC1[127:96]))$  BITWISE AND SRC2[127:96]  $\text{DEF159:128}$   $\leftarrow$  (NOT(SRC1[159:128])) BITWISE AND SRC2[159:128] DEST[191:160]← (NOT(SRC1[191:160])) BITWISE AND SRC2[191:160] DEST[223:192] Å (NOT(SRC1[223:192])) BITWISE AND SRC2[223:192]  $DEF[255:224] \leftarrow (NOT(SRC1[255:224]))$  BITWISE AND SRC2[255:224].

### **VANDNPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow (\text{NOT}( \text{SRC}[31:0]) \text{ BITWISE AND} \text{SRC}[2] \text{sn}1:0]$  $\text{DEF163:32}$   $\leftarrow$  (NOT(SRC1[63:32])) BITWISE AND SRC2[63:32]  $\text{DEF}[95:64] \leftarrow (\text{NOT}( \text{SRC} 1[95:64])) \text{BITWISE AND} \text{SRC} 2[95:64]$  $DEF[127:96] \leftarrow (NOT(SRC1[127:96]))$  BITWISE AND SRC2[127:96]  $DEFST[255:128] \leftarrow 0$ 

## **ANDNPS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow (\text{NOT}(\text{DEF}[31:0]) \text{ BITWISE AND} \text{SRC}[31:0]$  $\text{DEF163:32}$   $\leftarrow$  (NOT(DEST[63:32])) BITWISE AND SRC[63:32]  $\text{DEF195:}641 \leftarrow (\text{NOT}(\text{DEF195:}64))$  BITWISE AND SRC[95:64] DEST[127:96]  $\leftarrow$  (NOT(DEST[127:96])) BITWISE AND SRC[127:96] DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VANDNPS \_\_m256 \_mm256\_andnot\_ps (\_\_m256 a, \_\_m256 b);

ANDNPS  $m128$  mm andnot ps ( $m128$  a,  $m128$  b);

#### SIMD Floating-Point Exceptions

**None** 

#### Other Exceptions

See Exceptions Type 4

# BLENDPD- Blend Packed Double Precision Floating-Point Values



# **Description**

Double-precision floating-point values from the second source operand (third operand) are conditionally merged with values from the first source operand (second operand) and written to the destination operand (first operand). The immediate bits [3:0] determine whether the corresponding double-precision floating-point value in the destination is copied from the second source or first source. If a bit in the mask, corresponding to a word, is "1", then the double-precision floating-point value in the second source operand is copied, else the value in the first source operand is copied.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

### **VBLENDPD (VEX.256 encoded version)**

IF (IMM8[0] = 0)THEN DEST[63:0]  $\leftarrow$  SRC1[63:0] ELSE DEST  $[63:0] \leftarrow$  SRC2 $[63:0]$  FI IF (IMM8[1] = 0) THEN DEST[127:64]  $\leftarrow$  SRC1[127:64] ELSE DEST  $[127:64] \leftarrow$  SRC2 $[127:64]$  FI IF (IMM8[2] = 0) THEN DEST[191:128]  $\leftarrow$  SRC1[191:128] ELSE DEST  $[191:128] \leftarrow$  SRC2 $[191:128]$  FI IF (IMM8[3] = 0) THEN DEST[255:192]  $\leftarrow$  SRC1[255:192] ELSE DEST  $[255:192] \leftarrow$  SRC2 $[255:192]$  FI

## **VBLENDPD (VEX.128 encoded version)**

IF (IMM8[0] = 0)THEN DEST[63:0]  $\leftarrow$  SRC1[63:0] ELSE DEST  $[63:0] \leftarrow$  SRC2 $[63:0]$  FI IF (IMM8[1] = 0) THEN DEST[127:64]  $\leftarrow$  SRC1[127:64] ELSE DEST  $[127:64] \leftarrow$  SRC2 $[127:64]$  FI  $DEST[255:128] \leftarrow 0$ 

## **BLENDPD (128-bit Legacy SSE version)**

```
IF (IMM8[0] = 0)THEN DEST[63:0] \leftarrow DEST[63:0]
        ELSE DEST [63:0] \leftarrow SRC[63:0] FI
IF (IMM8[1] = 0) THEN DEST[127:64] \leftarrow DEST[127:64]
        ELSE DEST [127:64] \leftarrow SRC[127:64] FI
DEST[255:128] (Unmodified)
```
## Intel C/C++ Compiler Intrinsic Equivalent

VBLENDPD \_\_m256d \_mm256\_blend\_pd (\_\_m256d a, \_\_m256d b, const int mask);

BLENDPD \_\_m128d \_mm\_blend\_pd (\_\_m128d a, \_\_m128d b, const int mask);

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4

# BLENDPS- Blend Packed Single Precision Floating-Point Values



# **Description**

Single-precision floating-point values from the second source operand (third operand) are conditionally merged with values from the first source operand (second operand) and written to the destination operand (first operand). The immediate bits [7:0] determine whether the corresponding single precision floating-point value in the destination is copied from the second source or first source. If a bit in the mask, corresponding to a word, is "1", then the single-precision floating-point value in the second source operand is copied, else the value in the first source operand is copied.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: The first source operand an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

**VBLENDPS (VEX.256 encoded version)** IF (IMM8[0] = 0) THEN DEST[31:0]  $\xi$ SRC1[31:0] ELSE DEST  $[31:0] \leftarrow$  SRC2 $[31:0]$  FI IF (IMM8[1] = 0) THEN DEST[63:32]  $\leftarrow$  SRC1[63:32] ELSE DEST  $[63:32] \leftarrow$  SRC2 $[63:32]$  FI IF (IMM8[2] = 0) THEN DEST[95:64]  $\leftarrow$  SRC1[95:64] ELSE DEST [95:64]  $\leftarrow$  SRC2[95:64] FI IF (IMM8[3] = 0) THEN DEST[127:96]  $\leftarrow$  SRC1[127:96] ELSE DEST  $[127:96] \leftarrow$  SRC2 $[127:96]$  FI IF (IMM8[4] = 0) THEN DEST[159:128]  $\leftarrow$  SRC1[159:128] ELSE DEST [159:128]  $\leftarrow$  SRC2[159:128] FI IF (IMM8[5] = 0) THEN DEST[191:160]  $\leftarrow$  SRC1[191:160] ELSE DEST  $[191:160] \leftarrow$  SRC2 $[191:160]$  FI IF (IMM8[6] = 0) THEN DEST[223:192]  $\leftarrow$  SRC1[223:192] ELSE DEST  $[223:192] \leftarrow$  SRC2 $[223:192]$  FI IF (IMM8[7] = 0) THEN DEST[255:224]  $\leftarrow$  SRC1[255:224] ELSE DEST  $[255:224] \leftarrow$  SRC2 $[255:224]$  FI.

## **VBLENDPS (VEX.128 encoded version)**

```
IF (IMM8[0] = 0) THEN DEST[31:0] \xiSRC1[31:0]
        ELSE DEST [31:0] \leftarrow SRC2[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] \leftarrow SRC1[63:32]
        ELSE DEST [63:32] ← SRC2[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] \leftarrow SRC1[95:64]
        ELSE DEST [95:64] \leftarrow SRC2[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] \leftarrow SRC1[127:96]
        ELSE DEST [127:96] \leftarrow SRC2[127:96] FI
DEST[255:128] \leftarrow 0
```
## **BLENDPS (128-bit Legacy SSE version)**

```
IF (IMM8[0] = 0) THEN DEST[31:0] \leftarrow DEST[31:0]
        ELSE DEST [31:0] \leftarrow SRC[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] \leftarrow DEST[63:32]
        ELSE DEST [63:32] \leftarrow SRC[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] \leftarrow DEST[95:64]
        ELSE DEST [95:64] \leftarrow SRC[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] \leftarrow DEST[127:96]
        ELSE DEST [127:96] \leftarrow SRC[127:96] FI
DEST[255:128] (Unmodified)
```
## INSTRUCTION SET REFERENCE

# Intel C/C++ Compiler Intrinsic Equivalent

VBLENDPS \_\_m256 \_mm256\_blend\_ps (\_\_m256 a, \_\_m256 b, const int mask);

BLENDPS \_\_m128 \_mm\_blend\_ps (\_\_m128 a, \_\_m128 b, const int mask);

SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 4



# BLENDVPD- Blend Packed Double Precision Floating-Point Values

## **Description**

Conditionally copy each quadword data element of double-precision floating-point value from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each quadword element of the mask register.

Each quadword element of the destination operand is copied from:

- the corresponding quadword element in the second source operand, If a mask bit is "1"; or
- the corresponding quadword element in the first source operand, If a mask bit is "0"

The register assignment of the implicit mask operand for BLENDVPD is defined to be the architectural register XMM0

128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (255:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMM0. An attempt to execute BLENDVPD with a VEX prefix will cause #UD.

VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory

location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (255:128) of the corresponding YMM register (destination register) are zeroed. VEX.W must be 0, otherwise, the instruction will  $#$ UD.

VEX.256 encoded version: The first source operand and destination operand are YMM registers. The second source operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. VEX.W must be 0, otherwise, the instruction will #UD.

VBLENDVPD permits the mask to be any XMM or YMM register. In contrast, BLENDVPD treats XMM0 implicitly as the mask and do not support non-destructive destination operation.

## **Operation**

## **VBLENDVPD (VEX.256 encoded version)**

 $MASK \leftarrow SRC3$ IF (MASK[63] = 0) THEN DEST[63:0]  $\leftarrow$  SRC1[63:0] ELSE DEST  $[63:0] \leftarrow$  SRC2 $[63:0]$  FI IF (MASK[127] = 0) THEN DEST[127:64]  $\leftarrow$  SRC1[127:64] ELSE DEST  $[127:64] \leftarrow$  SRC2 $[127:64]$  FI IF (MASK[191] = 0) THEN DEST[191:128]  $\leftarrow$  SRC1[191:128] ELSE DEST [191:128]  $\leftarrow$  SRC2[191:128] FI IF (MASK[255] = 0) THEN DEST[255:192]  $\leftarrow$  SRC1[255:192] ELSE DEST  $[255:192] \leftarrow$  SRC2 $[255:192]$  FI

## **VBLENDVPD (VEX.128 encoded version)**

 $MASK \leftarrow SRC3$ IF (MASK[63] = 0) THEN DEST[63:0]  $\leftarrow$  SRC1[63:0] ELSE DEST  $[63:0] \leftarrow$  SRC2 $[63:0]$  FI IF (MASK[127] = 0) THEN DEST[127:64]  $\leftarrow$  SRC1[127:64] ELSE DEST  $[127:64] \leftarrow$  SRC2 $[127:64]$  FI  $DEF[T255:128] \leftarrow 0$ 

## **BLENDVPD (128-bit Legacy SSE version)**

 $MASK \leftarrow XMMO$ IF (MASK[63] = 0) THEN DEST[63:0]  $\leftarrow$  DEST[63:0] ELSE DEST  $[63:0] \leftarrow$  SRC $[63:0]$  FI IF (MASK[127] = 0) THEN DEST[127:64]  $\leftarrow$  DEST[127:64] ELSE DEST  $[127:64] \leftarrow$  SRC $[127:64]$  FI DEST[255:128] (Unmodified)

# Intel C/C++ Compiler Intrinsic Equivalent

VBLENDVPD \_\_m256 \_mm256\_blendv\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d mask);

VBLENDVPD \_\_m128 \_mm\_blendv\_pd (\_\_m128d a, \_\_m128d b, \_\_m128d mask);

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX. W = 1.

# BLENDVPS- Blend Packed Single Precision Floating-Point Values



# **Description**

Conditionally copy each dword data element of single-precision floating-point value from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each dword element of the mask register.

Each quadword element of the destination operand is copied from:

- the corresponding dword element in the second source operand, If a mask bit is "1"; or
- the corresponding dword element in the first source operand, If a mask bit is "0"

The register assignment of the implicit mask operand for BLENDVPS is defined to be the architectural register XMM0

128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (255:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMM0. An attempt to execute BLENDVPS with a VEX prefix will cause #UD.

VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of

the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (255:128) of the corresponding YMM register (destination register) are zeroed. VEX.W must be 0, otherwise, the instruction will  $#$ UD.

VEX.256 encoded version: The first source operand and destination operand are YMM registers. The second source operand can be a YMM register or a 256-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode,  $imm8[7]$  is ignored. VEX.W must be 0, otherwise, the instruction will  $\#UD$ .

VBLENDVPS permits the mask to be any XMM or YMM register. In contrast, BLENDVPS treats XMM0 implicitly as the mask and do not support non-destructive destination operation.

## **Operation**

**VBLENDVPS (VEX.256 encoded version)**  $MASK \leftarrow$  SRC3 IF (MASK[31] = 0) THEN DEST[31:0]  $\leftarrow$  SRC1[31:0] ELSE DEST  $[31:0] \leftarrow$  SRC2 $[31:0]$  FI IF (MASK[63] = 0) THEN DEST[63:32]  $\leftarrow$  SRC1[63:32] ELSE DEST  $[63:32] \leftarrow$  SRC2 $[63:32]$  FI IF (MASK[95] = 0) THEN DEST[95:64]  $\leftarrow$  SRC1[95:64] ELSE DEST  $[95:64] \leftarrow$  SRC2 $[95:64]$  FI IF (MASK[127] = 0) THEN DEST[127:96]  $\leftarrow$  SRC1[127:96] ELSE DEST  $[127:96] \leftarrow$  SRC2 $[127:96]$  FI IF (MASK[159] = 0) THEN DEST[159:128]  $\leftarrow$  SRC1[159:128] ELSE DEST  $[159:128] \leftarrow$  SRC2 $[159:128]$  FI IF (MASK[191] = 0) THEN DEST[191:160]  $\leftarrow$  SRC1[191:160] ELSE DEST  $[191:160] \leftarrow$  SRC2 $[191:160]$  FI IF (MASK[223] = 0) THEN DEST[223:192]  $\leftarrow$  SRC1[223:192] ELSE DEST  $[223:192] \leftarrow$  SRC2 $[223:192]$  FI IF (MASK[255] = 0) THEN DEST[255:224]  $\leftarrow$  SRC1[255:224] ELSE DEST  $[255:224] \leftarrow$  SRC2 $[255:224]$  FI

## **VBLENDVPS (VEX.128 encoded version)**

 $MASK \leftarrow$  SRC3

- IF (MASK[31] = 0) THEN DEST[31:0]  $\leftarrow$  SRC1[31:0] ELSE DEST  $[31:0] \leftarrow$  SRC2 $[31:0]$  FI
- IF (MASK[63] = 0) THEN DEST[63:32]  $\leftarrow$  SRC1[63:32]

ELSE DEST  $[63:32] \leftarrow$  SRC2 $[63:32]$  FI

IF (MASK[95] = 0) THEN DEST[95:64]  $\leftarrow$  SRC1[95:64] ELSE DEST  $[95:64] \leftarrow$  SRC2 $[95:64]$  FI

#### INSTRUCTION SET REFERENCE

IF (MASK[127] = 0) THEN DEST[127:96]  $\leftarrow$  SRC1[127:96] ELSE DEST  $[127:96] \leftarrow$  SRC2 $[127:96]$  FI  $DEF[T255:128] \leftarrow 0$ 

# **BLENDVPS (128-bit Legacy SSE version)**  $MASK \leftarrow XMMO$ IF (MASK[31] = 0) THEN DEST[31:0]  $\leftarrow$  DEST[31:0] ELSE DEST  $[31:0] \leftarrow$  SRC $[31:0]$  FI IF (MASK[63] = 0) THEN DEST[63:32]  $\leftarrow$  DEST[63:32] ELSE DEST  $[63:32] \leftarrow$  SRC $[63:32]$  FI IF (MASK[95] = 0) THEN DEST[95:64]  $\leftarrow$  DEST[95:64] ELSE DEST  $[95:64] \leftarrow$  SRC $[95:64]$  FI IF (MASK[127] = 0) THEN DEST[127:96]  $\leftarrow$  DEST[127:96] ELSE DEST  $[127:96] \leftarrow$  SRC $[127:96]$  FI DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VBLENDVPS \_\_m256 \_mm256\_blendv\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 mask);

VBLENDVPS  $\text{m128 mm}$  blendv ps ( $\text{m128 a}, \text{m128 b}, \text{m128 mask}$ );

#### SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX.W = 1.

# VBROADCAST- Load with Broadcast



# **Description**

Load floating point values from the source operand (second operand) and broadcast to all elements of the destination operand (first operand).

The destination operand is a YMM register. The source operand is either a 32-bit, 64 bit, or 128-bit memory location. Register source encodings are reserved and will  $#$ UD.

VBROADCASTSD and VBROADCASTF128 are only supported as 256-bit wide versions. VBROADCASTSS is supported in both 128-bit and 256-bit wide versions.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

If VBROADCASTSD or VBROADCASTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.



Figure 5-1. VBROADCASTSS Operation (VEX.256 encoded version)



Figure 5-2. VBROADCASTSS Operation (128-bit version)



# Figure 5-3. VBROADCASTSD Operation



# Figure 5-4. VBROADCASTF128 Operation

# **Operation**

# **VBROADCASTSS (128 bit version)**

temp  $\leftarrow$  SRC[31:0]  $DEST[31:0] \leftarrow temp$  $DEST[63:32] \leftarrow temp$  $DEST[95:64] \leftarrow temp$  $\text{DEF}[127:96] \leftarrow \text{temp}$  $DEST[255:128] \leftarrow 0$ 

#### INSTRUCTION SET REFERENCE

#### **VBROADCASTSS (VEX.256 encoded version)**

temp  $\leftarrow$  SRC[31:0] DEST[31:0]  $\leftarrow$  temp DEST[63:32]  $\leftarrow$  temp  $DEST[95:64] \leftarrow temp$ DEST[127:96]  $\leftarrow$  temp DEST[159:128]  $\leftarrow$  temp  $DEST[191:160] \leftarrow temp$  $DEST[223:192] \leftarrow temp$  $DEST[255:224] \leftarrow$  temp

#### **VBROADCASTSD (VEX.256 encoded version)**

temp  $\leftarrow$  SRC[63:0] DEST[63:0]  $\leftarrow$  temp DEST[127:64]  $\leftarrow$  temp  $DEST[191:128] \leftarrow temp$ DEST[255:192]  $\leftarrow$  temp

#### **VBROADCASTF128**

temp  $\leftarrow$  SRC[127:0]  $DESTI127:0$ ]  $\leftarrow$  temp DEST[255:128]  $\leftarrow$  temp

#### Intel C/C++ Compiler Intrinsic Equivalent

VBROADCASTSS \_\_m128 \_mm\_broadcast\_ss(float \*a);

VBROADCASTSS \_\_m256 \_mm256\_broadcast\_ss(float \*a);

VBROADCASTSD \_\_m256d \_mm256\_broadcast\_sd(double \*a);

VBROADCASTF128 \_\_m256 \_mm256\_broadcast\_ps(\_\_m128 \* a);

VBROADCASTF128  $m256d$  mm256 broadcast pd( $m128d * a$ );

#### SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 6, additionally  $\#$ UD If VEX.L = 0 for VBROADCASTSD. If  $VEX.L = 0$  for  $VBROADCASTF128$ 



# CMPPD- Compare Packed Double-Precision Floating-Point Values

# **Description**

Performs a SIMD compare of the packed double-precision floating-point values in the second source operand and the first source operand and returns the results of the comparison to the destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source operands. The result of each comparison is a quadword mask of all 1s (comparison true) or all 0s (comparison false).

VEX.256 encoded version: The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256 bit memory location. The destination operand (first operand) is a YMM register. Four comparisons are performed with results written to the destination operand.

128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. Bits (255:128) of the corresponding YMM destination register remain unchanged. Two comparisons are performed with results written to bits 127:0 of the destination operand.

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 128-bit memory location. Bits (255:128) of the destination YMM register are zeroed. Two comparisons are performed with results written to bits 127:0 of the destination operand.

The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see [Table 5-9\)](#page-165-0). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of [Table 5-9](#page-165-0)). Bits 3 through 7 of the immediate are reserved.

<span id="page-165-0"></span>

# Table 5-9. Comparison Predicate for CMPPD and CMPPS Instructions

## INSTRUCTION SET REFERENCE



# Table 5-9. Comparison Predicate for CMPPD and CMPPS Instructions (Continued)



# Table 5-9. Comparison Predicate for CMPPD and CMPPS Instructions (Continued)

## NOTES:

1. If either operand A or B is a NAN.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with "CPUID.1H:  $ECX.AVX = 0$ " do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (*Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPD instruction, for processors with "CPUID.1H:ECX.AVX =0". See [Table 5-10.](#page-168-0) Compiler should treat reserved Imm8 values as illegal syntax.

<span id="page-168-0"></span>

Pseudo-Op	<b>CMPPD Implementation</b>
CMPEOPD xmm1, xmm2	CMPPD $xmm1$ , $xmm2$ , 0
CMPLTPD xmm1, xmm2	CMPPD xmm1, xmm2, 1
CMPLEPD xmm1, xmm2	CMPPD xmm1, xmm2, 2
CMPUNORDPD xmm1. xmm2	CMPPD xmm1 xmm2, 3
CMPNEOPD xmm1, xmm2	CMPPD xmm1, xmm2, 4
CMPNLTPD xmm1 xmm2	CMPPD $xmm1$ , $xmm2$ , 5
CMPNLEPD xmm1, xmm2	CMPPD $xmm1$ , $xmm2$ , 6
CMPORDPD xmm1 xmm2	CMPPD xmm1, xmm2, 7

Table 5-10. Pseudo-Op and CMPPD Implementation

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with "CPUID.1H:ECX.AVX =1" implement the full complement of 32 predicates shown in [Table 5-9](#page-165-0), software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPD instruction. See [Table 5-11,](#page-168-1) where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.

<span id="page-168-1"></span>

# Table 5-11. Pseudo-Op and VCMPPD Implementation



# Table 5-11. Pseudo-Op and VCMPPD Implementation

# Operation

CASE (COMPARISON PREDICATE) OF  $0: OP3 \leftarrow EQ_OQ; OP5 \leftarrow EQ_OQ;$  $1: OP3 \leftarrow LT_OS$ ; OP5  $\leftarrow LT_OS$ ;  $2: OP3 \leftarrow$  LE\_OS; OP5  $\leftarrow$  LE\_OS;

 $3: OP3 \leftarrow UNORD_Q; OP5 \leftarrow UNORD_Q;$ 

4: OP3  $\leftarrow$  NEQ UQ; OP5  $\leftarrow$  NEQ UQ;  $5: OP3 \leftarrow NLT$  US; OP5  $\leftarrow NLT$  US; 6: OP3  $\leftarrow$  NLE\_US; OP5  $\leftarrow$  NLE\_US; 7: OP3  $\leftarrow$  ORD\_Q; OP5  $\leftarrow$  ORD\_Q;  $8: OP5 \leftarrow EO$  UQ;  $9:$  OP5  $\leftarrow$  NGE US; 10: OP5  $\leftarrow$  NGT US; 11: OP5  $\leftarrow$  FALSE OO; 12: OP5  $\leftarrow$  NEQ OQ; 13: OP5  $\leftarrow$  GE OS; 14: OP5  $\leftarrow$  GT OS; 15: OP5  $\leftarrow$  TRUE UO; 16: OP5  $\leftarrow$  EQ OS; 17: OP5  $\leftarrow$  LT\_OO; 18: OP5  $\leftarrow$  LE\_OO; 19: OP5  $\leftarrow$  UNORD S; 20: OP5  $\leftarrow$  NEO US;  $21:$  OP5  $\leftarrow$  NLT UO; 22: OP5  $\leftarrow$  NLE UO;  $23: OP5 \leftarrow ORD$  S; 24: OP5  $\leftarrow$  EQ US;  $25:$  OP5  $\leftarrow$  NGE UO;  $26:$  OP5  $\leftarrow$  NGT UQ;  $27:$  OP5  $\leftarrow$  FALSE\_OS; 28: OP5  $\leftarrow$  NEQ OS;  $29: OP5 \leftarrow GE$  OO;  $30:$  OP5  $\leftarrow$  GT OO;  $31:$  OP5  $\leftarrow$  TRUE US; DEFAULT: Reserved;

ESAC;

#### **VCMPPD (VEX.256 encoded version)**

```
CMP0 \leftarrow SRC1[63:0] OP5 SRC2[63:0];
CMP1 Å SRC1[127:64] OP5 SRC2[127:64];
CMP2 Å SRC1[191:128] OP5 SRC2[191:128];
CMP3 Å SRC1[255:192] OP5 SRC2[255:192];
IF CMP0 = TRUE
   THEN DEST[63:0] \leftarrow FFFFFFFFFFFFFFFFFFFH;
   ELSE DEST[63:0] \leftarrow 00000000000000000H; FI;
IF CMP1 = TRUE
   THEN DEST[127:64] \leftarrow FFFFFFFFFFFFFFFFFFFF!;
   ELSE DEST[127:64] \leftarrow 00000000000000000H; FI;
IF CMP2 = TRUE
```
THEN DEST[191:128] Å FFFFFFFFFFFFFFFFH; ELSE DEST[191:128]  $\leftarrow 00000000000000000$ H; FI; IF CMP3  $=$  TRUE

THEN DEST[255:192] Å FFFFFFFFFFFFFFFFH; ELSE DEST[255:192]  $\leftarrow 00000000000000000$ H; FI;

### **VCMPPD (VEX.128 encoded version)**

 $CMP0 \leftarrow$  SRC1[63:0] OP5 SRC2[63:0]; CMP1 Å SRC1[127:64] OP5 SRC2[127:64];  $IF$  CMP $0 = TRU$ E THEN DEST[63:0]  $\leftarrow$  FFFFFFFFFFFFFFFFFFFH; ELSE DEST[63:0]  $\leftarrow 00000000000000000$ H; FI;  $IF$  CMP1 = TRUE THEN DEST[127:64]  $\leftarrow$  FFFFFFFFFFFFFFFFFFFF; ELSE DEST[127:64]  $\leftarrow 00000000000000000$ H; FI;  $DEF[T255:128] \leftarrow 0$ 

### **CMPPD (128-bit Legacy SSE version)**

 $CMP0 \leftarrow$  SRC1[63:0] OP3 SRC2[63:0]; CMP1 Å SRC1[127:64] OP3 SRC2[127:64];  $IF$  CMP $0 = TRU$ E THEN DEST[63:0]  $\leftarrow$  FFFFFFFFFFFFFFFFFFFH; ELSE DEST[63:0]  $\leftarrow 00000000000000000$ H; FI;  $IF$  CMP1 = TRUE THEN DEST[127:64] Å FFFFFFFFFFFFFFFFH; ELSE DEST[127:64]  $\leftarrow 00000000000000000$ H; FI; DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VCMPPD \_\_m256 \_mm256\_cmp\_pd(\_\_m256 a, \_\_m256 b, const int imm)

VCMPPD  $\equiv$  m128 mm cmp pd( $\equiv$  m128 a,  $\equiv$  m128 b, const int imm)

## SIMD Floating-Point Exceptions

Invalid if SNaN operand and invalid if QNaN and predicate as listed in [Table 5-9](#page-165-0). Denormal

## Other Exceptions

See Exceptions Type 2



# CMPPS- Compare Packed Single-Precision Floating-Point Values

# **Description**

Performs a SIMD compare of the packed single-precision floating-point values in the second source operand and the first source operand and returns the results of the comparison to the destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each of the pairs of packed values. The result of each comparison is a quadword mask of all 1s (comparison true) or all 0s (comparison false).

VEX.256 encoded version: The first source operand (second operand) is a YMM register. The second source operand (third operand) can be a YMM register or a 256 bit memory location. The destination operand (first operand) is a YMM register. Eight comparisons are performed with results written to the destination operand.

128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 128-bit memory location. Bits (255:128) of the corresponding YMM destination register remain unchanged. Four comparisons are performed with results written to bits 127:0 of the destination operand.

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 128-bit memory location. Bits (255:128) of the destination YMM register are zeroed. Four comparisons are performed with results written to bits 127:0 of the destination operand.

The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see [Figure 5-9\)](#page-165-0). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of [Table 5-9\)](#page-165-0). Bits 3 through 7 of the immediate are reserved.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with "CPUID.1H:  $ECX.AVX = 0$ " do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (*Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPPS instruction, for processors with "CPUID.1H:ECX.AVX =0". See [Table 5-12](#page-173-0). Compiler should treat reserved Imm8 values as illegal syntax.

<span id="page-173-0"></span>

# Table 5-12. Pseudo-Op and CMPPS Implementation



## Table 5-12. Pseudo-Op and CMPPS Implementation

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with "CPUID.1H:  $ECX.AVX = 1"$  implement the full complement of 32 predicates shown in [Table 5-13,](#page-174-0) software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPPS instruction. See [Table 5-13](#page-174-0), where the notation of reg1 and reg2 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudoops to pre-defined constants to support a simpler intrinsic interface.



<span id="page-174-0"></span>



# Table 5-13. Pseudo-Op and VCMPPS Implementation

## **Operation**

CASE (COMPARISON PREDICATE) OF

- $0: OP3 \leftarrow EQ_QQ$ ;  $OP5 \leftarrow EQ_QQ$ ;
- 1: OP3  $\leftarrow$  LT\_OS; OP5  $\leftarrow$  LT\_OS;
- 2: OP3  $\leftarrow$  LE\_OS; OP5  $\leftarrow$  LE\_OS;
- 3: OP3  $\leftarrow$  UNORD\_Q; OP5  $\leftarrow$  UNORD\_Q;
- 4: OP3  $\leftarrow$  NEQ\_UQ; OP5  $\leftarrow$  NEQ\_UQ;
- 5: OP3  $\leftarrow$  NLT\_US; OP5  $\leftarrow$  NLT\_US;
- 6: OP3  $\leftarrow$  NLE\_US; OP5  $\leftarrow$  NLE\_US;
- 7: OP3  $\leftarrow$  ORD\_Q; OP5  $\leftarrow$  ORD\_Q;
- $8:$  OP5  $\leftarrow$  EQ UQ;
- $9:$  OP5  $\leftarrow$  NGE\_US;
- 10: OP5  $\leftarrow$  NGT US;
- 11: OP5  $\leftarrow$  FALSE OO;
- $12: OP5 \leftarrow NEQ_OQ;$
- 13: OP5  $\leftarrow$  GE OS;
- 14: OP5  $\leftarrow$  GT\_OS;

15: OP5  $\leftarrow$  TRUE UO; 16: OP5  $\leftarrow$  EQ OS;  $17:$  OP5  $\leftarrow$  LT\_OO: 18: OP5  $\leftarrow$  LE\_OO; 19: OP5  $\leftarrow$  UNORD S; 20: OP5  $\leftarrow$  NEO US;  $21:$  OP5  $\leftarrow$  NLT UO; 22: OP5  $\leftarrow$  NLE\_UO; 23: OP5  $\leftarrow$  ORD S; 24: OP5  $\leftarrow$  EQ US;  $25:$  OP5  $\leftarrow$  NGE UO;  $26:$  OP5  $\leftarrow$  NGT UO;  $27:$  OP5  $\leftarrow$  FALSE OS; 28: OP5  $\leftarrow$  NEQ OS; 29: OP5  $\leftarrow$  GE OO;  $30:$  OP5  $\leftarrow$  GT OO;  $31:$  OP5  $\leftarrow$  TRUE US; DEFAULT<sup>.</sup> Reserved ESAC;

```
VCMPPS (VEX.256 encoded version)
```
 $CMP0 \leftarrow$  SRC1[31:0] OP5 SRC2[31:0]; CMP1 Å SRC1[63:32] OP5 SRC2[63:32]; CMP2 Å SRC1[95:64] OP5 SRC2[95:64]; CMP3 Å SRC1[127:96] OP5 SRC2[127:96]; CMP4 Å SRC1[159:128] OP5 SRC2[159:128]; CMP5 Å SRC1[191:160] OP5 SRC2[191:160]; CMP6 Å SRC1[223:192] OP5 SRC2[223:192]; CMP7 Å SRC1[255:224] OP5 SRC2[255:224];  $IF$  CMP $0 = TRU$ E THEN DEST[31:0]  $\leftarrow$  FFFFFFFFH; ELSE DEST[31:0]  $\leftarrow$  000000000H; FI; IF CMP1 = TRUE THEN DEST[63:32]  $\leftarrow$  FFFFFFFFH; ELSE DEST[63:32]  $\leftarrow$ 0000000000H; FI; IF CMP2 = TRUE THEN DEST[95:64]  $\leftarrow$  FFFFFFFFH; ELSE DEST[95:64]  $\leftarrow$  000000000H; FI; IF  $CMP3 = TRUE$ THEN DEST[127:96]  $\leftarrow$  FFFFFFFFH; ELSE DEST[127:96]  $\leftarrow$  000000000H; FI; IF CMP4 = TRUE THEN DEST[159:128]  $\leftarrow$  FFFFFFFFH;

ELSE DEST[159:128]  $\leftarrow$  000000000H; FI; IF CMP5  $=$  TRUE THEN DEST[191:160]  $\leftarrow$  FFFFFFFFH: ELSE DEST[191:160]  $\leftarrow$  000000000H; FI; IF  $CMP6 = TRUE$ THEN DEST[223:192]  $\leftarrow$  FFFFFFFFH; ELSE DEST[223:192] ←000000000H; FI; IF  $CMP7 = TRUE$ THEN DEST[255:224]  $\leftarrow$  FFFFFFFFH; ELSE DEST[255:224]  $\leftarrow$  000000000H; FI; **VCMPPS (VEX.128 encoded version)**  $CMP0 \leftarrow$  SRC1[31:0] OP5 SRC2[31:0]; CMP1 Å SRC1[63:32] OP5 SRC2[63:32]; CMP2 Å SRC1[95:64] OP5 SRC2[95:64]; CMP3 ← SRC1[127:96] OP5 SRC2[127:96];  $IF$  CMP $0 = TRUE$ THEN DEST[31:0]  $\leftarrow$  FFFFFFFFH; ELSE DEST[31:0]  $\leftarrow$  000000000H; FI;  $IF$  CMP1 = TRUE THEN DEST $[63:32] \leftarrow$  FFFFFFFFH: ELSE DEST[63:32]  $\leftarrow$  000000000H; FI; IF  $CMP2 = TRUE$ THEN DEST[95:64]  $\leftarrow$  FFFFFFFFH; ELSE DEST[95:64]  $\leftarrow$  000000000H; FI; IF  $CMP3 = TRUE$ THEN DEST[127:96]  $\leftarrow$  FFFFFFFFH; ELSE DEST[127:96]  $\leftarrow$ 000000000H; FI;  $DEFed 255:1281 \div 0$ **CMPPS (128-bit Legacy SSE version)**  $CMP0 \leftarrow$  SRC1[31:0] OP3 SRC2[31:0]; CMP1 Å SRC1[63:32] OP3 SRC2[63:32]; CMP2 Å SRC1[95:64] OP3 SRC2[95:64]; CMP3 ← SRC1[127:96] OP3 SRC2[127:96];  $IF$  CMP $0 = TRU$ E THEN DEST[31:0]  $\leftarrow$  FFFFFFFFH; ELSE DEST[31:0]  $\leftarrow$  000000000H; FI; IF CMP1 = TRUE THEN DEST[63:32]  $\leftarrow$  FFFFFFFFH; ELSE DEST[63:32]  $\leftarrow$  000000000H; FI; IF CMP2 = TRUE

THEN DEST[95:64]  $\leftarrow$  FFFFFFFFH;

ELSE DEST[95:64]  $\leftarrow$  000000000H; FI; IF CMP3  $=$  TRUE THEN DEST[127:96]  $\leftarrow$  FFFFFFFFH; ELSE DEST[127:96]  $\leftarrow$ 000000000H; FI; DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VCMPPS \_\_m256 \_mm256\_cmp\_ps(\_\_m256 a, \_\_m256 b, const int imm)

VCMPPS \_\_m128 \_mm\_cmp\_ps(\_\_m128 a, \_\_m128 b, const int imm)

SIMD Floating-Point Exceptions

Invalid if SNaN operand and invalid if QNaN and predicate as listed in [Table 5-9.](#page-165-0) Denormal

# Other Exceptions

See Exceptions Type 2

# CMPSD- Compare Scalar Double-Precision Floating-Point Values



# **Description**

Compares the low double-precision floating-point values in the second source operand and the first source operand and returns the results in of the comparison to the destination operand. The comparison predicate operand (immediate operand) specifies the type of comparison performed. The comparison result is a quadword mask of all 1s (comparison true) or all 0s (comparison false).

128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 64-bit memory location. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 64 bit memory location. The result is stored in the low quadword of the destination operand; the high quadword is filled with the contents of the high quadword of the first source operand. Bits (255:128) of the destination YMM register are zeroed.

The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see [Table 5-9\)](#page-165-0). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of [Table 5-9\)](#page-165-0). Bits 3 through 7 of the immediate are reserved.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.
A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a QNaN.

Note that processors with "CPUID.1H:ECX.AVX =0" do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (*Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPSD instruction, for processors with "CPUID.1H:ECX.AVX =0". See [Table 5-14](#page-180-0). Compiler should treat reserved Imm8 values as illegal syntax.

<span id="page-180-0"></span>

Table 5-14. Pseudo-Op and CMPSD Implementation

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with "CPUID.1H:ECX.AVX =1" implement the full complement of 32 predicates shown in [Table 5-15,](#page-181-0) software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPSD instruction. See [Table 5-15,](#page-181-0) where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.

<span id="page-181-0"></span>

# Table 5-15. Pseudo-Op and VCMPSD Implementation



## Table 5-15. Pseudo-Op and VCMPSD Implementation

Software should ensure VCMPSD is encoded with VEX.L=0. Encoding VCMPSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

CASE (COMPARISON PREDICATE) OF  $0: OP3 \leftarrow \text{EQ}_0Q$ ;  $OP5 \leftarrow \text{EQ}_0Q$ ; 1: OP3  $\leftarrow$  LT\_OS; OP5  $\leftarrow$  LT\_OS; 2: OP3  $\leftarrow$  LE\_OS; OP5  $\leftarrow$  LE\_OS;  $3: OP3 \leftarrow UNORD_Q; OP5 \leftarrow UNORD_Q;$ 4: OP3  $\leftarrow$  NEQ\_UQ; OP5  $\leftarrow$  NEQ\_UQ; 5: OP3  $\leftarrow$  NLT\_US; OP5  $\leftarrow$  NLT\_US; 6: OP3  $\leftarrow$  NLE\_US; OP5  $\leftarrow$  NLE\_US; 7: OP3  $\leftarrow$  ORD\_Q; OP5  $\leftarrow$  ORD\_Q;  $8:$  OP5  $\leftarrow$  EQ\_UQ;  $9:$  OP5  $\leftarrow$  NGE US; 10: OP5  $\leftarrow$  NGT\_US; 11: OP5  $\leftarrow$  FALSE\_OQ; 12: OP5  $\leftarrow$  NEQ\_OQ; 13: OP5  $\leftarrow$  GE\_OS; 14: OP5  $\leftarrow$  GT\_OS; 15: OP5  $\leftarrow$  TRUE\_UQ; 16: OP5  $\leftarrow$  EQ\_OS; 17: OP5  $\leftarrow$  LT\_OQ; 18: OP5  $\leftarrow$  LE\_OQ; 19: OP5  $\leftarrow$  UNORD\_S; 20: OP5  $\leftarrow$  NEQ\_US;  $21:$  OP5  $\leftarrow$  NLT\_UQ; 22: OP5  $\leftarrow$  NLE\_UQ;  $23: OP5 \leftarrow ORD$  S;  $24:$  OP5  $\leftarrow$  EQ\_US;  $25:$  OP5  $\leftarrow$  NGE\_UQ;  $26:$  OP5  $\leftarrow$  NGT\_UQ;  $27:$  OP5  $\leftarrow$  FALSE\_OS;  $28:$  OP5  $\leftarrow$  NEQ\_OS; 29: OP5  $\leftarrow$  GE\_OQ;  $30:$  OP5  $\leftarrow$  GT\_OQ;  $31:$  OP5  $\leftarrow$  TRUE\_US;

#### INSTRUCTION SET REFERENCE

DEFAULT: Reserved ESAC;

## **CMPSD (128-bit Legacy SSE version)**

 $CMP0 \leftarrow$  DEST[63:0] OP3 SRC[63:0]; IF CMP0 = TRUE THEN DEST[63:0]  $\leftarrow$  FFFFFFFFFFFFFFFFFFFH; ELSE DEST[63:0]  $\leftarrow 00000000000000000$ H; FI; DEST[255:64] (Unmodified)

#### **VCMPSD (VEX.128 encoded version)**

 $CMP0 \leftarrow$  SRC1[63:0] OP5 SRC2[63:0];  $IF$  CMP $0 = TRUE$ THEN DEST[63:0] Å FFFFFFFFFFFFFFFFH; ELSE DEST[63:0]  $\leftarrow 00000000000000000$ H; FI;  $DEST[127:64] \leftarrow SRC1[127:64]$  $DEF[255:128] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VCMPSD \_\_m128 \_mm\_cmp\_sd(\_\_m128 a, \_\_m128 b, const int imm)

# SIMD Floating-Point Exceptions

Invalid if SNaN operand, Invalid if QNaN and predicate as listed in [Table 5-9](#page-165-0) Denormal.

## Other Exceptions

See Exceptions Type 3



# CMPSS- Compare Scalar Single-Precision Floating-Point Values

# **Description**

Compares the low single-precision floating-point values in the second source operand and the first source operand and returns the results of the comparison to the destination operand. The comparison predicate operand (immediate operand) specifies the type of comparison performed. The comparison result is a doubleword mask of all 1s (comparison true) or all 0s (comparison false).

128-bit Legacy SSE version: The first source and destination operand (first operand) is an XMM register. The second source operand (second operand) can be an XMM register or 32-bit memory location. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The first source operand (second operand) is an XMM register. The second source operand (third operand) can be an XMM register or a 32 bit memory location. The result is stored in the low 32 bits of the destination operand; bits 128:32 of the destination operand are copied from the first source operand. Bits (255:128) of the destination YMM register are zeroed.

The comparison predicate operand is an 8-bit immediate:

- For instructions encoded using the VEX prefix, bits 4:0 define the type of comparison to be performed (see [Table 5-9\)](#page-165-0). Bits 5 through 7 of the immediate are reserved.
- For instruction encodings that do not use VEX prefix, bits 2:0 define the type of comparison to be made (see the first 8 rows of [Table 5-9](#page-165-0)). Bits 3 through 7 of the immediate are reserved.

The unordered relationship is true when at least one of the two source operands being compared is a NaN; the ordered relationship is true when neither source operand is a NaN.

A subsequent computational instruction that uses the mask result in the destination operand as an input operand will not generate an exception, because a mask of all 0s corresponds to a floating-point value of +0.0 and a mask of all 1s corresponds to a ONaN.

Note that processors with "CPUID.1H:  $ECX.AVX = 0$ " do not implement the "greaterthan", "greater-than-or-equal", "not-greater than", and "not-greater-than-or-equal relations" predicates. These comparisons can be made either by using the inverse relationship (that is, use the "not-less-than-or-equal" to make a "greater-than" comparison) or by using software emulation. When using software emulation, the program must swap the operands (copying registers when necessary to protect the data that will now be in the destination), and then perform the compare using a different predicate. The predicate to be used for these emulations is listed in the first 8 rows of Table 3-7 (*Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) under the heading Emulation.

Compilers and assemblers may implement the following two-operand pseudo-ops in addition to the three-operand CMPSS instruction, for processors with "CPUID.1H:ECX.AVX =0". See [Table 5-16](#page-185-0). Compiler should treat reserved Imm8 values as illegal syntax.

<span id="page-185-0"></span>

Table 5-16. Pseudo-Op and CMPSS Implementation

The greater-than relations that the processor does not implement require more than one instruction to emulate in software and therefore should not be implemented as pseudo-ops. (For these, the programmer should reverse the operands of the corresponding less than relations and use move instructions to ensure that the mask is moved to the correct destination register and that the source operand is left intact.)

Processors with "CPUID.1H:ECX.AVX =1" implement the full complement of 32 predicates shown in [Table 5-15](#page-181-0), software emulation is no longer needed. Compilers and assemblers may implement the following three-operand pseudo-ops in addition to the four-operand VCMPSS instruction. See [Table 5-17](#page-186-0), where the notations of reg1 reg2, and reg3 represent either XMM registers or YMM registers. Compiler should treat reserved Imm8 values as illegal syntax. Alternately, intrinsics can map the pseudo-ops to pre-defined constants to support a simpler intrinsic interface.

<span id="page-186-0"></span>

# Table 5-17. Pseudo-Op and VCMPSS Implementation



# Table 5-17. Pseudo-Op and VCMPSS Implementation

Software should ensure VCMPSS is encoded with VEX.L=0. Encoding VCMPSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation**

CASE (COMPARISON PREDICATE) OF  $0: OP3 \leftarrow \text{EQ}$  OQ; OP5  $\leftarrow$  EQ\_OQ; 1: OP3  $\leftarrow$  LT\_OS; OP5  $\leftarrow$  LT\_OS; 2: OP3  $\leftarrow$  LE\_OS; OP5  $\leftarrow$  LE\_OS;  $3: OP3 \leftarrow UNORD$  Q; OP5  $\leftarrow$  UNORD Q; 4: OP3  $\leftarrow$  NEQ\_UQ; OP5  $\leftarrow$  NEQ\_UQ; 5: OP3  $\leftarrow$  NLT\_US; OP5  $\leftarrow$  NLT\_US; 6: OP3  $\leftarrow$  NLE\_US; OP5  $\leftarrow$  NLE\_US; 7: OP3  $\leftarrow$  ORD\_Q; OP5  $\leftarrow$  ORD\_Q;  $8:$  OP5  $\leftarrow$  EQ\_UQ;  $9:$  OP5  $\leftarrow$  NGE\_US; 10: OP5  $\leftarrow$  NGT\_US; 11: OP5  $\leftarrow$  FALSE\_OQ; 12: OP5  $\leftarrow$  NEQ\_OQ; 13: OP5  $\leftarrow$  GE\_OS; 14: OP5  $\leftarrow$  GT OS: 15: OP5  $\leftarrow$  TRUE\_UQ; 16: OP5  $\leftarrow$  EQ\_OS;  $17: OP5 \leftarrow LT_0Q;$ 18: OP5  $\leftarrow$  LE\_OQ; 19: OP5  $\leftarrow$  UNORD S; 20: OP5  $\leftarrow$  NEQ\_US;  $21:$  OP5  $\leftarrow$  NLT\_UQ; 22: OP5  $\leftarrow$  NLE\_UQ;  $23:$  OP5  $\leftarrow$  ORD S:  $24:$  OP5  $\leftarrow$  EQ\_US;  $25:$  OP5  $\leftarrow$  NGE UQ;  $26:$  OP5  $\leftarrow$  NGT\_UQ;  $27:$  OP5  $\leftarrow$  FALSE\_OS; 28: OP5  $\leftarrow$  NEQ\_OS; 29: OP5  $\leftarrow$  GE\_OQ;  $30:$  OP5  $\leftarrow$  GT\_OQ;  $31:$  OP5  $\leftarrow$  TRUE\_US;

DEFAULT: Reserved ESAC;

# **CMPSS (128-bit Legacy SSE version)**

 $CMP0 \leftarrow$  DEST[31:0] OP3 SRC[31:0]; IF CMP0 = TRUE THEN DEST[31:0]  $\leftarrow$  FFFFFFFFH; ELSE DEST[31:0]  $\leftarrow$  00000000H; FI; DEST[255:32] (Unmodified)

# **VCMPSS (VEX.128 encoded version)**

 $CMP0 \leftarrow$  SRC1[31:0] OP5 SRC2[31:0];  $IF$  CMP $0 = TRU$ E THEN DEST[31:0]  $\leftarrow$  FFFFFFFFH; ELSE DEST[31:0]  $\leftarrow$  00000000H; FI;  $DEF[127:32] \leftarrow$  SRC1[127:32]  $DEF[255:128] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VCMPSS \_\_m128 \_mm\_cmp\_ss(\_\_m128 a, \_\_m128 b, const int imm)

# SIMD Floating-Point Exceptions

Invalid if SNaN operand, Invalid if QNaN and predicate as listed in [Table 5-9,](#page-165-0) Denormal.

## Other Exceptions

See Exceptions Type 3

# COMISD- Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS



# **Description**

Compares the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 64 bit memory

location. The COMISD instruction differs from the UCOMISD instruction in that it signals a SIMD floating-point invalid operation exception (#I) when a source operand is either a QNaN or SNaN. The UCOMISD instruction signals an invalid numeric exception only if a source operand is an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISD is encoded with VEX.L=0. Encoding VCOMISD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

# **Operation**

## **COMISD (all versions)**

RESULT  $\leftarrow$  OrderedCompare(DEST[63:0]  $\leftarrow$  SRC[63:0]) {

(\* Set EFLAGS \*) CASE (RESULT) OF

UNORDERED: ZF, PF, CF  $\leftarrow$  111;

GREATER\_THAN: ZF, PF, CF  $\leftarrow$  000;

LESS\_THAN: ZF, PF, CF  $\leftarrow$  001;

EQUAL: ZF, PF, CF  $\leftarrow$  100;

ESAC;

OF, AF, SF  $\leftarrow$  0; }

Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_comieq\_sd (\_\_m128d a, \_\_m128d b)

int \_mm\_comilt\_sd (\_\_m128d a, \_\_m128d b)

int \_mm\_comile\_sd (\_\_m128d a, \_\_m128d b)

int \_mm\_comigt\_sd (\_\_m128d a, \_\_m128d b)

int \_mm\_comige\_sd (\_\_m128d a, \_\_m128d b)

int \_mm\_comineq\_sd (\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

Invalid (if SNaN or QNaN operands), Denormal.

#### Other Exceptions

See Exceptions Type 3; additionally  $\#UD$  If VEX. vvvv ! = 1111B.

# COMISS- Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS



# **Description**

Compares the single-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 32 bit memory location.

The COMISS instruction differs from the UCOMISS instruction in that it signals a SIMD floating-point invalid operation exception (#I) when a source operand is either a QNaN or SNaN. The UCOMISS instruction signals an invalid numeric exception only if a source operand is an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISS is encoded with VEX.L=0. Encoding VCOMISS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation** 

## **COMISS (all versions)**

RESULT  $\leftarrow$  OrderedCompare(DEST[31:0]  $\leftarrow$  SRC[31:0]) {

(\* Set EFLAGS \*) CASE (RESULT) OF

UNORDERED: ZF, PF, CF  $\leftarrow$  111;

GREATER\_THAN: ZF, PF, CF  $\leftarrow$  000;

LESS THAN: ZF, PF, CF  $\leftarrow$  001;

EQUAL: ZF, PF, CF  $\leftarrow$  100;

ESAC;

OF, AF, SF  $\leftarrow$  0; }

Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_comieq\_ss (\_\_m128 a, \_\_m128 b) int \_mm\_comilt\_ss (\_\_m128 a, \_\_m128 b) int \_mm\_comile\_ss (\_\_m128 a, \_\_m128 b) int \_mm\_comigt\_ss (\_\_m128 a, \_\_m128 b) int \_mm\_comige\_ss (\_\_m128 a, \_\_m128 b) int \_mm\_comineq\_ss ( $\_m128$  a,  $\_m128$  b)

## SIMD Floating-Point Exceptions

Invalid (if SNaN or QNaN operands), Denormal.

## Other Exceptions

See Exceptions Type 3; additionally  $\#UD$  If VEX.vvvv ! = 1111B.

# CVTDQ2PD- Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values



# **Description**

Converts two or four packed signed doubleword integers in the source operand (second operand) to two or four packed double-precision floating-point values in the destination operand (first operand).

VEX.256 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register.

VEX.128 encoded version: The source operand is an XMM register or 64- bit memory location. The destination operation is a YMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 64- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.



# Figure 5-5. CVTDQ2PD (VEX.256 encoded version)

## **Operation**

#### **VCVTDQ2PD (VEX.256 encoded version)**

DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[31:0]) DEST[127:64] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[63:32])  $\text{DEST}[191:128] \leftarrow \text{Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[95:64])}$ DEST[255:192] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[127:96)

#### **VCVTDQ2PD (VEX.128 encoded version)**

DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[31:0]) DEST[127:64] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[63:32]) DEST[255:128]  $\leftarrow 0$ 

## **CVTDQ2PD (128-bit Legacy SSE version)**

DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[31:0]) DEST[127:64]  $\leftarrow$  Convert Integer To Double Precision Floating Point(SRC[63:32]) DEST[255:128] (unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VCVTDQ2PD \_\_ m256d \_mm256\_cvtepi32\_pd (\_\_m128i src)

CVTDQ2PD \_\_m128d \_mm\_cvtepi32\_pd (\_\_m128i src)

## Other Exceptions

See Exceptions Type 5; additionally  $\#$ UD If VEX.vvvv ! = 1111B.

# CVTDQ2PS- Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values



# **Description**

Converts four or eight packed signed doubleword integers in the source operand to four or eight packed single-precision floating-point values in the destination operand.

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

## **Operation**

## **VCVTDQ2PS (VEX.256 encoded version)**

DEST[31:0] Å Convert\_Integer\_To\_Single\_Precision\_Floating\_Point(SRC[31:0])  $DEF [63:32] \leftarrow$  Convert\_Integer\_To\_Single\_Precision\_Floating\_Point(SRC[63:32]) DEST[95:64]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[95:64]) DEST[127:96]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[127z:96) DEST[159:128]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[159:128]) DEST[191:160]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[191:160]) DEST[223:192]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[223:192]) DEST[255:224]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[255:224)

#### **VCVTDQ2PS (VEX.128 encoded version)**

DEST[31:0]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[31:0]) DEST[63:32]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[63:32]) DEST[95:64]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[95:64]) DEST[127:96]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[127z:96)  $DEF[T255:128] \leftarrow 0$ 

## **CVTDQ2PS (128-bit Legacy SSE version)**

DEST[31:0]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[31:0]) DEST[63:32]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[63:32]) DEST[95:64]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[95:64]) DEST[127:96]  $\leftarrow$  Convert Integer To Single Precision Floating Point(SRC[127z:96) DEST[255:128] (unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VCVTDQ2PS \_\_m256 \_mm256\_cvtepi32\_ps (\_\_m256i src)

CVTDQ2PS \_\_m128 \_mm\_cvtepi32\_ps (\_\_m128i src)

## SIMD Floating-Point Exceptions

Precision

## Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VFX.vvvv  $!=$  1111B.

# CVTPD2DQ- Convert Packed Double-Precision Floating-point values to Packed Doubleword Integers



# **Description**

Converts two or four packed double-precision floating-point values in the source operand (second operand) to two or four packed signed doubleword integers in the destination operand (first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (255:64) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. Bits[127:64] of the destination XMM register are zeroed. However, the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.



# Figure 5-6. VCVTPD2DQ (VEX.256 encoded version)

#### **Operation**

#### **VCVTPD2DQ (VEX.256 encoded version)**

DEST[31:0] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[63:0])  $\text{DEST}[63:32] \leftarrow \text{Convert\_Double\_Precision\_Floading\_Point\_To\_Integer(SRC[127:64])$ DEST[95:64] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[191:128]) DEST[127:96] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[255:192)  $DEF[T255:128] \leftarrow 0$ 

## **VCVTPD2DQ (VEX.128 encoded version)**

DEST[31:0] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[63:0]) DEST[63:32] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[127:64])  $DEF[T255:64] \leftarrow 0$ 

## **CVTPD2DQ (128-bit Legacy SSE version)**

DEST[31:0] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[63:0]) DEST[63:32] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[127:64])  $DEST[127:64] \leftarrow 0$ DEST[255:128] (unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

 $CVTPD2DQ$   $m128i$   $mm256$  cvtpd epi32 ( $m256d$  src)

CVTPD2DQ \_\_m128i \_mm\_cvtpd\_epi32 (\_\_m128d src)

## INSTRUCTION SET REFERENCE

# SIMD Floating-Point Exceptions

Invalid, Precision

# Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VEX.vvvv != 1111B.

# CVTPD2PS- Convert Packed Double-Precision Floating-point values to Packed Single-Precision Floating-Point Values



# **Description**

Converts two or four packed double-precision floating-point values in the source operand (second operand) to two or four packed single-precision floating-point values in the destination operand (first operand).

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (255:64) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. Bits[127:64] of the destination XMM register are zeroed. However, the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### INSTRUCTION SET REFERENCE

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.



Figure 5-7. VCVTPD2PS (VEX.256 encoded version)

#### **Operation**

#### **VCVTPD2PS (VEX.256 encoded version)**

 $DEF [31:0] \leftarrow$  Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC[63:0]) DEST[63:32]  $\leftarrow$  Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC[127:64]) DEST[95:64]  $\leftarrow$  Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC[191:128]) DEST[127:96]  $\leftarrow$  Convert Double\_Precision To\_Single\_Precision\_Floating\_Point(SRC[255:192) DEST[255:128] $\leftarrow$  0

## **VCVTPD2PS (VEX.128 encoded version)**

DEST[31:0]  $\leftarrow$  Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC[63:0]) DEST[63:32]  $\leftarrow$  Convert Double Precision To Single Precision Floating Point(SRC[127:64])  $DEF[T255:64] \leftarrow 0$ 

## **CVTPD2PS (128-bit Legacy SSE version)**

DEST[31:0]  $\leftarrow$  Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC[63:0]) DEST[63:32]  $\leftarrow$  Convert Double Precision To Single Precision Floating Point(SRC[127:64])  $DEF1127:641 \leftarrow 0$ DEST[255:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

 $CVTPD2PS$   $m256$   $mm256$   $cvtpd$   $ps$   $(m256d a)$ 

 $CVTPD2PS$   $m128$   $mm$  cvtpd ps ( $m128d a$ )

## INSTRUCTION SET REFERENCE

# SIMD Floating-Point Exceptions

Invalid, Precision, Underflow, Overflow, Denormal

# Other Exceptions

See Exceptions Type 2; additionally  $\#UD$  If VEX. vvvv ! = 1111B.

# CVTPS2DQ- Convert Packed Single Precision Floating-Point Values to Packed Singed Doubleword Integer Values



# **Description**

Converts four or eight packed single-precision floating-point values in the source operand to four or eight signed doubleword integers in the destination operand.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## **Operation**

#### **VCVTPS2DQ (VEX.256 encoded version)**

DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[31:0]) DEST[63:32] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[63:32]) DEST[95:64] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[95:64]) DEST[127:96] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[127:96) DEST[159:128] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[159:128]) DEST[191:160] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[191:160]) DEST[223:192] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[223:192]) DEST[255:224] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[255:224])

#### **VCVTPS2DQ (VEX.128 encoded version)**

DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[31:0]) DEST[63:32] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[63:32]) DEST[95:64] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[95:64]) DEST[127:96] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[127:96]) DEST[255:128]  $\leftarrow 0$ 

## **CVTPS2DQ (128-bit Legacy SSE version)**

DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[31:0])  $\text{DEST}[63:32] \leftarrow \text{Convert\_Single\_Precision\_Floading\_Point\_To\_Integer(SRC[63:32])}$ DEST[95:64] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[95:64]) DEST[127:96] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[127:96]) DEST[255:128] (unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VCVTPS2DQ \_\_ m256i \_mm256\_cvtps\_epi32 (\_\_m256 a)

CVTPS2DQ \_\_m128i \_mm\_cvtps\_epi32 (\_\_m128 a)

#### SIMD Floating-Point Exceptions

Invalid, Precision

## Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VEX.vvvv ! = 1111B.

# CVTPS2PD- Convert Packed Single Precision Floating-point values to Packed Double Precision Floating-Point Values



# **Description**

Converts two or four packed single-precision floating-point values in the source operand (second operand) to two or four packed double-precision floating-point values in the destination operand (first operand).

VEX.256 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register.

VEX.128 encoded version: The source operand is an XMM register or 64- bit memory location. The destination operation is a YMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 64- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.



# Figure 5-8. CVTPS2PD (VEX.256 encoded version)

#### **Operation**

#### **VCVTPS2PD (VEX.256 encoded version)**

 $DEF [63:0] \leftarrow$  Convert Single Precision To Double Precision Floating Point(SRC[31:0]) DEST[127:64] Å Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC[63:32]) DEST[191:128]  $\leftarrow$  Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC[95:64]) DEST[255:192]  $\leftarrow$  Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC[127:96)

## **VCVTPS2PD (VEX.128 encoded version)**

 $DEF [63:0] \leftarrow$  Convert Single Precision To Double Precision Floating Point(SRC[31:0]) DEST[127:64]  $\leftarrow$  Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC[63:32]) DEST[255:128]  $\leftarrow 0$ 

## **CVTPS2PD (128-bit Legacy SSE version)**

 $DEF [63:0] \leftarrow$  Convert Single Precision To Double Precision Floating Point(SRC[31:0]) DEST[127:64]  $\leftarrow$  Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC[63:32]) DEST[255:128] (unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

VCVTPS2PD \_\_m256d \_mm256\_cvtps\_pd (\_\_m128 a)

 $CVTPS2PD$   $ml28d$   $mm$   $cvtps$  $pd$  ( $ml28 a)$ 

## INSTRUCTION SET REFERENCE

# SIMD Floating-Point Exceptions

Invalid, Denormal

# Other Exceptions

See Exceptions Type 3; additionally  $\#$ UD If VEX.vvvv != 1111B.

# CVTSD2SI- Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer



# **Description**

Converts a double-precision floating-point value in the source operand (second operand) to a signed doubleword integer in the destination operand (first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

Legacy SSE instructions: Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.

#### INSTRUCTION SET REFERENCE

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCVTSD2SI is encoded with VEX.L=0. Encoding VCVTSD2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### Operation

**(V)CVTSD2SI** 

IF 64-Bit Mode and OperandSize  $= 64$ THEN  $DEFedation$  Floating Point To Integer(SRC[63:0]); ELSE DEST[31:0] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer(SRC[63:0]);

FI;

## Intel C/C++ Compiler Intrinsic Equivalent

int  $mm$  cvtsd si32( $ml28d a$ )

## SIMD Floating-Point Exceptions

Invalid, Precision

## Other Exceptions

See Exceptions Type 3; additionally  $\#UD$  If VEX.vvvv ! = 1111B.





# **Description**

Converts a double-precision floating-point value in the second source operand to a single-precision floating-point value in the destination operand.

When the second source operand is an XMM register, the double-precision floatingpoint value is contained in the low quadword of the register. The result is stored in the low doubleword of the destination operand, and the upper 3 doublewords are copied from the upper 3 doublewords of the first source operand. When the conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VCVTSD2SS is encoded with VEX.L=0. Encoding VCVTSD2SS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation**

#### **VCVTSD2SS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow$  Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC2[63:0]);  $DEST[127:32] \leftarrow SRC1[127:32]$ 

#### INSTRUCTION SET REFERENCE

 $DEF[255:128] \leftarrow 0$ 

**CVTSD2SS (128-bit Legacy SSE version)** DEST[31:0] Å Convert\_Double\_Precision\_To\_Single\_Precision\_Floating\_Point(SRC[63:0]); (\* DEST[255:32] Unmodified \*)

#### Intel C/C++ Compiler Intrinsic Equivalent

CVTSD2SS \_\_m128\_mm\_cvtsd\_ss(\_\_m128 a, \_\_m128d b)

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3

# CVTSI2SD- Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value



# **Description**

Converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the second source operand to a double-precision floating-point value in the destination operand. The result is stored in the low quadword of the destination operand, and the high quadword left unchanged. When conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

Legacy SSE instructions: Use of the REX.W prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.

The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VCVTSI2SD is encoded with VEX.L=0. Encoding VCVTSI2SD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

Operation **VCVTSI2SD**  IF 64-Bit Mode And OperandSize = 64 **THEN** DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC2[63:0]); ELSE DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC2[31:0]); FI;  $DEST[127:64] \leftarrow SRC1[127:64]$ DEST[255:128]  $\leftarrow 0$ 

## **CVTSI2SD**

IF 64-Bit Mode And OperandSize = 64 THEN DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[63:0]); ELSE DEST[63:0] Å Convert\_Integer\_To\_Double\_Precision\_Floating\_Point(SRC[31:0]); FI;

DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

 $CVTSI2SD$   $ml28d$  mm  $cvtsi32$  sd( $ml28d$  a, int b)

SIMD Floating-Point Exceptions

Precision

Other Exceptions

See Exceptions Type 3

# CVTSI2SS- Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value



# **Description**

Converts a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the source operand (second operand) to a single-precision floating-point value in the destination operand (first operand). The source operand can be a general-purpose register or a memory location. The destination operand is an XMM register. The result is stored in the low doubleword of the destination operand, and the upper three doublewords are left unchanged. When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.

The second source operand can be a general-purpose register or a 32/64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VCVTSI2SS is encoded with VEX.L=0. Encoding VCVTSI2SS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation**

#### **VCVTSI2SS (VEX.128 encoded version)**

IF 64-Bit Mode And OperandSize = 64 THEN

 $\text{DEST}[31:0] \leftarrow$  Convert\_Integer\_To\_Single\_Precision\_Floating\_Point(SRC[63:0]); ELSE

DEST[31:0] Å Convert\_Integer\_To\_Single\_Precision\_Floating\_Point(SRC[31:0]); FI;

 $DEST[127:32] \leftarrow$  SRC1[127:32]  $DEF[T255:128] \leftarrow 0$ 

## **CVTSI2SS (128-bit Legacy SSE version)**

IF 64-Bit Mode And OperandSize = 64 **THEN**  $\text{DEF}[31:0] \leftarrow$  Convert\_Integer\_To\_Single\_Precision\_Floating\_Point(SRC[63:0]); ELSE DEST[31:0] Å Convert\_Integer\_To\_Single\_Precision\_Floating\_Point(SRC[31:0]); FI; DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

 $CVTSI2SS$   $ml28$  mm cvtsi32 ss( $ml28$  a, int b)

SIMD Floating-Point Exceptions

Precision

Other Exceptions See Exceptions Type 3




### **Description**

Converts a single-precision floating-point value in the second source operand to a double-precision floating-point value in the destination operand. When the second source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register. The result is stored in the low quadword of the destination operand, and the high quadword is copied from the first source operand.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VCVTSS2SD is encoded with VEX.L=0. Encoding VCVTSS2SD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

#### **VCVTSS2SD (VEX.128 encoded version)**

DEST[63:0] Å Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC2[31:0])  $\text{DEF}[127:64] \leftarrow \text{SRC}[127:64]$ DEST[255:128] ← 0

### INSTRUCTION SET REFERENCE

#### **CVTSS2SD (128-bit Legacy SSE version)**

DEST[63:0] Å Convert\_Single\_Precision\_To\_Double\_Precision\_Floating\_Point(SRC[31:0]); DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

CVTSS2SD \_\_m128d\_mm\_cvtss\_sd(\_\_m128d a, \_\_m128 b)

SIMD Floating-Point Exceptions Invalid, Denormal

Other Exceptions See Exceptions Type 3

# CVTSS2SI- Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer



## **Description**

Converts a single-precision floating-point value in the source operand (second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (first operand). The source operand can be an XMM register or a memory location. The destination operand is a general-purpose register. When the source operand is an XMM register, the single-precision floating point value is contained in the low doubleword of the register.

When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register. If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operands. See the summary chart at the beginning of this section for encoding data and limits.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCVTSS2SI is encoded with VEX.L=0. Encoding VCVTSS2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.

### **Operation**

**CVTSS2SI**  IF 64-bit Mode and OperandSize  $= 64$ **THEN** DEST[63:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer(SRC[31:0]); **ELSE** 

DEST[31:0]  $\leftarrow$  Convert Single Precision Floating Point To Integer(SRC[31:0]); FI;

Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_cvtss\_si32(\_\_m128 a)

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

See Exceptions Type 3; additionally  $\#$ UD If VEX.vvvv ! = 1111B.

# CVTTPD2DQ- Convert with Truncation Packed Double-Precision Floatingpoint values to Packed Doubleword Integers



## **Description**

Converts two or four packed double-precision floating-point values in the source operand (second operand) to two or four packed signed doubleword integers in the destination operand (first operand).

When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### INSTRUCTION SET REFERENCE

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.



## Figure 5-9. VCVTTPD2DQ (VEX.256 encoded version)

#### **Operation**

#### **VCVTTPD2DQ (VEX.256 encoded version)**

DEST[31:0]  $\leftarrow$  Convert Double Precision Floating Point To Integer Truncate(SRC[63:0]) DEST[63:32]  $\leftarrow$  Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[127:64]) DEST[95:64]  $\leftarrow$  Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[191:128]) DEST[127:96]  $\leftarrow$  Convert Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[255:192)  $DEF[T255:128] \leftarrow 0$ 

#### **VCVTTPD2DQ (VEX.128 encoded version)**

DEST[31:0]  $\leftarrow$  Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[63:0]) DEST[63:32]  $\leftarrow$  Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[127:64])  $DEF[T255:64] \leftarrow 0$ 

#### **CVTTPD2DQ (128-bit Legacy SSE version)**

DEST[31:0]  $\leftarrow$  Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[63:0]) DEST[63:32]  $\leftarrow$  Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[127:64])  $DEF[T127:64] \leftarrow 0$ DEST[255:128] (unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VCVTTPD2DQ \_\_m128i \_mm256\_cvttpd\_epi32 (\_\_m256d src)

CVTTDQ2PD \_\_m128i \_mm\_cvttpd\_epi32 (\_\_m128d src)

SIMD Floating-Point Exceptions

Invalid, Precision

## Other Exceptions

See Exceptions Type 2; additionally  $\#UD$  If VEX. vvvv ! = 1111B.

# CVTTPS2DQ- Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Doubleword Integer Values



## **Description**

Converts four or eight packed single-precision floating-point values in the source operand to four or eight signed doubleword integers in the destination operand.

When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floatingpoint invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.

VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.

VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### **Operation**

#### **VCVTTPS2DQ (VEX.256 encoded version)**

DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[31:0]) DEST[63:32] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[63:32]) DEST[95:64] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[95:64]) DEST[127:96] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[127:96) DEST[159:128] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[159:128]) DEST[191:160] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[191:160]) DEST[223:192] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[223:192]) DEST[255:224] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[255:224])

#### **VCVTTPS2DQ (VEX.128 encoded version)**

DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[31:0]) DEST[63:32] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[63:32]) DEST[95:64] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[95:64]) DEST[127:96] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[127:96])  $DEST[255:128] \leftarrow 0$ 

#### **CVTTPS2DQ (128-bit Legacy SSE version)**

DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[31:0]) DEST[63:32] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[63:32]) DEST[95:64] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[95:64]) DEST[127:96] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[127:96]) DEST[255:128] (unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VCVTTPS2DQ \_\_m256i \_mm256\_cvttps\_epi32 (\_\_m256 a)

CVTTPS2DQ \_\_m128i \_mm\_cvttps\_epi32 (\_\_m128 a)

SIMD Floating-Point Exceptions

Invalid, Precision

#### Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VEX.vvvv ! = 1111B.

# CVTTSD2SI- Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Doubleword Integer



## Description

Converts a double-precision floating-point value in the source operand (second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (first operand). The source operand can be an XMM register or a 64-bit memory location. The destination operand is a general purpose register. When the source operand is an XMM register, the double-precision floating-point value is contained in the low quadword of the register.

When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floating point invalid exception is raised. If this exception is masked, the indefinite integer value (80000000H) is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCVTTSD2SI is encoded with VEX.L=0. Encoding VCVTTSD2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.

### **Operation**

#### **CVTTSD2SI**

IF 64-Bit Mode and OperandSize  $= 64$ 

**THEN** 

DEST[63:0] Å Convert\_Double\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[63:0]);

ELSE

DEST[31:0]  $\leftarrow$  Convert Double Precision Floating Point To Integer Truncate(SRC[63:0]);

FI;

#### Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_cvttsd\_si32(\_\_m128d a)

#### SIMD Floating-Point Exceptions

Invalid, Precision

#### Other Exceptions

See Exceptions Type 3; additionally  $\#UD$  If VEX. vvvv ! = 1111B.

# CVTTSS2SI- Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer



## **Description**

Converts a single-precision floating-point value in the source operand (second operand) to a signed doubleword integer (or signed quadword integer if operand size is 64 bits) in the destination operand (first operand). The source operand can be an XMM register or a 32-bit memory location. The destination operand is a general purpose register. When the source operand is an XMM register, the single-precision floating-point value is contained in the low doubleword of the register.

When a conversion is inexact, a truncated (round toward zero) result is returned. If a converted result is larger than the maximum signed doubleword integer, the floating point invalid exception is raised. If this exception is masked, the indefinite integer value (80000000H) is returned.

Legacy SSE instructions: In 64-bit mode, Use of the REX.W prefix promotes the instruction to 64-bit operation. See the summary chart at the beginning of this section for encoding data and limits.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCVTTSS2SI is encoded with VEX.L=0. Encoding VCVTTSS2SI with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation CVTTSS2SI** IF 64-Bit Mode and OperandSize  $= 64$ **THEN** DEST[63:0]  $\leftarrow$  Convert Single Precision Floating Point To Integer Truncate(SRC[31:0]); **ELSE** DEST[31:0] Å Convert\_Single\_Precision\_Floating\_Point\_To\_Integer\_Truncate(SRC[31:0]);

 $FI<sub>5</sub>$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_cvttss\_si32(\_\_m128 a)

SIMD Floating-Point Exceptions

Invalid, Precision

Other Exceptions

See Exceptions Type 3; additionally  $\#$ UD If VFX VVVV  $I = 1111B$ 

## DIVPD- Divide Packed Double-Precision Floating-Point Values



## **Description**

Performs an SIMD divide of the two or four packed double-precision floating-point values in the first source operand by the two or four packed double-precision floating-point values in the second source operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VDIVPD (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow$  SRC1[63:0] / SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC1}[127:64] / \text{SRC2}[127:64]$ DEST[191:128] Å SRC1[191:128] / SRC2[191:128] DEST[255:192] Å SRC1[255:192] / SRC2[255:192] **VDIVPD (VEX.128 encoded version)**  $DEF[63:0] \leftarrow$  SRC1[63:0] / SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC1}[127:64] / \text{SRC2}[127:64]$  $DEF[T255:128] \leftarrow 0$ **DIVPD (128-bit Legacy SSE version)**  $\text{DEF}$ [63:0]  $\leftarrow$  SRC1[63:0] / SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC1}[127:64] / \text{SRC2}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VDIVPD \_\_m256d \_mm256\_div\_pd (\_\_m256d a, \_\_m256d b);

DIVPD \_\_m128d \_mm\_div\_pd (\_\_m128d a, \_\_m128d b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

Other Exceptions See Exceptions Type 2

## DIVPS- Divide Packed Single-Precision Floating-Point Values



## **Description**

Performs an SIMD divide of the four or eight packed single-precision floating-point values in the first source operand by the four or eight packed single-precision floating-point values in the second source operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VDIVPS (VEX.256 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0] / SRC2[31:0]$ DEST[63:32] Å SRC1[63:32] / SRC2[63:32] DEST[95:64] Å SRC1[95:64] / SRC2[95:64]  $\text{DEF}[127:96] \leftarrow \text{SRC}[127:96] / \text{SRC}[127:96]$   $\text{DEF159:128}$   $\leftarrow$  SRC1[159:128] / SRC2[159:128] DEST[191:160] ← SRC1[191:160] / SRC2[191:160] DEST[223:192] Å SRC1[223:192] / SRC2[223:192] DEST[255:224] Å SRC1[255:224] / SRC2[255:224].

#### **VDIVPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] / \text{SRC}[31:0]$ DEST[63:32] Å SRC1[63:32] / SRC2[63:32]  $\text{DEF}[95:64] \leftarrow \text{SRC1}[95:64] / \text{SRC2}[95:64]$  $\text{DEF}[127:96] \leftarrow \text{SRC}1[127:96] / \text{SRC}2[127:96]$  $DEF[255:128] \leftarrow 0$ 

### **DIVPS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] / \text{SRC}[31:0]$  $DEST[63:32] \leftarrow$  SRC1[63:32] / SRC2[63:32] DEST[95:64] Å SRC1[95:64] / SRC2[95:64]  $\text{DEF1}[127:96] \leftarrow \text{SRC1}[127:96] / \text{SRC2}[127:96]$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VDIVPS \_\_m256 \_mm256\_div\_ps (\_\_m256 a, \_\_m256 b);

DIVPS \_\_m128 \_mm\_div\_ps (\_\_m128 a, \_\_m128 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

## Other Exceptions

See Exceptions Type 2

## DIVSD- Divide Scalar Double-Precision Floating-Point Values



## **Description**

Divides the low double-precision floating-point value in the first source operand by the low double-precision floating-point value in the second source operand, and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination hyperons are XMM registers. The high quadword of the destination operand is copied from the high quadword of the first source operand. See Chapter 11 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a scalar double-precision floating-point operation.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VDIVSD is encoded with VEX.L=0. Encoding VDIVSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

**VDIVSD (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC1}[63:0] / \text{SRC2}[63:0]$  $DEST[127:64] \leftarrow SRC1[127:64]$  $DEFed 255:1281 \div 0$ 

**DIVSD (128-bit Legacy SSE version)**  $DEST[63:0] \leftarrow DEST[63:0] / SRC[63:0]$  DEST[255:64] (Unmodified)

Intel C/C++ 6Compiler Intrinsic Equivalent

DIVSD \_\_m128d \_mm\_div\_sd (\_\_m128d a, \_\_m128d b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

Other Exceptions See Exceptions Type 3

## DIVSS- Divide Scalar Single-Precision Floating-Point Values



## **Description**

Divides the low single-precision floating-point value in the first source operand by the low single-precision floating-point value in the second source operand, and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers. The three high-order doublewords of the destination are copied from the same dwords of the first source operand. See Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an overview of a scalar single-precision floating-point operation.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VDIVSS is encoded with VEX.L=0. Encoding VDIVSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation**

**VDIVSS (VEX.128 encoded version)**  $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] / \text{SRC}[31:0]$  $DEST[127:32] \leftarrow SRC1[127:32]$  $DEFed 255:1281 \div 0$ 

**DIVSS (128-bit Legacy SSE version)**  $\text{DEF}[31:0] \leftarrow \text{DEF}[31:0] / \text{SRC}[31:0]$  DEST[255:32] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

DIVSS \_\_m128 \_mm\_div\_ss(\_\_m128 a, \_\_m128 b)

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Divide-by-Zero, Precision, Denormal

Other Exceptions See Exceptions Type 3

# DPPD- Dot Product of Packed Double-Precision Floating-Point Values



## **Description**

Conditionally multiplies the packed double precision floating-point values in the destination operand (first operand) with the packed double-precision floating-point values in the source (second operand) depending on a mask extracted from bits 4-5 of the immediate operand. Each of the two resulting double-precision values is summed and this sum is conditionally broadcast to each of 2 positions in the destination operand if the corresponding bit of the mask selected from bits 0-1 of the immediate operand is "1". If the corresponding low bit 0-1 of the mask is zero, the destination is set to zero. DPPD follows the NaN forwarding rules stated in the Software Developer's Manual, vol. 1, table 4.7. These rules do not cover horizontal prioritization of NaNs. Horizontal propagation of NaNs to the destination and the positioning of those NaNs in the destination is implementation dependent. NaNs on the input sources or computationaly generated NaNs will have at least one NaN propagated to the destination.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

If VDPPD is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with VEX.L= 1 will cause an  $\#UD$  exception.

#### **Operation**

#### **DP\_primitive (SRC1, SRC2)**

IF (imm8[4] == 1) THEN Temp1[63:0]  $\leftarrow$  SRC1[63:0] \* SRC2[63:0]; ELSE Temp1[63:0]  $\leftarrow +0.0$ ; IF (imm8[5] == 1) THEN Temp1[127:64]  $\leftarrow$  SRC1[127:64] \* SRC2[127:64]; ELSE Temp1[127:64]  $\leftarrow +0.0$ ; Temp2[63:0]  $\leftarrow$  Temp1[63:0] + Temp1[127:64]; IF (imm8[0] == 1) THEN DEST[63:0]  $\leftarrow$  Temp2[63:0]; ELSE DEST[63:0]  $\leftarrow +0.0$ ; IF (imm8[1] == 1) THEN DEST[127:64]  $\leftarrow$  Temp2[63:0]; ELSE DEST[127:64]  $\leftarrow +0.0$ ;

#### **VDPPD (VEX.128 encoded version)**

DEST[127:0]←DP\_Primitive(SRC1[127:0], SRC2[127:0]);  $DEFST[255:128] \leftarrow 0$ 

#### **DPPD (128-bit Legacy SSE version)**

DEST[127:0]←DP\_Primitive(SRC1[127:0], SRC2[127:0]); DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

DPPD \_m128d \_mm\_dp\_pd ( \_m128d a, \_m128d b, const int mask);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Exceptions are determined separately for each add and multiply operation. Unmasked exceptions will leave the destination untouched

#### Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VFX.I = 1

## DPPS- Dot Product of Packed Single-Precision Floating-Point Values



## **Description**

Multiplies the packed single precision floating point values in the first source operand (second operand) with the packed single-precision floats in the second source (third operand). Each of the four resulting single-precision values is conditionally summed depending on a mask extracted from the high 4 bits of the immediate operand. This sum is broadcast to each of 4 positions in the destination operand (first operand) if the corresponding bit of the mask selected from the low 4 bits of the immediate operand is "1". If the corresponding low bit 0-3 of the mask is zero, the destination is set to zero.

The process is replicated for the high elements of the destination YMM.

DPPS follows the NaN forwarding rules stated in the Software Developer's Manual, vol. 1, table 4.7. These rules do not cover horizontal prioritization of NaNs. Horizontal propagation of NaNs to the destination and the positioning of those NaNs in the destination is implementation dependent. NaNs on the input sources or computationaly generated NaNs will have at least one NaN propagated to the destination.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

## **Operation**

#### **DP\_primitive (SRC1, SRC2)**

- IF (imm8[4] == 1) THEN Temp1[31:0]  $\leftarrow$  SRC1[31:0] \* SRC2[31:0]; ELSE Temp1[31:0]  $\leftarrow +0.0$ ;
- IF (imm8[5] == 1) THEN Temp1[63:32]  $\leftarrow$  SRC1[63:32] \* SRC[63:32]; ELSE Temp1[63:32]  $\leftarrow +0.0$ ;
- IF (imm8[6] == 1) THEN Temp1[95:64]  $\leftarrow$  SRC1[95:64] \* SRC2[95:64]; ELSE Temp1[95:64]  $\leftarrow +0.0;$
- IF (imm8[7] == 1) THEN Temp1[127:96]  $\leftarrow$  SRC1[127:96]  $*$  SRC2[127:96]; ELSE Temp1[127:96]  $\leftarrow +0.0$ ;
- Temp2[31:0]  $\leftarrow$  Temp1[31:0] + Temp1[63:32];
- Temp3[31:0] ← Temp1[95:64] + Temp1[127:96];
- Temp4[31:0]  $\leftarrow$  Temp2[31:0] + Temp3[31:0];
- IF (imm8[0] == 1) THEN DEST[31:0] ← Temp4[31:0]; ELSE DEST[31:0]  $\leftarrow +0.0$ ;
- IF (imm8[1] == 1) THEN DEST[63:32]  $\leftarrow$  Temp4[31:0]; ELSE DEST[63:32]  $\leftarrow +0.0;$
- IF (imm8[2] == 1) THEN DEST[95:64]  $\leftarrow$  Temp4[31:0]; ELSE DEST[95:64]  $\leftarrow +0.0$ ;
- IF (imm8[3] == 1) THEN DEST[127:96] ← Temp4[31:0]; ELSE DEST[127:96]  $\leftarrow +0.0$ ;

#### **VDPPS (VEX.256 encoded version)**

DEST[127:0] ← DP\_Primitive(SRC1[127:0], SRC2[127:0]); DEST[255:128]ÅDP\_Primitive(SRC1[255:128], SRC2[255:128]);

## **VDPPS (VEX.128 encoded version)**

DEST[127:0] ← DP\_Primitive(SRC1[127:0], SRC2[127:0]); DEST[255:128]  $\leftarrow 0$ 

#### INSTRUCTION SET REFERENCE

#### **DPP (128-bit Legacy SSE version)**

DEST[127:0]←DP\_Primitive(SRC1[127:0], SRC2[127:0]); DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VDPPS \_\_m256 \_mm256\_dp\_ps ( \_\_m256 a, \_\_m256 b, const int mask);

(V)DPPS  $\_m128$   $\_mm_dp_ps$  ( $\_m128$  a,  $\_m128$  b, const int mask);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Exceptions are determined separately for each add and multiply operation. Unmasked exceptions will leave the destination untouched

## Other Exceptions

See Exceptions Type 2



## VEXTRACTF128- Extract packed floating-point values

### Description

Extracts 128-bits of packed floating-point values from the source operand (second operand) at an 128-bit offset from imm8[0] into the destination operand (first operand). The destination may be either an XMM register or an 128-bit memory location.

VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

The high 7 bits of the immediate are ignored.

If VEXTRACTF128 is encoded with  $VEX.L = 0$ , an attempt to execute the instruction encoded with  $VEX.L = 0$  will cause an  $\#UD$  exception.

**Operation** 

#### **VEXTRACTF128 (memory destination form)**

CASE (imm8[0]) OF 0: DEST[127:0]  $\leftarrow$  SRC1[127:0] 1: DEST[127:0]  $\leftarrow$  SRC1[255:128]

ESAC.

#### **VEXTRACTF128 (register destination form)**

CASE (imm8[0]) OF 0: DEST[127:0]  $\leftarrow$  SRC1[127:0] 1: DEST[127:0]  $\leftarrow$  SRC1[255:128] ESAC. DEST[255:128]  $\leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VEXTRACTF128 \_\_m128 \_mm256\_extractf128\_ps (\_\_m256 a, int offset);

VEXTRACTF128 \_\_m128d \_mm256\_extractf128\_pd (\_\_m256d a, int offset);

### INSTRUCTION SET REFERENCE

VEXTRACTF128 \_\_m128i\_mm256\_extractf128\_si256(\_\_m256i a, int offset);

SIMD Floating-Point Exceptions None

Other Exceptions

See Exceptions Type 6; additionally  $\#UD$  IF VEX.L = 0



## EXTRACTPS- Extract packed floating-point values

### **Description**

Extracts a single-precision floating-point value from the source operand (second operand) at the 32-bit offset specified from imm8. Immediate bits higher than the most significant offset for the vector length are ignored.

The extracted single-precision floating-point value is stored in the low 32-bits of the destination operand

In 64-bit mode, destination register operand has default operand size of 64 bits. The upper 32-bits of the register are filled with zero. REX.W is ignored.

VEX.128 encoded version: When VEX.128.66.0F3A.W1 17 form is used in 64-bit mode with a general purpose register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits. VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

128-bit Legacy SSE version: When a REX.W prefix is used in 64-bit mode with a general purpose register (GPR) as a destination operand, the packed single quantity is zero extended to 64 bits.

The source register is an XMM register. Imm8[1:0] determine the starting DWORD offset from which to extract the 32-bit floating-point value.

If VEXTRACTPS is encoded with VEX. $L= 1$ , an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

#### INSTRUCTION SET REFERENCE

#### **Operation**

```
VEXTRACTPS (VEX.128 encoded version)
SRC\_OFFSET \leftarrow IMM8[1:0]
IF ( 64-Bit Mode and DEST is register)
   \text{DEF}[31:0] \leftarrow (SRC[127:0] >> (SRC_OFFET*32)) AND 0FFFFFFFFh
   DEF [63:32] \leftarrow 0ELSE
   \text{DEF}[31:0] \leftarrow (SRC[127:0] >> (SRC_OFFET*32)) AND 0FFFFFFFFh
FI
```
#### **EXTRACTPS (128-bit Legacy SSE version)**

```
SRC\_OFFSET \leftarrow IMM8[1:0]
IF ( 64-Bit Mode and DEST is register)
    \text{DEF}[31:0] \leftarrow (SRC[127:0] >> (SRC_OFFET*32)) AND 0FFFFFFFFh
   DEST[63:32] \leftarrow 0
ELSE
    \text{DEF}[31:0] \leftarrow (SRC[127:0] >> (SRC_OFFET*32)) AND 0FFFFFFFFh
FI
```
#### Intel C/C++ Compiler Intrinsic Equivalent

EXTRACTPS \_mm\_extractmem\_ps (float \*dest, \_\_m128 a, const int nidx);

EXTRACTPS \_\_m128 \_mm\_extract\_ps (\_\_m128 a, const int nidx);

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 5; Additionally  $\#UD$  IF VEX.L = 1



## HADDPD- Add Horizontal Double Precision Floating-Point Values

## Description

Adds pairs of adjacent double-precision floating-point values in the first source operand and second source operand and stores results in the destination.



## Figure 5-10. VHADDPD operation

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

### **VHADDPD (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow SRC1[127:64] + SRC1[63:0]$  DEST[127:64]  $\leftarrow$  SRC2[127:64] + SRC2[63:0]  $\text{DEF1}[191:128] \leftarrow \text{SRC}1[255:192] + \text{SRC}1[191:128]$  $\text{DEF1}[255:192] \leftarrow \text{SRC2}[255:192] + \text{SRC2}[191:128]$ 

#### **VHADDPD (VEX.128 encoded version)**

 $\text{DEF}$ [63:0]  $\leftarrow$  SRC1[127:64] + SRC1[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC2}[127:64] + \text{SRC2}[63:0]$  $DEF[T255:128] \leftarrow 0$ 

#### **HADDPD (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow$  SRC1[127:64] + SRC1[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC2}[127:64] + \text{SRC2}[63:0]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VHADDPD \_\_m256d \_mm256\_hadd\_pd (\_\_m256d a, \_\_m256d b);

HADDPD \_\_m128d \_mm\_hadd\_pd (\_\_m128d a, \_\_m128d b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

## Other Exceptions

See Exceptions Type 2



## HADDPS- Add Horizontal Single Precision Floating-Point Values

## Description

Adds pairs of adjacent single-precision floating-point values in the first source operand and second source operand and stores results in the destination.



## Figure 5-11. VHADDPS operation

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

### **VHADDPS (VEX.256 encoded version)**

 $DEST[31:0] \leftarrow SRC1[63:32] + SRC1[31:0]$  $DESTI63:321 \leftarrow SRC11127:961 + SRC1195:641$  $DES T[95:64] \leftarrow$  SRC2[63:32] + SRC2[31:0]  $\text{DEF}[127:96] \leftarrow \text{SRC2}[127:96] + \text{SRC2}[95:64]$  $\text{DEF159:128}$   $\leftarrow$  SRC1[191:160] + SRC1[159:128]  $\text{DEF1}[191:160] \leftarrow \text{SRC}1[255:224] + \text{SRC}1[223:192]$  $\text{DEF1}[223:192] \leftarrow \text{SRC2}[191:160] + \text{SRC2}[159:128]$  $\text{DEF1}[255:224] \leftarrow \text{SRC2}[255:224] + \text{SRC2}[223:192]$ 

#### **VHADDPS (VEX.128 encoded version)**

 $DESTI31:0] \leftarrow$  SRC1[63:32] + SRC1[31:0]  $\text{DEF163:32}$   $\leftarrow$   $\text{SRC1}[127:96] + \text{SRC1}[95:64]$  $DES T[95:64] \leftarrow$  SRC2[63:32] + SRC2[31:0]  $\text{DEF1}[127:96] \leftarrow \text{SRC2}[127:96] + \text{SRC2}[95:64]$  $DEF[T255:128] \leftarrow 0$ 

#### **HADDPS (128-bit Legacy SSE version)**

 $DEST[31:0] \leftarrow SRC1[63:32] + SRC1[31:0]$  $\text{DEF163:32}$   $\leftarrow$  SRC1[127:96] + SRC1[95:64] DEST[95:64] Å SRC2[63:32] + SRC2[31:0]  $\text{DEF1}[127:96] \leftarrow \text{SRC2}[127:96] + \text{SRC2}[95:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VHADDPS \_\_m256 \_mm256\_hadd\_ps (\_\_m256 a, \_\_m256 b);

HADDPS  $m128$  mm hadd ps ( $m128$  a,  $m128$  b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

## Other Exceptions See Exceptions Type 2

## HSUBPD- Subtract Horizontal Double Precision Floating-Point Values



## **Description**

Subtract pairs of adjacent double-precision floating-point values in the first source operand and second source operand and stores results in the destination.



## Figure 5-12. VHSUBPD operation

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

#### **VHSUBPD (VEX.256 encoded version)**

 $DEF[63:0] \leftarrow$  SRC1[63:0] - SRC1[127:64]  $\text{DEF}[127:64] \leftarrow \text{SRC2}[63:0] - \text{SRC2}[127:64]$ DEST[191:128] ← SRC1[191:128] - SRC1[255:192] DEST[255:192] Å SRC2[191:128] - SRC2[255:192]

#### **VHSUBPD (VEX.128 encoded version)**

 $DEF[63:0] \leftarrow$  SRC1[63:0] - SRC1[127:64]  $\text{DEF}[127:64] \leftarrow \text{SRC2}[63:0] - \text{SRC2}[127:64]$  $DEF[T255:128] \leftarrow 0$ 

#### **HSUBPD (128-bit Legacy SSE version)**

 $DEF[63:0] \leftarrow$  SRC1[63:0] - SRC1[127:64]  $\text{DEF}[127:64] \leftarrow \text{SRC2}[63:0] - \text{SRC2}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VHSUBPD \_\_m256d \_mm256\_hsub\_pd (\_\_m256d a, \_\_m256d b);

HSUBPD  $m128d$  mm hsub pd ( $m128d$  a,  $m128d$  b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# Other Exceptions

# HSUBPS- Subtract Horizontal Single Precision Floating-Point Values



# Description

Subtract pairs of adjacent single-precision floating-point values in the first source operand and second source operand and stores results in the destination.



# Figure 5-13. VHSUBPS operation

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VHSUBPS (VEX.256 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0] - SRC1[63:32]$ DEST[63:32] Å SRC1[95:64] - SRC1[127:96]  $DES T[95:64] \leftarrow$  SRC2[31:0] - SRC2[63:32]  $\text{DEF127:96}$   $\leftarrow$   $\text{SRC2}[95:64]$  -  $\text{SRC2}[127:96]$  $\text{DEF159:128}$   $\leftarrow$  SRC1[159:128] - SRC1[191:160] DEST[191:160] Å SRC1[223:192] - SRC1[255:224] DEST[223:192] Å SRC2[159:128] - SRC2[191:160] DEST[255:224] Å SRC2[223:192] - SRC2[255:224]

#### **VHSUBPS (VEX.128 encoded version)**

 $DEF[31:0] \leftarrow$  SRC1[31:0] - SRC1[63:32] DEST[63:32] Å SRC1[95:64] - SRC1[127:96]  $DES T[95:64] \leftarrow$  SRC2[31:0] - SRC2[63:32] DEST[127:96] Å SRC2[95:64] - SRC2[127:96]  $DEF[T255:128] \leftarrow 0$ 

#### **HSUBPS (128-bit Legacy SSE version)**

 $DEST[31:0] \leftarrow SRC1[31:0] - SRC1[63:32]$  $\text{DEF163:32}$   $\leftarrow$  SRC1[95:64] - SRC1[127:96]  $DES T[95:64] \leftarrow$  SRC2[31:0] - SRC2[63:32] DEST[127:96] Å SRC2[95:64] - SRC2[127:96] DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VHSUBPS \_\_m256 \_mm256\_hsub\_ps (\_\_m256 a, \_\_m256 b);

HSUBPS  $m128$  mm hsub ps ( $m128 a$ ,  $m128 b$ );

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

INSTRUCTION SET REFERENCE

Other Exceptions See Exceptions Type 2



# VINSERTF128- Insert packed floating-point values

## **Description**

Performs an insertion of 128-bits of packed floating-point values from the second source operand (third operand) into an the destination operand (first operand) at an 128-bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location.

The high 7 bits of the immediate are ignored.

# **Operation**

**INSERTF128** TEMP[255:0]  $\leftarrow$  SRC1[255:0] CASE (imm8[0]) OF 0: TEMP[127:0]  $\leftarrow$  SRC2[127:0] 1: TEMP[255:128]  $\leftarrow$  SRC2[127:0] ESAC DEST ←TEMP

Intel C/C++ Compiler Intrinsic Equivalent

INSERTF128  $\text{m256 mm256 insert128 ps}$  ( $\text{m256 a}$ ,  $\text{m128 b}$ , int offset);

INSERTF128 \_\_m256d \_mm256\_insertf128\_pd (\_\_m256d a, \_\_m128d b, int offset);

INSERTF128 \_\_m256i \_mm256\_insertf128\_si256 (\_\_m256i a, \_\_m128i b, int offset);

### SIMD Floating-Point Exceptions

None

Other Exceptions

# INSERTPS- Insert Scalar Single Precision Floating-Point Value



# **Description**

# (register source form)

Select a single precision floating-point element from second source as indicated by Count\_S bits of the immediate operand and insert it into the first source at the location indicated by the Count\_D bits of the immediate operand. Store in the destination and zero out destination elements based on the ZMask bits of the immediate operand.

# (memory source form)

Load a floating-point element from a 32-bit memory location and insert it into the first source at the location indicated by the Count\_D bits of the immediate operand. Store in the destination and zero out destination elements based on the ZMask bits of the immediate operand.

128-bit Legacy SSE version: The first source register is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version. The destination and first source register is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

If VINSERTPS is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

#### **Operation**

```
VINSERTPS (VEX.128 encoded version)
IF (SRC == REG) THEN COUNT S \leftarrow \text{imm8}[7:6]ELSE COUNT S \leftarrow 0COUNT D \leftarrow \text{imm8}[5:4]ZMASK \leftarrow \text{imm8}[3:0]CASE (COUNT_S) OF
    0: TMP \leftarrow SRC2[31:0]
    1: TMP \leftarrow SRC2[63:32]
    2: TMP \leftarrow SRC2[95:64]
    3: TMP \leftarrow SRC2[127:96]
ESAC;
CASE (COUNT_D) OF
    0: TMP2[31:0] \leftarrow TMP
         TMP2[127:32] \leftarrow SRC1[127:32]
    1: TMP2[63:32] \leftarrow TMP
         TMP2[31:0] \leftarrow SRC1[31:0]
         TMP2[127:64] \leftarrow SRC1[127:64]
    2: TMP2[95:64] \leftarrow TMP
         TMP2[63:0] \leftarrow SRC1[63:0]
         TMP2[127:96] \leftarrow SRC1[127:96]
    3: TMP2[127:96] \leftarrow TMP
         TMP2[95:0] \leftarrow SRC1[95:0]
ESAC;
```

```
IF (ZMASK[0] == 1) THEN DEST[31:0] \leftarrow 00000000H
   ELSE DEST[31:0] \leftarrow TMP2[31:0]
IF (ZMASK[1] == 1) THEN DEST[63:32] \leftarrow 000000000H
   ELSE DEST[63:32] \leftarrow TMP2[63:32]
IF (ZMASK[2] == 1) THEN DEST[95:64] \leftarrow 00000000H
   ELSE DEST[95:64] \leftarrow TMP2[95:64]
IF (ZMASK[3] == 1) THEN DEST[127:96] \leftarrow 00000000H
   ELSE DEST[127:96] \leftarrow TMP2[127:96]
```

```
DEF[T255:128] \leftarrow 0
```
## **INSERTPS (128-bit Legacy SSE version)**

```
IF (SRC == REG) THEN COUNT S \leftarrow \text{imm8}[7:6]ELSE COUNT S \leftarrow 0COUNT D \leftarrow \text{imm8}[5:4]ZMASK \leftarrow \text{imm8}[3:0]CASE (COUNT_S) OF
    0: TMP \leftarrow SRC[31:0]
    1: TMP \leftarrow SRC[63:32]
    2: TMP \leftarrow SRC[95:64]
    3: TMP \leftarrow SRC[127:96]
ESAC;
```

```
CASE (COUNT_D) OF
   0: TMP2[31:0] \leftarrow TMP
         TMP2[127:32] \leftarrow DEST[127:32]
    1: TMP2[63:32] \leftarrow TMP
         TMP2[31:0] \leftarrow DEST[31:0]
         TMP2[127:64] \leftarrow DEST[127:64]
   2: TMP2[95:64] \leftarrow TMP
         TMP2[63:0] \leftarrow DEST[63:0]
         TMP2[127:96] ← DEST[127:96]
   3: TMP2[127:96] \leftarrow TMP
         TMP2[95:0] \leftarrow DEST[95:0]
```
ESAC;

```
IF (ZMASK[0] == 1) THEN DEST[31:0] \leftarrow 00000000H
   ELSE DEST[31:0] \leftarrow TMP2[31:0]
IF (ZMASK[1] == 1) THEN DEST[63:32] \leftarrow 000000000H
   ELSE DEST[63:32] \leftarrow TMP2[63:32]
IF (ZMASK[2] == 1) THEN DEST[95:64] \leftarrow 00000000H
   ELSE DEST[95:64] \leftarrow TMP2[95:64]
IF (ZMASK[3] == 1) THEN DEST[127:96] \leftarrow 00000000H
   ELSE DEST[127:96] \leftarrow TMP2[127:96]
DEST[255:128] (Unmodified)
```
#### Intel C/C++ Compiler Intrinsic Equivalent

INSETRTPS \_\_m128 \_mm\_insert\_ps(\_\_m128 dst, \_\_m128 src, const int nidx);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions See Exceptions Type 5

# LDDQU- Move Unaligned Integer



## **Description**

The instruction is functionally similar to VMOVDQU YMM, m256 for loading from memory. That is: 32 bytes of data starting at an address specified by the source memory operand (second operand) are fetched from memory and placed in a destination register (first operand). The source operand need not be aligned on a 32-byte boundary. Up to 64 bytes may be loaded from memory; this is implementation dependent.

This instruction may improve performance relative to VMOVDQU if the source operand crosses a cache line boundary. In situations that require the data loaded by VLDDQU be modified and stored to the same location, use VMOVDQU or VMOVDQA instead of VLDDQU. To move double quadwords to or from memory locations that are known to be aligned on 32-byte boundaries, use the VMOVDQA instruction.

### Implementation Notes

• If the source is aligned to a 32-byte boundary, based on the implementation, the 32 bytes may be loaded more than once. For that reason, the usage of VLDDQU should be avoided when using uncached or write-combining (WC) memory regions. For uncached or WC memory regions, keep using VMOVDQU.

• This instruction is a replacement for VMOVDQU (load) in situations where cache line splits significantly affect performance. It should not be used in situations where store-load forwarding is performance critical. If performance of store-load forwarding is critical to the application, use VMOVDQA store-load pairs when data is 256-bit aligned or VMOVDQU store-load pairs when data is 256-bit unaligned.

• If the memory address is not aligned on 32-byte boundary, some implementations may load up to 64 bytes and return 32 bytes in the destination. Some processor implementations may issue multiple loads to access the appropriate 32 bytes. Developers of multi-threaded or multi-processor software should be aware that on these processors the loads will be performed in a non-atomic way.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### **Operation**

**VLDDQU (VEX.256 encoded version)**  $DEST[255:0] \leftarrow$  SRC[255:0]

**VLDDQU (VEX.128 encoded version)**  $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$  $DEST[255:128] \leftarrow 0$ 

**LDDQU (128-bit Legacy SSE version)**  $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

LDDQU \_\_m128i \_mm\_lddqu\_si128 (\_\_m128i \* p);

LDDQU \_\_m256i \_mm256\_lddqu\_si256 (\_\_m256i \* p);

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 4 Note treatment of #AC varies



# VLDMXCSR—Load MXCSR Register

# **Description**

Loads the source operand into the MXCSR control/status register. The source operand is a 32-bit memory location.

The VLDMXCSR instruction is typically used in conjunction with the VSTMXCSR instruction for software that use instruction set extensions operating on the YMM state.

The default MXCSR value at reset is 1F80H.

If a VLDMXCSR instruction clears a SIMD floating-point exception mask bit and sets the corresponding exception flag bit, a SIMD floating-point exception will not be immediately generated. The exception will be generated only upon the execution of the next instruction that meets both conditions below:

- the instruction must operate on an XMM or YMM register operand,
- the instruction causes that particular SIMD floating-point exception to be reported.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

If VLDMXCSR is encoded with VEX.L=  $1$ , an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

# **Operation**

 $MXCSR \leftarrow m32;$ 

# C/C++ Compiler Intrinsic Equivalent

\_mm\_setcsr(unsigned int i)

# SIMD Floating-Point Exceptions

None.

### Other Exceptions

See Exceptions Type 9; additionally #GP For an attempt to set reserved bits in MXCSR



# MASKMOVDQU- Store Selected Bytes of Double Quadword with NT Hint

# **Description**

Stores selected bytes from the source operand (first operand) into an 128-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are XMM registers. The location of the first byte of the memory location is specified by DI/EDI/RDI and DS registers. The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)

The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.

The MASKMOVDQU instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the IA-32 Intel® Architecture Software Developer's Manual, Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVDQU instructions if multiple processors might use different memory types to read/write the destination memory locations.

Behavior with a mask of all 0s is as follows:

• No data will be written to memory.

• Signaling of breakpoints (code or data) is not guaranteed; different processor implementations may signal or not signal these breakpoints.

• Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).

• If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation- specific.

Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1s.

The MASKMOVDQU instruction can be used to improve performance of algorithms that need to merge data on a byte-by-byte basis. MASKMOVDQU should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the bytemask without allocating old data prior to the store.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

If VMASKMOVDQU is encoded with VEX.L= 1, an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

### **Operation**

#### **MASKMOVDQU**

IF  $(MASK[7] = 1)$ 

THEN DEST[DS:DI/EDI/RDI]  $\leftarrow$  SRC[7:0] ELSE (\* Memory location unchanged \*); FI;

IF  $(MASK[15] = 1)$ 

THEN DEST[DS:DI/EDI/RDI +1]  $\leftarrow$  SRC[15:8] ELSE (\* Memory location unchanged \*); FI; (\* Repeat operation for 3rd through 14th bytes in source operand \*)

IF ( $MASK[127] = 1$ )

THEN DEST[DS:DI/EDI/RDI+15]  $\leftarrow$  SRC[127:120] ELSE (\* Memory location unchanged \*); FI;

Intel C/C++ Compiler Intrinsic Equivalent

void mm maskmoveu si128( $ml28$ i d,  $ml28$ i n, char \* p)

### SIMD Floating-Point Exceptions

**None** 

### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L= 1. If VEX. vvvv $l = 1111B$ .





# Description

Conditionally moves packed data elements from the second source operand into the corresponding data element of the destination operand, depending on the mask bits

#### INSTRUCTION SET REFERENCE

associated with each data element. The mask bits are specified in the first source operand.

The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask is 1, the corresponding data element is copied from the second source operand to the destination operand. If the mask is 0, the corresponding data element is set to zero in the load form of these instructions, and unmodified in the store form.

The second source operand is a memory address for the load form of these instruction. The destination operand is a memory address for the store form of these instructions. The other operands are both XMM registers (for VEX.128 version) or YMM registers (for VEX.256 version).

Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to referencing any memory location if the corresponding mask bit for that memory location is 0. For example, no faults will be detected if the mask bits are all zero.

Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to these instructions

Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1s.

VMASKMOV should not be used to access memory mapped I/O as the ordering of the individual loads or stores it does is implementation specific.

In cases where mask bits indicate data should not be loaded or stored paging A and D bits will be set in an implementation dependent way. However, A and D bits are always set for pages where data is actually loaded/stored.

Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm\_field, and the destination register is encoded in reg\_field.

Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in reg\_field, and the destination memory location is encoded in rm\_field.

## **Operation**

#### **VMASKMOVPS - 256-bit load**

 $\text{DEF}[31:0] \leftarrow \text{IF}(\text{SRC1}[31]) \text{Load}_32(\text{mem}) \text{ELSE 0}$  $DEF [63:32] \leftarrow IF (SRC1[63])$  Load\_32(mem + 4) ELSE 0  $DEF [95:64] \leftarrow IF (SRC1[95])$  Load\_32(mem + 8) ELSE 0  $DEF[127:96] \leftarrow IF (SRC1[127])$  Load\_32(mem + 12) ELSE 0  $DEF[159:128] \leftarrow IF (SRC1[159])$  Load\_32(mem + 16) ELSE 0  $DEF[191:160] \leftarrow IF (SRC1[191]) Load_32(mem + 20) ELSE 0$  $DEF [223:192] \leftarrow IF (SRC1[223])$  Load\_32(mem + 24) ELSE 0  $DEF [255:224] \leftarrow IF (SRC1[255])$  Load\_32(mem + 28) ELSE 0

#### **VMASKMOVPS -128-bit load**

 $\text{DEF}[31:0] \leftarrow \text{IF} (\text{SRC} 1[31]) \text{Load}_3 2(\text{mem}) \text{ELSE 0}$ 

 $DEF [63:32] \leftarrow IF (SRC1[63])$  Load  $32(mem + 4)$  ELSE 0  $DEF [95:64] \leftarrow [F (SRC1[95])$  Load  $32(mem + 8)$  ELSE 0  $DEF[127:97] \leftarrow IF (SRC1[127])$  Load 32(mem + 12) ELSE 0  $DEF[T255:128] \leftarrow 0$ 

#### **VMASKMOVPD - 256-bit load**

DEST[63:0]  $\leftarrow$  IF (SRC1[63]) Load 64(mem) ELSE 0  $DEF[127:64] \leftarrow [F(SRC1[127])$  Load  $64(mem + 8)$  ELSE 0  $DEF[195:128] \leftarrow IF (SRC1[191])$  Load 64(mem + 16) ELSE 0  $DEF[255:196] \leftarrow [F(SRC1[255])$  Load 64(mem + 24) ELSE 0

#### **VMASKMOVPD - 128-bit load**

DEST[63:0]  $\leftarrow$  IF (SRC1[63]) Load 64(mem) ELSE 0  $DEF[127:64] \leftarrow [F(SRC1[127])$  Load 64(mem + 16) ELSE 0  $DEF[T255:128] \leftarrow 0$ 

#### **VMASKMOVPS - 256-bit store**

IF (SRC1[31]) DEST[31:0]  $\leftarrow$  SRC2[31:0] IF (SRC1[63]) DEST[63:32]  $\leftarrow$  SRC2[63:32] IF (SRC1[95]) DEST[95:64]  $\leftarrow$  SRC2[95:64] IF (SRC1[127]) DEST[127:96] ← SRC2[127:96] IF (SRC1[159]) DEST[159:128] ← SRC2[159:128] IF (SRC1[191]) DEST[191:160]  $\leftarrow$  SRC2[191:160] IF (SRC1[223]) DEST[223:192]  $\leftarrow$  SRC2[223:192] IF (SRC1[255]) DEST[255:224]  $\leftarrow$  SRC2[255:224]

#### **VMASKMOVPS - 128-bit store**

IF (SRC1[31]) DEST[31:0]  $\leftarrow$  SRC2[31:0] IF (SRC1[63]) DEST[63:32]  $\leftarrow$  SRC2[63:32] IF (SRC1[95]) DEST[95:64]  $\leftarrow$  SRC2[95:64] IF (SRC1[127]) DEST[127:96]  $\leftarrow$  SRC2[127:96]

#### **VMASKMOVPD - 256-bit store**

IF (SRC1[63]) DEST[63:0]  $\leftarrow$  SRC2[63:0] IF (SRC1[127]) DEST[127:64] ←SRC2[127:64] IF (SRC1[191]) DEST[191:128]  $\leftarrow$  SRC2[191:128] IF (SRC1[255]) DEST[255:192]  $\leftarrow$  SRC2[255:192]

#### **VMASKMOVPD - 128-bit store**

IF (SRC1[63]) DEST[63:0]  $\leftarrow$  SRC2[63:0] IF (SRC1[127]) DEST[127:64] ←SRC2[127:64]

## Intel C/C++ Compiler Intrinsic Equivalent

\_\_m256 \_mm256\_maskload\_ps(float const \*a, \_\_m256i mask)

void \_mm256\_maskstore\_ps(float \*a, \_m256i mask, \_m256 b)

\_\_m256d \_mm256\_maskload\_pd(double \*a, \_\_m256i mask);

void \_mm256\_maskstore\_pd(double \*a, \_m256i mask, \_m256d b);

\_\_m128 \_mm256\_maskload\_ps(float const \*a, \_\_m128i mask)

void \_mm256\_maskstore\_ps(float \*a, \_m128i mask, \_m128 b)

\_\_m128d \_mm256\_maskload\_pd(double \*a, \_\_m128i mask);

void \_mm256\_maskstore\_pd(double \*a, \_m128i mask, \_m128d b);

# SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 6 (No AC# reported for any mask bit combinations)



# MAXPD- Maximum of Packed Double Precision Floating-Point Values

## **Description**

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

**Operation** 

### **MAX(SRC1, SRC2)**

#### **{**

```
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
     ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
     ELSE IF (SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
     ELSE IF (SRC1 > SRC2) THEN DEST \leftarrow SRC1;
     ELSE DEST \leftarrow SRC2;
FI;
```
}

## **VMAXPD (VEX.256 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{MAX}( \text{SRC} 1[63:0], \text{SRC} 2[63:0] )$ DEST[127:64] Å MAX(SRC1[127:64], SRC2[127:64]) DEST[191:128] Å MAX(SRC1[191:128], SRC2[191:128]) DEST[255:192] Å MAX(SRC1[255:192], SRC2[255:192])

## **VMAXPD (VEX.128 encoded version)**

```
DEST[63:0] \leftarrow MAX(SRC1[63:0], SRC2[63:0])\text{DEF}[127:64] \leftarrow \text{MAX}( \text{SRC}[127:64], \text{SRC}[127:64] )DEF[255:128] \leftarrow 0
```
## **MAXPD (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow MAX(DEFT[63:0], SRC[63:0])$  $\text{DEF}[127:64] \leftarrow \text{MAX}(\text{DEF}[127:64], \text{SRC}[127:64])$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VMAXPD \_\_m256d \_mm256\_max\_pd (\_\_m256d a, \_\_m256d b);

(V)MAXPD \_\_m128d \_mm\_max\_pd (\_\_m128d a, \_\_m128d b);

# SIMD Floating-Point Exceptions

Invalid (including QNaN Source Operand), Denormal

# Other Exceptions



# MAXPS- Minimum of Packed Single Precision Floating-Point Values

## **Description**

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **MAX(SRC1, SRC2)**

#### **{**

IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST  $\leftarrow$  SRC2; ELSE IF (SRC1 = SNaN) THEN DEST  $\leftarrow$  SRC2; FI; ELSE IF SRC2 = SNaN) THEN DEST  $\leftarrow$  SRC2; FI; ELSE IF (SRC1 > SRC2) THEN DEST  $\leftarrow$  SRC1; ELSE DEST  $\leftarrow$  SRC2; FI;

#### }

#### **VMAXPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{MAX}(\text{SRC}1[31:0], \text{SRC}2[31:0])$  $\text{DEF}$ [63:32]  $\leftarrow$  MAX(SRC1[63:32], SRC2[63:32])  $\text{DEF}[95:64] \leftarrow \text{MAX}( \text{SRC} 1[95:64], \text{SRC} 2[95:64] )$ DEST[127:96] Å MAX(SRC1[127:96], SRC2[127:96]) DEST[159:128] Å MAX(SRC1[159:128], SRC2[159:128]) DEST[191:160] ← MAX(SRC1[191:160], SRC2[191:160]) DEST[223:192] Å MAX(SRC1[223:192], SRC2[223:192]) DEST[255:224] Å MAX(SRC1[255:224], SRC2[255:224])

### **VMAXPS (VEX.128 encoded version)**

 $\text{DEST}[31:0] \leftarrow \text{MAX}(\text{SRC}[31:0], \text{SRC}[2[31:0])$ DEST[63:32] Å MAX(SRC1[63:32], SRC2[63:32])  $\text{DEF}[95:64] \leftarrow \text{MAX}( \text{SRC} 1[95:64], \text{SRC} 2[95:64] )$ DEST[127:96] Å MAX(SRC1[127:96], SRC2[127:96])  $DEFed 1255:1281 \div 0$ 

### **MAXPS (128-bit Legacy SSE version)**

 $\text{DEST}[31:0] \leftarrow \text{MAX}(\text{DEST}[31:0], \text{SRC}[31:0])$  $\text{DEF}$ [63:32]  $\leftarrow$  MAX(DEST[63:32], SRC[63:32])  $\text{DEST}[95:64] \leftarrow \text{MAX}(\text{DEST}[95:64], \text{SRC}[95:64])$ DEST[127:96] Å MAX(DEST[127:96], SRC[127:96]) DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VMAXPS  $m256$  mm256 max ps ( $m256$  a,  $m256$  b);

MAXPS  $\_$  m128  $\_$ mm max ps ( $\_$ m128 a,  $\_$ m128 b);

# SIMD Floating-Point Exceptions

Invalid (including QNaN Source Operand), Denormal

Other Exceptions

# MAXSD- Return Maximum Scalar Double-Precision Floating-Point Value



# **Description**

Compares the low double-precision floating-point values in the first source operand and second the source operand, and returns the maximum value to the low quadword of the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. When the second source operand is a memory operand, only 64 bits are accessed. The high quadword of the destination operand is copied from the same bits of first source operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN of either source operand be returned, the action of MAXSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VMAXSD is encoded with VEX.L=0. Encoding VMAXSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

```
Operation
MAX(SRC1, SRC2)
{
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST \leftarrow SRC2:
   FI; 
}
```
### **VMAXSD (VEX.128 encoded version)**

DEST[63:0] ←MAX(SRC1[63:0], SRC2[63:0]) DEST[127:64] ←SRC1[127:64]  $DEF[T255:128] \leftarrow 0$ 

#### **MAXSD (128-bit Legacy SSE version)**

DEST[63:0] ←MAX(DEST[63:0], SRC[63:0]) DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MAXSD \_\_m128d \_mm\_max\_sd(\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

Invalid (Including QNaN Source Operand), Denormal

Other Exceptions See Exceptions Type 3

# MAXSS- Return Maximum Scalar Single-Precision Floating-Point Value



# **Description**

Compares the low single-precision floating-point values in the first source operand and the second source operand, and returns the maximum value to the low doubleword of the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN from either source operand be returned, the action of MAXSS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VMAXSS is encoded with VEX.L=0. Encoding VMAXSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation** 

## **MAX(SRC1, SRC2)**

```
{
```

```
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
    ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
    ELSE IF SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
    ELSE IF (SRC1 > SRC2) THEN DEST \leftarrow SRC1;
    ELSE DEST \leftarrow SRC2;
FI;
```
}

### **VMAXSS (VEX.128 encoded version)**

```
DEST[31:0] ←MAX(SRC1[31:0], SRC2[31:0])
DEST[127:32] ← SRC1[127:32]
DEST[255:128] \leftarrow 0
```
### **MAXSS (128-bit Legacy SSE version)**

DEST[31:0] ←MAX(DEST[31:0], SRC[31:0]) DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

\_\_m128 \_mm\_max\_ss(\_\_m128 a, \_\_m128 b)

### SIMD Floating-Point Exceptions

Invalid (Including QNaN Source Operand), Denormal

#### Other Exceptions

# MINPD- Minimum of Packed Double Precision Floating-Point Values



# **Description**

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

**Operation** 

## **MIN(SRC1, SRC2)**

```
{
```

```
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST \leftarrow SRC2;
   FI; 
}
```
**VMINPD (VEX.256 encoded version)**

```
\text{DEF}[63:0] \leftarrow \text{MIN}( \text{SRC} 1[63:0], \text{SRC} 2[63:0] )\text{DEST}[127:64] \leftarrow \text{MIN}( \text{SRC}[127:64], \text{SRC}[27:64])DEST[191:128] Å MIN(SRC1[191:128], SRC2[191:128])
DEST[255:192] Å MIN(SRC1[255:192], SRC2[255:192])
```
### **VMINPD (VEX.128 encoded version)**

```
\text{DEST}[63:0] \leftarrow \text{MIN}( \text{SRC} 1[63:0], \text{SRC} 2[63:0] )\text{DEF127:64} \leftarrow MIN(SRC1[127:64], SRC2[127:64])
DEST[255:128] \leftarrow 0
```
#### **MINPD (128-bit Legacy SSE version)**

 $\text{DEST}[63:0] \leftarrow \text{MIN}( \text{SRC} 1[63:0], \text{SRC} 2[63:0] )$  $\text{DEF127:64}$   $\leftarrow$  MIN(SRC1[127:64], SRC2[127:64]) DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VMINPD \_\_m256d \_mm256\_min\_pd (\_\_m256d a, \_\_m256d b);

MINPD \_\_m128d \_mm\_min\_pd (\_\_m128d a, \_\_m128d b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN Source Operand), Denormal

#### Other Exceptions

# MINPS- Minimum of Packed Single Precision Floating-Point Values



# **Description**

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

```
Operation
MIN(SRC1, SRC2)
{
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST \leftarrow SRC2;
   FI; 
}
```
#### **VMINPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{MIN}( \text{SRC}[31:0], \text{SRC}[2[31:0])$  $\text{DEF}[63:32] \leftarrow \text{MIN}( \text{SRC} 1[63:32], \text{SRC} 2[63:32])$  $\text{DEF}[95:64] \leftarrow \text{MIN}( \text{SRC} 1 [95:64], \text{SRC} 2 [95:64] )$ DEST[127:96] Å MIN(SRC1[127:96], SRC2[127:96]) DEST[159:128] Å MIN(SRC1[159:128], SRC2[159:128])  $\text{DEF}[191:160] \leftarrow \text{MIN}( \text{SRC} 1[191:160], \text{SRC} 2[191:160])$ DEST[223:192] Å MIN(SRC1[223:192], SRC2[223:192]) DEST[255:224] Å MIN(SRC1[255:224], SRC2[255:224])

#### **VMINPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{MIN}( \text{SRC}[31:0], \text{SRC}[2[31:0])$  $\text{DEF1}[63:32] \leftarrow \text{MIN}( \text{SRC} 1[63:32], \text{SRC} 2[63:32])$  $DEST[95:64] \leftarrow MIN(SRC1[95:64], SRC2[95:64])$  $\text{DEF1}[127:96] \leftarrow \text{MIN}( \text{SRC}[127:96], \text{SRC}[127:96])$  $DEF[T255:128] \leftarrow 0$ 

#### **MINPS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{MIN}( \text{SRC}[31:0], \text{SRC}[2[31:0])$  $DEST[63:32] \leftarrow MIN(SRC1[63:32], SRC2[63:32])$  $\text{DEF}[95:64] \leftarrow \text{MIN}( \text{SRC} 1 [95:64], \text{SRC} 2 [95:64] )$  $\text{DEF1}[127:96] \leftarrow \text{MIN}( \text{SRC}[127:96], \text{SRC}[127:96])$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VMINPS \_\_m256 \_mm256\_min\_ps (\_\_m256 a, \_\_m256 b);

MINPS  $\_m128$   $\_mm$   $\_m128$   $\_m128$  a,  $\_m128$  b);

## INSTRUCTION SET REFERENCE

# SIMD Floating-Point Exceptions

Invalid (including QNaN Source Operand), Denormal

Other Exceptions



# MINSD- Return Minimum Scalar Double-Precision Floating-Point Value

### **Description**

Compares the low double-precision floating-point values in the first source operand and the second source operand, and returns the minimum value to the low quadword of the destination operand. When the source operand is a memory operand, only the 64 bits are accessed. The high quadword of the destination operand is copied from the same bits in the first source operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second source) be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VMINSD is encoded with VEX.L=0. Encoding VMINSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation** 

#### **MIN(SRC1, SRC2)**

```
{
```

```
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST \leftarrow SRC2;
   FI; 
}
```

```
MINSD (VEX.128 encoded version)
```

```
\text{DEF}[63:0] \leftarrow \text{MIN}( \text{SRC} 1[63:0], \text{SRC} 2[63:0] )DEST[127:64] \leftarrow SRC1[127:64]DEF[T255:128] \leftarrow 0
```
## **MINSD (128-bit Legacy SSE version)**

 $\text{DEST}[63:0] \leftarrow \text{MIN}(\text{SRC1}[63:0], \text{SRC2}[63:0])$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MINSD \_\_m128d \_mm\_min\_sd(\_\_m128d a, \_\_m128d b)

### SIMD Floating-Point Exceptions

Invalid (including QNaN Source Operand), Denormal

### Other Exceptions



# MINSS- Return Minimum Scalar Single-Precision Floating-Point Value

### **Description**

Compares the low single-precision floating-point values in the first source operand and the second source operand and returns the minimum value to the low doubleword of the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN in either source operand be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VMINSD is encoded with VEX.L=0. Encoding VMINSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

# **Operation MIN(SRC1, SRC2)**

```
{
```

```
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI:
        ELSE IF SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST \leftarrow SRC2;
   FI; 
}
```

```
VMINSS (VEX.128 encoded version)
```
 $DEST[31:0] \leftarrow MIN(SRC1[31:0], SRC2[31:0])$  $DEST[127:32] \leftarrow SRC1[127:32]$  $DEF[255:128] \leftarrow 0$ 

# **MINSS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{MIN}( \text{SRC}[31:0], \text{SRC}[2[31:0])$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MINSS \_\_m128 \_mm\_min\_ss(\_\_m128 a, \_\_m128 b)

# SIMD Floating-Point Exceptions

Invalid (Including QNaN Source Operand), Denormal

Other Exceptions See Exceptions Type 3


# MOVAPD- Move Aligned Packed Double-Precision Floating-Point Values

#### **Description**

Moves 2 or 4 double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128 bit version) or 32-byte (VEX.256 encoded version) boundary or a general-protection exception (#GP) will be generated. To move double-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

VEX.256 encoded version:

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

#### 128-bit versions:

Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register destination are zeroed.

#### **Operation**

**VMOVAPD (VEX.256 encoded version)**  $DEST[255:0] \leftarrow$  SRC[255:0]

#### **VMOVAPD (VEX.128 encoded version)**

 $DEST[127:0] \leftarrow SRC[127:0]$  $DEF[T255:128] \leftarrow 0$ 

#### **MOVAPD (128-bit load- and register-copy- form Legacy SSE version)**

 $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$ DEST[255:128] (Unmodified)

## **(V)MOVAPD (128-bit store-form version)**

 $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

VMOVAPD \_\_m256d \_mm256\_load\_pd (double const \* p);

VMOVAPD \_mm256\_store\_pd(double \* p, \_\_m256d a);

MOVAPD \_\_m128d \_mm\_load\_pd (double const \* p);

MOVAPD \_mm\_store\_pd(double \* p, \_\_m128d a);

## SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type1.SSE2; additionally  $\#UD$  If VEX.vvvv ! = 1111B.

# MOVAPS- Move Aligned Packed Single-Precision Floating-Point Values



## **Description**

Moves 4 or8 single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128 bit version) or 32-byte (VEX.256 encoded version) boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

VEX.256 encoded version:

Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

128-bit versions:

Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

**Operation VMOVAPS (VEX.256 encoded version)**  $DEST[255:0] \leftarrow$  SRC[255:0]

**VMOVAPS (VEX.128 encoded version)**

 $DEST[127:0] \leftarrow SRC[127:0]$ DEST[255:128]  $\leftarrow 0$ 

**MOVAPS (128-bit load- and register-copy- form Legacy SSE version)**  $DEST[127:0] \leftarrow$  SRC[127:0]

DEST[255:128] (Unmodified)

**(V)MOVAPS (128-bit store form)**

 $DEST[127:0] \leftarrow SRC[127:0]$ 

Intel C/C++ Compiler Intrinsic Equivalent

VMOVAPS  $m256$  mm256 load ps (float const \* p);

VMOVAPS  $\text{mm256\_store\_ps}$  float \* p,  $\text{m256 a}$ ;

MOVAPS \_\_m128 \_mm\_load\_ps (float const \* p);

### INSTRUCTION SET REFERENCE

MOVAPS \_mm\_store\_ps(float \* p, \_\_m128 a);

SIMD Floating-Point Exceptions None

Other Exceptions

See Exceptions Type1.SSE; additionally  $\#UD$  If VEX.vvvv ! = 1111B.



## MOVD/MOVQ- Move Doubleword and Quadword

### **Description**

MOVD/Q with XMM destination:

Moves a dword integer from the source operand and stores it in the low 32-bits of the destination XMM register. The upper bits of the destination are zeroed. The source operand can be a 32-bit register or 32-bit memory location. A REX.W prefix promotes this to copy qword integers.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

MOVD/Q with r32/m32 or r64/m64 destination:

Stores 32 (64) bits from the low bits of the source XMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

If VMOVD or VMOVQ is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

#### **Operation**

MOVD (Legacy SSE version when destination is an XMM register)  $DEST[31:0] \leftarrow SRC[31:0]$  $DEF127:32$ ]  $\leftarrow$  0H DEST[255:128] (Unmodified)

VMOVD (VEX-encoded version when destination is an XMM register)  $DEST[31:0] \leftarrow SRC[31:0]$  $DEFedation 255:32$ ]  $\leftarrow$  0H

MOVQ (Legacy SSE version when destination is an XMM register)  $DESTI63:01 \leftarrow$  SRC[63:0]  $DEF127:64$   $\div$  0H DEST[255:128] (Unmodified)

VMOVQ (VEX-encoded version when destination is an XMM register)  $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEF[T255:64] \leftarrow 0H$ 

MOVD / VMOVD (when destination is not an XMM register)  $DEST[31:0] \leftarrow SRC[31:0]$ 

MOVQ / VMOVQ (when destination is not an XMM register)  $DEST[63:0] \leftarrow$  SRC $[63:0]$ 

## Intel C/C++ Compiler Intrinsic Equivalent

MOVD \_\_m128i \_mm\_cvtsi32\_si128(int a)

MOVD int  $\mu$ mm cvtsi128 si32( $\mu$ 128i a)

MOVQ \_\_m128i \_mm\_cvtsi64\_si128(\_\_int64 a)

MOVQ \_\_int64 \_mm\_cvtsi128\_si64(\_\_m128i a)

## SIMD Floating-Point Exceptions

None

# Other Exceptions



# MOVQ- Move Quadword



## **Description**

Copies a quadword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be an XMM register or a 64-bit memory locations. This instruction can be used to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.

When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.

Note: In VEX.128.66.0F D6 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Note: In VEX.128.F3.0F 7E version, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

If VMOVQ is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with VEX.L= 1 will cause an  $\#UD$  exception.

## **Operation**

MOVQ (F3 0F 7E and 66 0F D6) with XMM register source and destination:  $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEFST[127:64] \leftarrow 0$ 

#### INSTRUCTION SET REFERENCE

DEST[255:128] (Unmodified)

VMOVQ (VEX.NDS.128.F3.0F 7E) with XMM register source and destination:  $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEF[T255:64] \leftarrow 0$ 

VMOVQ (VEX.128.66.0F D6) with XMM register source and destination:  $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEF[255:64] \leftarrow 0$ 

MOVQ (7E) with memory source:  $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEF127:64$ ]  $\leftarrow 0000000000000000$ H DEST[255:128] (Unmodified)

VMOVQ (7E) with memory source:  $DEST[63:0] \leftarrow$  SRC $[63:0]$  $\text{DEF}[255:64] \leftarrow 00000000000000000$ H

MOVQ (D6) with memory dest:  $DEST[63:0] \leftarrow$  SRC $[63:0]$ 

VMOVQ (D6) with memory dest:  $DEST[63:0] \leftarrow$  SRC2[63:0]

Intel C/C++ Compiler Intrinsic Equivalent

MOVQ \_\_m128i\_mm\_move\_epi64(\_\_m128i a);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 5; additionally  $\#UD$  If VEX.L = 1. If  $VFX$ , vvvv $I = 1111B$ .

## MOVDDUP- Replicate Double FP Values



### Description

VEX.256 encoded version:

Duplicates even-indexed double-precision floating-point values from the source operand (second operand).

#### 128-bit versions:

Duplicates a single double-precision floating-point value into the destination.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.



#### Figure 5-14. VMOVDDUP Operation

#### Operation

#### **VMOVDDUP (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow$  SRC $[63:0]$  $\text{DEF}[127:64] \leftarrow \text{SRC}[63:0]$ DEST[191:128] ← SRC[191:128]  $DEST[255:192] \leftarrow$  SRC[191:128]

#### **VMOVDDUP (VEX.128 encoded version)**

 $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEF[127:64] \leftarrow$  SRC[63:0]  $DEF[T255:128] \leftarrow 0$ 

#### **MOVDDUP (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow SRC[63:0]$  $DEF[127:64] \leftarrow$  SRC[63:0] DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MOVDDUP \_\_m256d \_mm256\_movedup\_pd (\_\_m256d a);

MOVDDUP \_\_m128d \_mm\_movedup\_pd (\_\_m128d a);

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 5; additionally  $\#UD$  If VEX.vvvv ! = 1111B.

## MOVDQA- Move Aligned Packed Integer Values



## Description

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

VEX.256 encoded version:

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

128-bit versions:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

#### **Operation**

**VMOVDQA (VEX.256 encoded version)**  $DEST[255:0] \leftarrow$  SRC[255:0]

**VMOVDQA (VEX.128 encoded version)**  $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$  $DEF[T255:128] \leftarrow 0$ 

**MOVDQA (128-bit load- and register- form Legacy SSE version)**

 $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$ DEST[255:128] (Unmodified)

**(V)MOVDQA (128-bit store forms)**  $DEST[127:0] \leftarrow SRC[127:0]$ 

Intel C/C++ Compiler Intrinsic Equivalent

VMOVDQA  $\_$  m256i  $\_$ mm256 $\_$ load\_si256 ( $\_$  m256i  $*$  p);

VMOVDQA \_mm256\_store\_si256(\_m256i \*p, \_\_m256i a);

MOVDOA  $m128i$  mm load si128 ( $m128i * p$ );

MOVDQA \_mm\_store\_si128( $\text{m}128i \text{ *p}$ ,  $\text{m}128i \text{ a}$ );

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type1.SSE2; additionally  $\#$ UD If VEX.vvvv ! = 1111B.

# MOVDQU- Move Unaligned Packed Integer Values



## **Description**

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## **VEX.256 encoded version:**

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

#### **128-bit versions**:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. **128-bit Legacy SSE version**: Bits (255:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned to any alignment without causing a general-protection exception (#GP) to be generated

**VEX.128 encoded version**: Bits (255:128) of the destination YMM register are zeroed.

### **Operation**

**VMOVDQU (VEX.256 encoded version)**  $DEST[255:0] \leftarrow$  SRC[255:0]

**VMOVDQU (VEX.128 encoded version)**  $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$  $DEF[T255:128] \leftarrow 0$ 

**MOVDQU load and register copy (128-bit Legacy SSE version)**  $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$ DEST[255:128] (Unmodified)

**(V)MOVDQU 128-bit store-form versions**  $DEST[127:0] \leftarrow SRC[127:0]$ 

Intel C/C++ Compiler Intrinsic Equivalent

VMOVDQU \_\_m256i \_mm256\_loadu\_si256 (\_\_m256i \* p);

VMOVDQU \_mm256\_storeu\_si256(\_m256i \*p, \_\_m256i a);

MOVDOU  $m128i$  mm loadu si128 ( $m128i * p$ );

MOVDQU \_mm\_storeu\_si128(\_\_m128i \*p, \_\_m128i a);

#### SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX VVVV  $I = 1111R$ 

# MOVHLPS - Move Packed Single-Precision Floating-Point Values High to Low



## **Description**

This instruction cannot be used for memory to register moves.

### **128-bit two-argument form:**

Moves two packed single-precision floating-point values from the high quadword of the second XMM argument (second operand) to the low quadword of the first XMM register (first argument). The high quadword of the destination operand is left unchanged. The upper 128 bits of the corresponding YMM destination register are unmodified.

## **128-bit three-argument form**

Moves two packed single-precision floating-point values from the high quadword of the third XMM argument (third operand) to the low quadword of the destination (first operand). Copies the high quadword from the second XMM argument (second operand) to the high quadword of the destination (first operand). The upper 128-bits of the destination YMM register are zeroed.

If VMOVHLPS is encoded with VEX.L=  $1$ , an attempt to execute the instruction encoded with  $VEX.L = 1$  will cause an  $\#UD$  exception.

**Operation MOVHLPS (128-bit two-argument form)**  $DEST[63:0] \leftarrow SRC[127:64]$ DEST[255:64] (Unmodified)

#### **VMOVHLPS (128-bit three-argument form)**

### INSTRUCTION SET REFERENCE

 $DEST[63:0] \leftarrow SRC2[127:64]$  $DEF[127:64] \leftarrow$  SRC1[127:64]  $DEF[255:128] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent MOVHLPS \_\_m128 \_mm\_movehl\_ps(\_\_m128 a, \_\_m128 b)

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 7; additionally  $\#UD$  If VEX.L = 1

# MOVHPD- Move High Packed Double-Precision Floating-Point Values



## **Description**

This instruction cannot be used for register to register or memory to memory moves.

## **128-bit Legacy SSE load:**

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

## **VEX.128 encoded load:**

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand) are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

#### **128-bit store:**

Stores a double-precision floating-point value from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVHPD (store) (VEX.128.66.0F 17 /r) is legal and has the same behavior as the existing 66 0F 17 store. For VMOVHPD (store) (VEX.128.66.0F 17 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVHPD is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

#### Operation

### **MOVHPD (128-bit Legacy SSE load)** DEST[63:0] (Unmodified)  $\text{DEF}[127:64] \leftarrow \text{SRC}[63:0]$ DEST[255:128] (Unmodified)

**VMOVHPD (VEX.128 encoded load)**  $DEST[63:0] \leftarrow SRC1[63:0]$ 

 $\text{DEF}[127:64] \leftarrow \text{SRC2}[63:0]$  $DEST[255:128] \leftarrow 0$ 

**VMOVHPD (store)**  $DEST[63:0] \leftarrow SRC[127:64]$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVHPD \_\_m128d \_mm\_loadh\_pd ( \_\_m128d a, double \*p) MOVHPD void \_mm\_storeh\_pd (double \*p, \_\_m128d a)

#### SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 5; additionally  $\#$ UD If VFX.L = 1.

# MOVHPS- Move High Packed Single-Precision Floating-Point Values



## **Description**

This instruction cannot be used for register to register or memory to memory moves.

## **128-bit Legacy SSE load:**

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

#### **VEX.128 encoded load:**

Loads two single-precision floating-point values from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand) are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

#### **128-bit store:**

Stores two packed single-precision floating-point values from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVHPS (store) (VEX.NDS.128.0F 17 /r) is legal and has the same behavior as the existing 0F 17 store. For VMOVHPS (store) (VEX.NDS.128.0F 17 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVHPS is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $HUD$  exception.

### **Operation**

## **MOVHPS (128-bit Legacy SSE load)** DEST[63:0] (Unmodified)  $DEF[T127:64] \leftarrow$  SRC[63:0] DEST[255:128] (Unmodified)

**VMOVHPS (VEX.128 encoded load)**  $DEF[63:0] \leftarrow$  SRC1[63:0]  $DEST[127:64] \leftarrow$  SRC2[63:0]  $DEF[255:128] \leftarrow 0$ 

**VMOVHPS (store)**  $DEST[63:0] \leftarrow SRC[127:64]$ 

Intel C/C++ Compiler Intrinsic Equivalent MOVHPS \_\_m128d \_mm\_loadh\_pi ( \_\_m128d a, \_\_m64 \*p) MOVHPS void \_mm\_storeh\_pi (\_\_m64 \*p, \_\_m128d a)

### SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 5; additionally  $\#UD$  If VEX.L = 1.

# MOVLHPS - Move Packed Single-Precision Floating-Point Values Low to High



## **Description**

This instruction cannot be used for memory to register moves.

### **128-bit two-argument form:**

Moves two packed single-precision floating-point values from the low quadword of the second XMM argument (second operand) to the high quadword of the first XMM register (first argument). The low quadword of the destination operand is left unchanged. The upper 128 bits of the corresponding YMM destination register are unmodified.

## **128-bit three-argument form**

Moves two packed single-precision floating-point values from the low quadword of the third XMM argument (third operand) to the high quadword of the destination (first operand). Copies the low quadword from the second XMM argument (second operand) to the low quadword of the destination (first operand). The upper 128-bits of the destination YMM register are zeroed.

If VMOVLHPS is encoded with VEX.L $= 1$ , an attempt to execute the instruction encoded with  $VEX.L = 1$  will cause an  $\#UD$  exception.

**Operation MOVLHPS (128-bit two-argument form)** DEST[63:0] (Unmodified)  $DEST[127:64] \leftarrow$  SRC[63:0] DEST[255:128] (Unmodified)

## **VMOVLHPS (128-bit three-argument form)**

 $DEST[63:0] \leftarrow$  SRC1[63:0]  $DEST[127:64] \leftarrow$  SRC2[63:0]  $DEF[T255:128] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent MOVLHPS \_\_m128 \_mm\_movelh\_ps(\_\_m128 a, \_\_m128 b)

### SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 7; additionally  $\#UD$  IF VEX.L = 1.

# MOVLPD- Move Low Packed Double-Precision Floating-Point Values



## **Description**

This instruction cannot be used for register to register or memory to memory moves.

## **128-bit Legacy SSE load:**

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

#### **VEX.128 encoded load:**

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand), merges it with the upper 64-bits of the first source XMM register (second operand), and stores it in the low 128-bits of the destination XMM register (first operand). The upper 128-bits of the destination YMM register are zeroed.

#### **128-bit store:**

Stores a double-precision floating-point value from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVLPD (store) (VEX.128.66.0F 13 /r) is legal and has the same behavior as the existing 66 0F 13 store. For VMOVLPD (store) (VEX.128.66.0F 13 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVLPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with  $VEX.L= 1$  will cause an  $\#UD$  exception.

#### Operation

## **MOVLPD (128-bit Legacy SSE load)**  $DEST[63:0] \leftarrow SRC[63:0]$ DEST[255:64] (Unmodified)

**VMOVLPD (VEX.128 encoded load)**  $DEST[63:0] \leftarrow SRC2[63:0]$  $\text{DEF}[127:64] \leftarrow \text{SRC1}[127:64]$  $DEF[T255:128] \leftarrow 0$ 

**VMOVLPD (store)**  $DEST[63:0] \leftarrow SRC[63:0]$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVLPD \_\_m128d \_mm\_loadl\_pd ( \_\_m128d a, double \*p) MOVLPD void \_mm\_storel\_pd (double \*p, \_\_m128d a)

#### SIMD Floating-Point Exceptions

**None** 

#### Other Exceptions

See Exceptions Type 5; additionally  $\#UD$  If VEX.L = 1. If VEX.vvvv != 1111B.

# MOVLPS- Move Low Packed Single-Precision Floating-Point Values



## **Description**

This instruction cannot be used for register to register or memory to memory moves.

## **128-bit Legacy SSE load:**

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

#### **VEX.128 encoded load:**

Loads two packed single-precision floating-point values from the source 64-bit memory operand (third operand), merges them with the upper 64-bits of the first source XMM register (second operand), and stores them in the low 128-bits of the destination XMM register (first operand). The upper 128-bits of the destination YMM register are zeroed.

## **128-bit store:**

Loads two packed single-precision floating-point values from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand). Note: VMOVLPS (store) (VEX.128.0F 13 /r) is legal and has the same behavior as the existing 0F 13 store. For VMOVLPS (store) (VEX.128.0F 13 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVLPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an  $\#$ UD exception.

**Operation MOVLPS (128-bit Legacy SSE load)**  $DEST[63:0] \leftarrow$  SRC $[63:0]$ DEST[255:64] (Unmodified)

**VMOVLPS (VEX.128 encoded load)**  $DEST[63:0] \leftarrow SRC2[63:0]$  $DESTI127:64$ ]  $\leftarrow$  SRC1[127:64]  $DEF[T255:128] \leftarrow 0$ 

**VMOVLPS (store)**  $DEST[63:0] \leftarrow$  SRC $[63:0]$ 

Intel C/C++ Compiler Intrinsic Equivalent MOVLPS  $\_m128$   $\_mm$  loadl $\_pi$  ( $\_m128$  a,  $\_m64$  \*p) MOVLPS void \_mm\_storel\_pi (\_\_m64 \*p, \_\_m128 a)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 5; additionally  $\#$ UD If VFX  $I = 1$ If  $VFX$ ,  $VVVV = 1111B$ .



# MOVMSKPD- Extract Double-Precision Floating-Point Sign mask

## **Description**

Extracts the sign bits from the packed double-precision floating-point values in the source operand (second operand), formats them into a 2- or 4-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 2 or 4 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.

In 64-bit mode, the default operand size of the destination register is 64 bit.

VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

## **Operation**

#### **VMOVMSKPD (VEX.256 encoded version)**

 $DEST[0] \leftarrow SRC[63]$  $\text{DEF}[1] \leftarrow \text{SRC}[127]$  $DEST[2] \leftarrow SRC[191]$  $DEST[3] \leftarrow SRC[255]$ IF DEST  $= r32$ THEN DEST[31:4]  $\leftarrow$  0; ELSE DEST[63:4]  $\leftarrow$  0;

FI

```
(V)MOVMSKPD (128-bit versions)
DEST[0] \leftarrow SRC[63]DEST[1] \leftarrow SRC[127]IF DEST = r32THEN DEST[31:2] \leftarrow 0;
   ELSE DEST[63:2] \leftarrow 0;
FI
```
Intel C/C++ Compiler Intrinsic Equivalent

int \_mm256\_movemask\_pd(\_\_m256d a)

int \_mm\_movemask\_pd(\_\_m128d a)

## SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 7; additionally  $\#UD$  If VEX. vvvv ! = 1111B.





## **Description**

Extracts the sign bits from the packed single-precision floating-point values in the source operand (second operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.

In 64-bit mode, the default operand size of the destination register is 64 bit.

VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

### **Operation**

#### **VMOVMSKPS (VEX.256 encoded version)**

 $\text{DEF}$ [0]  $\leftarrow$  SRC[31]  $DEST[1] \leftarrow SRC[63]$  $DEST[2] \leftarrow SRC[95]$  $DEST[3] \leftarrow SRC[127]$  $DEST[4] \leftarrow SRC[159]$  $DEST[5] \leftarrow SRC[191]$  $DEST[6] \leftarrow SRC[223]$   $DESTI7$   $\leftarrow$   $SRC[255]$ IF DEST =  $r32$ THEN DEST[31:8]  $\leftarrow$  0; ELSE DEST[63:8]  $\leftarrow$  0;

## FI

#### **(V)MOVMSKPS (128-bit version)**

```
\text{DEFI}[0] \leftarrow \text{SRC}[31]DEST[1] \leftarrow SRC[63]DESTI2] \leftarrow SRC[95]DEST[3] \leftarrow SRC[127]IF DEST = r32THEN DEST[31:4] \leftarrow 0;
    ELSE DEST[63:4] \leftarrow 0;
FI
```
Intel C/C++ Compiler Intrinsic Equivalent

```
int _mm256_movemask_ps(__m256 a)
```
int \_mm\_movemask\_ps(\_\_m128 a)

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 7; additionally  $\#UD$  If VEX. vvvv ! = 1111B.





## **Description**

Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain integer data (packed bytes, words, doublewords, or quadwords). The destination operand is a 128-bit or 256-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with VMOVNTDQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will  $\#$ UD.

Operation **MOVNTDQ**  $\text{DEST} \leftarrow \text{SRC}$ 

### Intel C/C++ Compiler Intrinsic Equivalent

VMOVNTDQ void \_mm256\_stream\_si256 (\_\_m256i \* p, \_\_m256i a);

MOVNTDQ void \_mm\_stream\_si128 (\_m128i \* p, \_m128i a);

SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type1.SSE2; additionally  $\#$ UD If VEX.vvvv != 1111B.



# MOVNTDQA- Load Double Quadword Non-Temporal Aligned Hint

## **Description**

MOVNTDQA loads a double quadword from the source operand (second operand) to the destination operand (first operand) using a non-temporal hint if the memory source is WC (write combining) memory type. For WC memory type, the nontemporal hint may be implemented by loading a temporary internal buffer with the equivalent of an aligned cache line without filling this data to the cache. Any memory-type aliased lines in the cache will be snooped and flushed. Subsequent MOVNTDQA reads to unread portions of the WC cache line will receive data from the temporary internal buffer if data is available. The temporary internal buffer may be flushed by the processor at any time for any reason, for example:

• A load operation other than a MOVNTDQA which references memory already resident in a temporary internal buffer.

- A non-WC reference to memory already resident in a temporary internal buffer.
- Interleaving of reads and writes to a single temporary internal buffer.
- Repeated (V)MOVNTDQA loads of a particular 16-byte item in a streaming line.
- Certain micro-architectural conditions including resource shortages, detection of

a mis-speculation condition, and various fault conditions

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when reading the data from memory. Using this protocol, the processor

does not read the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being read can override the non-temporal hint, if the memory address specified for the non-temporal read is not a WC memory region. Information on non-temporal reads and writes can be found in "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architecture Software Developer's Manual, Volume 3A.
Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with a MFENCE instruction should be used in conjunction with MOVNTDQA instructions if multiple processors might use different memory types for the referenced memory locations or to synchronize reads of a processor with writes by other agents in the system. A processor's implementation of the streaming load hint does not override the effective memory type, but the implementation of the hint is processor dependent. For example, a processor implementation may choose to ignore the hint and process the instruction as a normal MOVDQA for any memory type. Alternatively, another implementation may optimize cache reads generated by MOVNTDQA on WB memory type to reduce cache evictions.

The 128-bit (V)MOVNTDQA addresses must be 16-byte aligned or the instruction will cause a #GP.

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

**Operation** 

**MOVNTDQA (128bit- Legacy SSE form)**  $DEST \leftarrow SRC$ DEST[255:128] (Unmodified)

**VMOVNTDQA (VEX.128 encoded form)**  $DEST \leftarrow$  SRC  $DEF[T255:128] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

MOVNTDQA \_\_m128i \_mm\_stream\_load\_si128 (\_\_m128i \*p);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type1.SSE4.1; additionally  $\#$ UD If VFX VVVV  $I = 1111B$ If  $VFX.1 = 1$ .

# MOVNTPD- Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint



# **Description**

Moves the packed double-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed double-precision, floating-pointing data. The destination operand is a 128-bit or 256-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32 byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPD instructions if multiple processors might use different memory types to read/write the destination memory locations.

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

Operation **MOVNTPD**  $\text{DEST} \leftarrow \text{SRC}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

VMOVNTPD void \_mm256\_stream\_pd (double \* p, \_\_m256d a);

MOVNTPD void \_mm\_stream\_pd (double \* p, \_\_m128d a);

SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type1.SSE2; additionally  $\#$ UD If VEX.vvvv != 1111B.

# MOVNTPS- Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint



# **Description**

Moves the packed single-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed single-precision, floating-pointing. The destination operand is a 128-bit or 256-bitmemory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPS instructions if multiple processors might use different memory types to read/write the destination memory locations.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

# Operation

**MOVNTPS**  $\text{DEST} \leftarrow \text{SRC}$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVNTPS void \_mm\_stream\_ps (float \* p, \_\_m128d a);

VMOVNTPS void \_mm256\_stream\_ps (float \* p, \_\_m256 a);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type1.SSE; additionally  $\#$ UD If VEX.vvvv != 1111B.

# MOVSD- Move or Merge Scalar Double-Precision Floating-Point Value



## **Description**

Moves a scalar double-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 64-bit memory locations. This instruction can be used to move a double-precision floating-point value to and from the low quadword of an XMM register and a 64-bit memory location, or to move a double-precision floating-point value between the low quadwords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

When the source and destination operands are XMM registers, the high quadword of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high quadword of the destination operand is cleared to all 0s.

Note: For the "VMOVSD m64, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b, otherwise instruction will #UD.

Note: For the "VMOVSD xmm1, m64" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Software should ensure VMOVSD is encoded with VEX.L=0. Encoding VMOVSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

**MOVSD (128-bit Legacy SSE version: MOVSD XMM1, XMM2)**  $DEST[63:0] \leftarrow SRC[63:0]$ DEST[255:64] (Unmodified)

**VMOVSD (VEX.NDS.128.F2.0F 11 /r: VMOVSD xmm1, xmm2, xmm3)**  $DEST[63:0] \leftarrow SRC2[63:0]$ 

 $DEF[127:64] \leftarrow$  SRC1[127:64]  $DEFIT[255:128] \leftarrow 0$ 

**VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, xmm2, xmm3)**

 $DEST[63:0] \leftarrow SRC2[63:0]$  $DEF[127:64] \leftarrow$  SRC1[127:64]  $DEFIT[255:128] \leftarrow 0$ 

**VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, m64)**

 $DEST[63:0] \leftarrow$  SRC $[63:0]$  $DEFIT[255:64] \leftarrow 0$ 

**MOVSD/VMOVSD (128-bit versions: MOVSD m64, xmm1 or VMOVSD m64, xmm1)**  $DEST[63:0] \leftarrow SRC[63:0]$ 

**MOVSD (128-bit Legacy SSE version: MOVSD XMM1, m64)**  $DEST[63:0] \leftarrow SRC[63:0]$  $DEF[T127:64] \leftarrow 0$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVSD  $m128d$  mm load sd (double \*p) MOVSD void \_mm\_store\_sd (double \*p, \_\_m128d a) MOVSD \_\_m128d \_mm\_move\_sd ( \_\_m128d a, \_\_m128d b)

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 5; additionally  $\#$ UD If VEX.vvvv != 1111B.

# MOVSHDUP- Replicate Single FP Values



## **Description**

Duplicates odd-indexed single-precision floating-point values from the source operand (second operand). See [Figure 5-15](#page-333-0). The source operand is an XMM or YMM register or 128 or 256-bit memory location and the destination operand is an XMM or YMM register.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.



# Figure 5-15. MOVSHDUP Operation

#### <span id="page-333-0"></span>**Operation**

#### **VMOVSHDUP (VEX.256 encoded version)**

 $DEST[31:0] \leftarrow SRC[63:32]$  $DEST[63:32] \leftarrow$  SRC[63:32]  $DES:T[95:64] \leftarrow$  SRC[127:96]  $DEST[127:96] \leftarrow SRC[127:96]$  $DEST[159:128] \leftarrow SRC[191:160]$  $DEST[191:160] \leftarrow$  SRC[191:160]  $DEST[223:192] \leftarrow$  SRC[255:224]  $DEST[255:224] \leftarrow$  SRC[255:224]

#### **VMOVSHDUP (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow SRC[63:32]$  $DEST[63:32] \leftarrow SRC[63:32]$  $DEST[95:64] \leftarrow SRC[127:96]$  $DEST[127:96] \leftarrow SRC[127:96]$  $DEF[T255:128] \leftarrow 0$ 

#### **MOVSHDUP (128-bit Legacy SSE version)**

 $DEST[31:0] \leftarrow SRC[63:32]$  $DEST[63:32] \leftarrow SRC[63:32]$  $DEST[95:64] \leftarrow$  SRC[127:96]  $DEST[127:96] \leftarrow$  SRC $[127:96]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VMOVSHDUP \_\_m256 \_mm256\_movehdup\_ps (\_\_m256 a); VMOVSHDUP \_\_m128 \_mm\_movehdup\_ps (\_\_m128 a);

# SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 2

# MOVSLDUP- Replicate Single FP Values



#### Description

Duplicates even-indexed single-precision floating-point values from the source operand (second operand). See [Figure 5-16](#page-336-0). The source operand is an XMM or YMM register or 128 or 256-bit memory location and the destination operand is an XMM or YMM register.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.



#### Figure 5-16. MOVSLDUP Operation

#### <span id="page-336-0"></span>**Operation**

**VMOVSLDUP (VEX.256 encoded version)**  $DEST[31:0] \leftarrow SRC[31:0]$  $DEST[63:32] \leftarrow SRC[31:0]$  $DES:T[95:64] \leftarrow$  SRC $[95:64]$  $DESTI$ [127:96]  $\leftarrow$  SRC[95:64] DEST[159:128] ← SRC[159:128]  $DEST[191:160] \leftarrow SRC[159:128]$ DEST[223:192] Å SRC[223:192]  $DEST[255:224] \leftarrow$  SRC[223:192]

#### **VMOVSLDUP (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow SRC[31:0]$  $DEST[63:32] \leftarrow SRC[31:0]$  $DES:T[95:64] \leftarrow$  SRC $[95:64]$  $DEST[127:96] \leftarrow$  SRC[95:64]  $DEST[255:128] \leftarrow 0$ 

#### **MOVSLDUP (128-bit Legacy SSE version)**

 $DEST[31:0] \leftarrow SRC[31:0]$  $DEST[63:32] \leftarrow SRC[31:0]$  $DEST[95:64] \leftarrow SRC[95:64]$  $\text{DEF}[127:96] \leftarrow \text{SRC}[95:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VMOVSLDUP  $\text{m256 mm256 moveddup ps } (\text{m256 a});$ VMOVSLDUP \_\_m128 \_mm\_moveldup\_ps (\_\_m128 a);

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VEX.vvvv != 1111B.



# MOVSS- Move or Merge Scalar Single-Precision Floating-Point Value

## **Description**

Moves a scalar single-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 32-bit memory locations. This instruction can be used to move a single-precision floating-point value to and from the low doubleword of an XMM register and a 32-bit memory location, or to move a single-precision floating-point value between the low doublewords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

When the source and destination operands are XMM registers, the high doublewords of the destination operand remains unchanged. When the source operand is a

memory location and destination operand is an XMM registers, the high doublewords of the destination operand is cleared to all 0s.

Note: For the "VMOVSS m32, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Note: For the "VMOVSS xmm1, m32" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Software should ensure VMOVSS is encoded with VEX.L=0. Encoding VMOVSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

**MOVSS (Legacy SSE version when the source and destination operands are both XMM registers)**  $DESTI31:01 \leftarrow SRC[31:01]$ DEST[255:32] (Unmodified)

**VMOVSS (VEX.NDS.128.F3.0F 11 /r where the destination is an XMM register)**  $DEST[31:0] \leftarrow SRC2[31:0]$ DEST[127:32] ← SRC1[127:32]  $DEF[T255:128] \leftarrow 0$ 

**VMOVSS (VEX.NDS.128.F3.0F 10 /r where the source and destination are XMM registers)**  $DEST[31:0] \leftarrow SRC2[31:0]$  $DEST[127:32] \leftarrow SRC1[127:32]$  $DEFST[255:128] \leftarrow 0$ 

**VMOVSS (VEX.NDS.128.F3.0F 10 /r when the source operand is memory and the destination is an XMM register)**  $DEST[31:0] \leftarrow SRC[31:0]$ DEST[255:32]  $\leftarrow$  0

**MOVSS/VMOVSS (when the source operand is an XMM register and the destination is memory)**  $DEST[31:0] \leftarrow SRC[31:0]$ 

**MOVSS (Legacy SSE version when the source operand is memory and the destination is an XMM register)**  $DEST[31:0] \leftarrow SRC[31:0]$  $DEF[T[127:32] \leftarrow 0$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent MOVSS  $m128$  mm load ss(float \* p)

MOVSS void\_mm\_store\_ss(float \* p, \_\_m128 a) MOVSS \_\_m128 \_mm\_move\_ss(\_\_m128 a, \_\_m128 b)

# SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 5; additionally  $\#UD$  If VEX. vvvv ! = 1111B.

# MOVUPD- Move Unaligned Packed Double-Precision Floating-Point Values



## **Description**

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## **VEX.256 encoded version:**

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

## **128-bit versions**:

Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

**128-bit Legacy SSE version**: Bits (255:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated

**VEX.128 encoded version**: Bits (255:128) of the destination YMM register are zeroed.

#### **Operation**

# **VMOVUPD (VEX.256 encoded version)**

 $DEST[255:0] \leftarrow$  SRC[255:0]

#### **VMOVUPD (VEX.128 encoded version)**

 $DEST[127:0] \leftarrow SRC[127:0]$  $DEFST[255:128] \leftarrow 0$ 

#### **MOVUPD (128-bit load and register-copy form Legacy SSE version)**

 $DEST[127:0] \leftarrow SRC[127:0]$ DEST[255:128] (Unmodified)

#### **(V)MOVUPD (128-bit store form)**

 $DEST[127:0] \leftarrow SRC[127:0]$ 

Intel C/C++ Compiler Intrinsic Equivalent

VMOVUPD \_\_m256d \_mm256\_loadu\_pd (\_\_m256d \* p);

VMOVUPD  $mm256$  storeu pd( $m256d *p$ ,  $m256d a$ );

MOVUPD  $\_m128d$   $\_mm$  loadu pd  $(\_m128d * p);$ 

MOVUPD \_mm\_storeu\_pd(\_\_m128d \*p, \_\_m128d a);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4 Note treatment of #AC varies; additionally  $\#UD$  If VEX.vvvv ! = 1111B.



# MOVUPS- Move Unaligned Packed Single-Precision Floating-Point Values

#### **Description**

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## **VEX.256 encoded version:**

Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

## **128-bit versions**:

Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

**128-bit Legacy SSE version**: Bits (255:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated

**VEX.128 encoded version**: Bits (255:128) of the destination YMM register are zeroed.

#### **Operation**

**VMOVUPS (VEX.256 encoded version)**  $DEST[255:0] \leftarrow$  SRC[255:0]

#### **VMOVUPS (VEX.128 encoded load-form)**

 $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$  $DEFST[255:128] \leftarrow 0$ 

**MOVUPS (128-bit load and register-copy form Legacy SSE version)**

 $\text{DEF}[127:0] \leftarrow \text{SRC}[127:0]$ DEST[255:128] (Unmodified)

## **(V)MOVUPS (128-bit store form)**

 $DEF[T127:0] \leftarrow$  SRC[127:0]

#### Intel C/C++ Compiler Intrinsic Equivalent

VMOVUPS \_\_m256 \_mm256\_loadu\_ps (\_\_m256 \* p);

VMOVUPS  $mm256$  storeu ps( $m256$  \*p,  $m256$  a);

MOVUPS  $\text{m128 mm loadu}$  ps ( $\text{m128 * p}$ );

MOVUPS \_mm\_storeu\_ps(\_\_m128 \*p, \_\_m128 a);

# SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4 Note treatment of #AC varies; additionally  $\#UD$  If VEX. vvvv ! = 1111B.



# MPSADBW - Multiple Sum of Absolute Differences

## **Description**

MPSADBW sums the absolute difference of 4 unsigned bytes selected by immediate bits 0-1 from the second source with sequential groups of 4 unsigned bytes in the first source operand. The source bytes from the first source operand start at an offset determined by bit 2 of the immediate. The operation is repeated 8 times, each time using the same second source input but selecting the group of 4 bytes starting at the next higher byte in the first source. Each 16-bit sum is written to dest.

The first source and destination operands are XMM registers. The second source operand is either an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: The first source and destination are the same. Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

If VMPSADBW is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L = 1$  will cause an  $\#UD$  exception.

#### **Operation**

**VMPSADBW (VEX.128 encoded version)**  $SRC2_OFFSET \leftarrow \text{imm8}[1:0] * 32$  $SRC1_OFFSET \leftarrow \text{imm8}[2]*32$  $SRC1$  BYTE0  $\leftarrow$  SRC1[SRC1\_OFFSET+7:SRC1\_OFFSET]

```
SRC1_BYTE1 \leftarrow SRC1[SRC1_OFFSET+15:SRC1_OFFSET+8]
SRC1_BYTE2 \leftarrow SRC1[SRC1_OFFSET+23:SRC1_OFFSET+16]
SRC1 BYTE3 \leftarrow SRC1[SRC1_OFFSET+31:SRC1_OFFSET+24]
SRC1_BYTE4 \leftarrow SRC1[SRC1_OFFSET+39:SRC1_OFFSET+32]
SRC1_BYTE5 \leftarrow SRC1[SRC1_OFFSET+47:SRC1_OFFSET+40]
SRC1_BYTE6 \leftarrow SRC1[SRC1_OFFSET+55:SRC1_OFFSET+48]
SRC1_BYTE7 \leftarrow SRC1[SRC1_OFFSET+63:SRC1_OFFSET+56]
SRC1_BYTE8 \leftarrow SRC1[SRC1_OFFSET+71:SRC1_OFFSET+64]
SRC1_BYTE9 \leftarrow SRC1[SRC1_OFFSET+79:SRC1_OFFSET+72]
SRC1_BYTE10 \leftarrow SRC1[SRC1_OFFSET+87:SRC1_OFFSET+80]
```
SRC2\_BYTE0  $\xi$ SRC2[SRC2\_OFFSET+7:SRC2\_OFFSET]  $SRC2$  BYTE1  $\leftarrow$  SRC2[SRC2 OFFSET+15:SRC2 OFFSET+8]  $SRC2$  BYTE2  $\leftarrow$  SRC2[SRC2\_OFFSET+23:SRC2\_OFFSET+16]  $SRC2$  BYTE3  $\leftarrow$  SRC2[SRC2 OFFSET+31:SRC2 OFFSET+24]

TEMP0  $\leftarrow$  ABS(SRC1\_BYTE0 - SRC2\_BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE1 - SRC2 BYTE1) TEMP2  $\leftarrow$  ABS(SRC1\_BYTE2 - SRC2\_BYTE2) TEMP3  $\leftarrow$  ABS(SRC1 BYTE3 - SRC2 BYTE3)  $\text{DEF115:01} \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(SRC1 BYTE1 - SRC2 BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE2 - SRC2 BYTE1) TEMP2  $\leftarrow$  ABS(SRC1 BYTE3 - SRC2 BYTE2) TEMP3  $\leftarrow$  ABS(SRC1 BYTE4 - SRC2 BYTE3)  $\text{DEF1}:16$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3 TEMP0  $\leftarrow$  ABS(SRC1\_BYTE2 - SRC2\_BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE3 - SRC2 BYTE1) TEMP2  $\leftarrow$  ABS(SRC1 BYTE4 - SRC2 BYTE2) TEMP3  $\leftarrow$  ABS(SRC1\_BYTE5 - SRC2\_BYTE3)  $\text{DEST}[47:32] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(SRC1 BYTE3 - SRC2 BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE4 - SRC2 BYTE1) TEMP2  $\leftarrow$  ABS(SRC1 BYTE5 - SRC2 BYTE2) TEMP3  $\leftarrow$  ABS(SRC1 BYTE6 - SRC2 BYTE3)  $\text{DEF163:48}$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3 TEMP0  $\leftarrow$  ABS(SRC1 BYTE4 - SRC2 BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE5 - SRC2 BYTE1) TEMP2  $\leftarrow$  ABS(SRC1\_BYTE6 - SRC2\_BYTE2) TEMP3  $\leftarrow$  ABS(SRC1 BYTE7 - SRC2 BYTE3)  $\text{DEF179:64}$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3 TEMP0  $\leftarrow$  ABS(SRC1 BYTE5 - SRC2 BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE6 - SRC2 BYTE1)

TEMP2  $\leftarrow$  ABS(SRC1\_BYTE7 - SRC2\_BYTE2) TEMP3  $\leftarrow$  ABS(SRC1 BYTE8 - SRC2 BYTE3)  $\text{DEF195:801} \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(SRC1\_BYTE6 - SRC2\_BYTE0) TEMP1 Å ABS(SRC1\_BYTE7 - SRC2\_BYTE1) TEMP2  $\leftarrow$  ABS(SRC1\_BYTE8 - SRC2\_BYTE2) TEMP3  $\leftarrow$  ABS(SRC1\_BYTE9 - SRC2\_BYTE3)  $\text{DEF111:}96$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3

TEMP0  $\leftarrow$  ABS(SRC1\_BYTE7 - SRC2\_BYTE0) TEMP1  $\leftarrow$  ABS(SRC1 BYTE8 - SRC2 BYTE1) TEMP2  $\leftarrow$  ABS(SRC1\_BYTE9 - SRC2\_BYTE2) TEMP3  $\leftarrow$  ABS(SRC1 BYTE10 - SRC2 BYTE3)  $\text{DEF1}[127:112] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ 

 $DEF[T255:128] \leftarrow 0$ 

#### **MPSADBW (128-bit Legacy SSE version)**

SRC\_OFFSET  $\leftarrow$  imm8[1:0]\*32 DEST OFFSET  $\leftarrow$  imm8[2]\*32 DEST\_BYTE0  $\leftarrow$  DESTIDEST\_OFFSET+7:DEST\_OFFSET1 DEST\_BYTE1  $\leftarrow$  DEST[DEST\_OFFSET+15:DEST\_OFFSET+8] DEST\_BYTE2  $\leftarrow$  DEST[DEST\_OFFSET+23:DEST\_OFFSET+16] DEST\_BYTE3  $\leftarrow$  DEST[DEST\_OFFSET+31:DEST\_OFFSET+24] DEST\_BYTE4  $\leftarrow$  DEST[DEST\_OFFSET+39:DEST\_OFFSET+32] DEST\_BYTE5  $\leftarrow$  DEST[DEST\_OFFSET+47:DEST\_OFFSET+40] DEST\_BYTE6  $\leftarrow$  DEST[DEST\_OFFSET+55:DEST\_OFFSET+48] DEST\_BYTE7  $\leftarrow$  DEST[DEST\_OFFSET+63:DEST\_OFFSET+56] DEST\_BYTE8  $\leftarrow$  DEST[DEST\_OFFSET+71:DEST\_OFFSET+64] DEST\_BYTE9  $\leftarrow$  DESTIDEST\_OFFSET+79:DEST\_OFFSET+721 DEST\_BYTE10  $\leftarrow$  DEST[DEST\_OFFSET+87:DEST\_OFFSET+80]

```
SRC_BYTE0 ← SRC[SRC_OFFSET+7:SRC_OFFSET]
SRC_BYTE1 \leftarrow SRC[SRC_OFFSET+15:SRC_OFFSET+8]
SRC_BYTE2 \leftarrow SRC[SRC_OFFSET+23:SRC_OFFSET+16]
SRC_BYTE3 \leftarrow SRC[SRC_OFFSET+31:SRC_OFFSET+24]
```
TEMP0  $\leftarrow$  ABS(DEST\_BYTE0 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST\_BYTE1 - SRC\_BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE2 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE3 - SRC\_BYTE3)  $\text{DEF1}[15:0] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(DEST\_BYTE1 - SRC\_BYTE0)

TEMP1  $\leftarrow$  ABS(DEST BYTE2 - SRC BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE3 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE4 - SRC\_BYTE3)  $\text{DEF1:16}$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3 TEMP0  $\leftarrow$  ABS(DEST\_BYTE2 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST BYTE3 - SRC BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE4 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE5 - SRC\_BYTE3)  $\text{DEF}[47:32] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(DEST\_BYTE3 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST BYTE4 - SRC BYTE1) TEMP2 Å ABS(DEST\_BYTE5 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE6 - SRC\_BYTE3)  $\text{DEF163:48}$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3 TEMP0  $\leftarrow$  ABS(DEST\_BYTE4 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST BYTE5 - SRC BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE6 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE7 - SRC\_BYTE3)  $\text{DEF}[79:64] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(DEST\_BYTE5 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST\_BYTE6 - SRC\_BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE7 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE8 - SRC\_BYTE3)  $\text{DEF}[95:80] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ TEMP0  $\leftarrow$  ABS(DEST\_BYTE6 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST BYTE7 - SRC BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE8 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE9 - SRC\_BYTE3)  $\text{DEF111:}96$   $\leftarrow$  TEMP0 + TEMP1 + TEMP2 + TEMP3

TEMP0  $\leftarrow$  ABS(DEST\_BYTE7 - SRC\_BYTE0) TEMP1  $\leftarrow$  ABS(DEST BYTE8 - SRC BYTE1) TEMP2  $\leftarrow$  ABS(DEST\_BYTE9 - SRC\_BYTE2) TEMP3  $\leftarrow$  ABS(DEST\_BYTE10 - SRC\_BYTE3)  $\text{DEF1}[127:112] \leftarrow \text{TEMP0} + \text{TEMP1} + \text{TEMP2} + \text{TEMP3}$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MPSADBW \_m128i \_mm\_mpsadbw\_epu8 (\_m128i s1, \_m128i s2, const int mask);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1



# MULPD- Multiply Packed Double Precision Floating-Point Values

#### **Description**

Performs a SIMD Multiply of the two or four packed double-precision floating-point values from the first Source operand to the Second Source operand, and stores the packed double-precision floating-point results in the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the destination YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VMULPD (VEX.256 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC1}[63:0] * \text{SRC2}[63:0]$ DEST[127:64] Å SRC1[127:64] \* SRC2[127:64] DEST[191:128] Å SRC1[191:128] \* SRC2[191:128] DEST[255:192] Å SRC1[255:192] \* SRC2[255:192]

.

#### **VMULPD (VEX.128 encoded version)**

 $DEST[63:0] \leftarrow SRC1[63:0] * SRC2[63:0]$  $\text{DEF}[127:64] \leftarrow \text{SRC1}[127:64] * \text{SRC2}[127:64]$  $DEF[255:128] \leftarrow 0$ 

#### **MULPD (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow$  DEST $[63:0]$  \* SRC $[63:0]$  $\text{DEF}[127:64] \leftarrow \text{DEF}[127:64] * \text{SRC}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VMULPD \_\_m256d \_mm256\_mul\_pd (\_\_m256d a, \_\_m256d b);

MULPD \_\_m128d \_mm\_mul\_pd (\_\_m128d a, \_\_m128d b);

# SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# Other Exceptions

See Exceptions Type 2



# MULPS- Multiply Packed Single Precision Floating-Point Values

## **Description**

Performs an SIMD multiply of the four or eight packed single-precision floating-point values from the first Source operand to the Second Source operand, and stores the packed double-precision floating-point results in the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the destination YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VMULPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] * \text{SRC}[31:0]$  $DEF[63:32] \leftarrow$  SRC1[63:32] \* SRC2[63:32]  $\text{DEF195:}64$ ]  $\leftarrow$  SRC1[95:64] \* SRC2[95:64] DEST[127:96] Å SRC1[127:96] \* SRC2[127:96]

DEST[159:128] Å SRC1[159:128] \* SRC2[159:128] DEST[191:160]Å SRC1[191:160] \* SRC2[191:160] DEST[223:192] Å SRC1[223:192] \* SRC2[223:192] DEST[255:224] Å SRC1[255:224] \* SRC2[255:224].

#### **VMULPS (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0] * SRC2[31:0]$  $DEST[63:32] \leftarrow SRC1[63:32] * SRC2[63:32]$  $DEST[95:64] \leftarrow$  SRC1[95:64] \* SRC2[95:64]  $\text{DEF1}[127:96] \leftarrow \text{SRC1}[127:96] * \text{SRC2}[127:96]$  $DES T[255:128] \leftarrow 0$ 

#### **MULPS (128-bit Legacy SSE version)**

 $DEF[31:0] \leftarrow$  SRC1[31:0] \* SRC2[31:0]  $DEST[63:32] \leftarrow$  SRC1[63:32] \* SRC2[63:32] DEST[95:64] Å SRC1[95:64] \* SRC2[95:64] DEST[127:96] Å SRC1[127:96] \* SRC2[127:96] DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VMULPS \_\_m256 \_mm256\_mul\_ps (\_\_m256 a, \_\_m256 b);

MULPS \_\_m128 \_mm\_mul\_ps (\_\_m128 a, \_\_m128 b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### Other Exceptions

See Exceptions Type 2



# MULSD- Multiply Scalar Double-Precision Floating-Point Values

## **Description**

Multiplies the low double-precision floating-point value in the second source operand by the low double-precision floating-point value in the first source operand, and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source operand and the destination operands are XMM registers. The high quadword of the destination operand is copied from the high bits of the first source operand. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VMULSD is encoded with VEX.L=0. Encoding VMULSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

#### **VMULSD (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC1}[63:0] * \text{SRC2}[63:0]$  $DEST[127:64] \leftarrow SRC1[127:64]$  $DEF[T255:128] \leftarrow 0$ 

#### **MULSD (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow DEST[63:0] * SRC[63:0]$ DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MULSD \_\_m128d \_mm\_mul\_sd (\_\_m128d a, \_\_m128d b)

SIMD Floating-Point Exceptions Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions

See Exceptions Type 3



# MULSS- Multiply Scalar Single-Precision Floating-Point Values

#### **Description**

Multiplies the low single-precision floating-point value from the second source operand by the low single-precision floating-point value in the first source operand, and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source operand and the destination operands are XMM registers. The three highorder doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VMULSS is encoded with VEX.L=0. Encoding VMULSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

#### **VMULSS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}1[31:0] * \text{SRC}2[31:0]$  $DEST[127:32] \leftarrow SRC1[127:32]$  $DEFIT[255:128] \leftarrow 0$ 

#### **MULSS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{DEF}[31:0] * \text{SRC}[31:0]$ DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

MULSS \_\_m128 \_mm\_mul\_ss(\_\_m128 a, \_\_m128 b)

SIMD Floating-Point Exceptions

Underflow, Overflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3




# **Description**

Performs a bitwise logical OR of the two or four packed double-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the destination YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

If VORPD is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L = 1$  will cause an  $\#UD$  exception.

### **Operation**

**VORPD (VEX.256 encoded version)**

 $\text{DEF1}[63:0] \leftarrow \text{SRC1}[63:0] \text{ BITWISE OR SRC2}[63:0]$ 

#### INSTRUCTION SET REFERENCE

 $DEF[127:64]$   $\leftarrow$  SRC1[127:64] BITWISE OR SRC2[127:64] DEST[191:128] Å SRC1[191:128] BITWISE OR SRC2[191:128] DEST[255:192] Å SRC1[255:192] BITWISE OR SRC2[255:192]

#### **VORPD (VEX.128 encoded version)**

 $\text{DEF163:0}$   $\leftarrow$  SRC1[63:0] BITWISE OR SRC2[63:0]  $\text{DEF1}[27:64] \leftarrow \text{SRC1}[127:64] \text{ BITWISE OR SRC2}[127:64]$  $DEF[255:128] \leftarrow 0$ 

## **ORPD (128-bit Legacy SSE version)**

 $\text{DEFI}[63:0] \leftarrow \text{DEFI}[63:0]$  BITWISE OR SRC[63:0]  $\text{DEF1}[27:64] \leftarrow \text{DEF1}[27:64] \text{ BITWISE OR} \text{SRC}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VORPD \_\_m256d \_mm256\_or\_pd (\_\_m256d a, \_\_m256d b);

ORPD \_\_m128d \_mm\_or\_pd (\_\_m128d a, \_\_m128d b);

#### SIMD Floating-Point Exceptions

None

.

#### Other Exceptions



# ORPS- Bitwise Logical OR of Packed Single Precision Floating-Point Values

# **Description**

Performs a bitwise logical OR of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 Encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the destination YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

If VORPS is encoded with  $VEX.L = 1$ , an attempt to execute the instruction encoded with  $VEX.L = 1$  will cause an  $\#UD$  exception.

### **Operation**

**VORPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] \text{BITWISE OR SRC2}[31:0]$ 

 $\text{DEF163:32}$   $\leftarrow$  SRC1[63:32] BITWISE OR SRC2[63:32]  $\text{DEF195:64} \leftarrow \text{SRC1}[95:64] \text{ BITWISE OR SRC2}[95:64]$ DEST[127:96] Å SRC1[127:96] BITWISE OR SRC2[127:96] DEST[159:128] Å SRC1[159:128] BITWISE OR SRC2[159:128] DEST[191:160] ← SRC1[191:160] BITWISE OR SRC2[191:160] DEST[223:192] Å SRC1[223:192] BITWISE OR SRC2[223:192] DEST[255:224] Å SRC1[255:224] BITWISE OR SRC2[255:224].

# **VORPS (VEX.128 encoded version)**

 $\text{DEF1:0}$   $\leftarrow$  SRC1[31:0] BITWISE OR SRC2[31:0]  $\text{DEF163:32}$   $\leftarrow$  SRC1[63:32] BITWISE OR SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] BITWISE OR SRC2[95:64] DEST[127:96] Å SRC1[127:96] BITWISE OR SRC2[127:96]  $DEF[255:128] \leftarrow 0$ 

#### **ORPS (128-bit Legacy SSE version)**

 $\text{DEF1:0}$   $\leftarrow$  SRC1[31:0] BITWISE OR SRC2[31:0]  $\text{DEF163:32}$   $\leftarrow$  SRC1[63:32] BITWISE OR SRC2[63:32]  $\text{DEF195:64} \leftarrow \text{SRC1}[95:64] \text{ BITWISE OR SRC2}[95:64]$ DEST[127:96] Å SRC1[127:96] BITWISE OR SRC2[127:96] DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VORPS \_\_m256 \_mm256\_or\_ps (\_\_m256 a, \_\_m256 b);

ORPS \_\_m128 \_mm\_or\_ps (\_\_m128 a, \_\_m128 b);

### SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 4

# PABSB/PABSW/PABSD - Packed Absolute Value



# **Description**

PABSB/W/D computes the absolute value of each data element of the source operand and stores the UNSIGNED results in the destination operand. PABSB operates on signed bytes, PABSW operates on signed 16-bit words, and PABSD operates on signed 32-bit integers. The source is an XMM register or a 128-bit memory location. The destination operand is an XMM register.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

#### INSTRUCTION SET REFERENCE

```
Operation
BYTE_ABS(SRC)
{
    DEST [7:0] \leftarrow ABS(SRC[7:0]).. repeat operation for 2nd through 15th bytes
    DEST [127..120]← ABS(SRC[127:120])
}
WORD_ABS(SRC)
{
    DEST [15:0] \leftarrow ABS(SRC[15:0])
    .. repeat operation for 2nd through 7th 16-bit words
   DEST [127..112] \leftarrow ABS(SRC[127:112])}
DWORD_ABS(SRC)
{
    DEST [31:0] \leftarrow ABS(SRC[31:0])
    DEST [63:32] \leftarrow ABS(SRC[63:32])
    DEST [95:64] \leftarrow ABS(SRC[95:64])
    DEST [127..96] \leftarrow ABS(SRC[127:96])}
VPABSB (VEX.128 encoded version)
\text{DEST}[127:0] \leftarrow \text{BYTE}\_ \text{ABS}(\text{SRC})DEF[T255:128] \leftarrow 0PABSB (128-bit Legacy SSE version)
```

```
DEST[127:0] \leftarrow BYTE_ABS(SRC)DEST[255:128] (Unmodified)
```
# **VPABSW (VEX.128 encoded version)**

 $DEST[127:0] \leftarrow WORD_ABS(SRC)$  $DEF[T255:128] \leftarrow 0$ 

### **PABSW (128-bit Legacy SSE version)**

 $DEST[127:0] \leftarrow WORD_ABS(SRC)$ DEST[255:128] (Unmodified)

# **VPABSD (VEX.128 encoded version)**

 $DEST[127:0] \leftarrow DWORD_ABS(SRC)$ DEST[255:128]  $\leftarrow 0$ 

#### **PABSD (128-bit Legacy SSE version)**

 $DEST[127:0] \leftarrow DWORD_ABS(SRC)$ DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PABSB \_\_m128i \_mm\_abs\_epi8 (\_\_m128i a)

PABSW \_\_m128i \_mm\_abs\_epi16 (\_\_m128i a)

PABSD \_\_m128i \_mm\_abs\_epi32 (\_\_m128i a)

SIMD Floating-Point Exceptions

none

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.vvvv == 1111B$ .

# PACKSSWB/PACKSSDW- Pack with Signed Saturation



# Description

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See [Figure 5-17](#page-368-0) for an example of the packing operation.



# Figure 5-17. PACKSSDW Instruction Operation using 64-bit Operands

<span id="page-368-0"></span>The PACKSSWB instruction converts 8 signed word integers from the first source operand and 8 signed word integers from the second source operand into 16 signed byte integers and stores the result in the destination operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80H for a negative integer), the saturated signed byte integer value of 7FH or 80H, respectively, is stored in the destination.

The PACKSSDW instruction packs 4 signed doublewords from the first source operand and 4 signed doublewords from the second source operand into 8 signed words in the destination operand (see [Figure 5-17\)](#page-368-0).

If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000H for a negative integer), the saturated signed word integer value of 7FFFH or 8000H, respectively, is stored into the destination.

When operating on 128-bit operands, the first source and destination operands are XMM registers. and the second source operand can be either an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

SATURATING\_PACK\_WB(SRC1, SRC2) DEST[7:0] ← SaturateSignedWordToSignedByte (SRC1[15:0]) DEST[15:8] Å SaturateSignedWordToSignedByte (SRC1[31:16])  $DEF [23:16] \leftarrow$  SaturateSignedWordToSignedByte (SRC1[47:32])  $DEF [31:24] \leftarrow$  SaturateSignedWordToSignedByte (SRC1[63:48]) DEST[39:32] ← SaturateSignedWordToSignedByte (SRC1[79:64])  $\text{DEF}[47:40] \leftarrow \text{SaturateSignedWordToSignedByte (SRC1[95:80])}$ DEST[55:48] Å SaturateSignedWordToSignedByte (SRC1[111:96])  $DEF [63:56] \leftarrow$  SaturateSignedWordToSignedByte (SRC1[127:112])  $\text{DEF}[71:64] \leftarrow \text{SaturateSignedWordToSignedByte} (\text{SRC2}[15:0])$ 

 $\text{DEF}[79:72] \leftarrow \text{SaturateSignedWordToSignedByte (SRC2[31:16])}$ DEST[87:80] ← SaturateSignedWordToSignedByte (SRC2[47:32]) DEST[95:88] ← SaturateSignedWordToSignedByte (SRC2[63:48]) DEST[103:96] Å SaturateSignedWordToSignedByte (SRC2[79:64]) DEST[111:104] Å SaturateSignedWordToSignedByte (SRC2[95:80])  $\text{DEF}[119:112] \leftarrow \text{SaturateSignedWordToSignedByte (SRC2[111:96])}$ DEST[127:120]  $\leftarrow$  SaturateSignedWordToSignedByte (SRC2[127:112])

#### SATURATING\_PACK\_DW(SRC1, SRC2)

DEST[15:0] Å SaturateSignedDwordToSignedWord (SRC1[31:0])  $DEF [31:16] \leftarrow$  SaturateSignedDwordToSignedWord (SRC1[63:32]) DEST[47:32] ← SaturateSignedDwordToSignedWord (SRC1[95:64]) DEST[63:48] Å SaturateSignedDwordToSignedWord (SRC1[127:96]) DEST[79:64] Å SaturateSignedDwordToSignedWord (SRC2[31:0]) DEST[95:80] Å SaturateSignedDwordToSignedWord (SRC2[63:32]) DEST[111:96] Å SaturateSignedDwordToSignedWord (SRC2[95:64])  $\text{DEF}[127:112] \leftarrow \text{SaturateSignedDwordToSignedWord (SRC2[127:96])}$ 

### **PACKSSDW**

 $\text{DEF1}[127:0] \leftarrow \text{SATURATING PACK DW(DEST, SRC)}$ DEST[255:128] (Unmodified)

### **VPACKSSDW**

 $\text{DEF1}[127:0] \leftarrow \text{SATURATING PACK DW(SRC1, SRC2)}$  $DEF[255:128] \leftarrow 0$ 

### **PACKSSWB**

 $\text{DEF1}[127:0] \leftarrow \text{SATURATING PACK WB}(\text{DEST}, \text{SRC})$ DEST[255:128] (Unmodified)

#### **VPACKSSWB**

 $\text{DEF}[127:0] \leftarrow \text{SATURATING} \text{PACK}_W \text{B}(\text{SRC1}, \text{SRC2})$  $DEFed 255:1281 \div 0$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

PACKSSWB \_\_m128i \_mm\_packs\_epi16(\_\_m128i m1, \_\_m128i m2)

PACKSSDW  $m128i$  mm packs epi32( $m128i$  m1,  $m128i$  m2)

## SIMD Floating-Point Exceptions

none

Other Exceptions

# PACKUSWB/PACKUSDW- Pack with Unsigned Saturation



# **Description**

packuswb:

Converts 8 signed word integers from the second source operand and 8 signed word integers from the first source operand into 8 unsigned byte integers and stores the result in the destination operand. (See [Figure 5-17](#page-368-0) for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than 00H), the saturated unsigned byte integer value of FFH or 00H, respectively, is stored in the destination.

The first source operand and destination operand must be an XMM register and the second source operand can be either an XMM register or a 128-bit memory location. packusdw:

Converts packed signed doubleword integers into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000H), the saturated unsigned word integer value of FFFFH or 0000H, respectively stored in the destination.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

**{**

**}**

```
StaurateSignedWordToUnsignedByte(SRC)
{
   TMP \leftarrow \text{SRC} < 0 ? 0 : SRC
   return SRC > FFH ? FFH: TMP
}
```
**SaturateSignedDWordToUnsignedWord(SRC)**

```
TMP \leftarrow \text{SRC} < 0 ? 0 : SRC
return SRC > FFFFH ? FFFFH: TMP
```
#### **UNSIGNED\_SATURATING\_PACK\_DW(SRC1, SRC2)**

 $\text{DEST}[15:0] \leftarrow \text{SaturateSignedDWordToUsingnedWord(SRC1[31:0])}$  $DEF [31:16] \leftarrow$  SaturateSignedDWordToUnsignedWord(SRC1[63:32]) DEST[47:32] ← SaturateSignedDWordToUnsignedWord(SRC1[95:64]) DEST[63:48] Å SaturateSignedDWordToUnsignedWord(SRC1[127:96])  $\text{DEF}[79:64] \leftarrow \text{SaturateSignedDWordToUsingnedWord(SRC2[31:0])}$ DEST[95:80] Å SaturateSignedDWordToUnsignedWord(SRC2[63:32])  $\text{DEST}[111:96] \leftarrow \text{SaturateSignedDWordToUsingnedWord(SRC2[95:64])}$  $\text{DEF}[127:112] \leftarrow \text{SaturateSignedDWordToUsingnedWord(SRC2[127:96])}$ 

### **UNSIGNED\_SATURATING\_PACK\_WB(SRC1, SRC2)**

```
\text{DEF}[7:0] \leftarrow SaturateSignedWordToUnsignedByte (SRC1[15:0])
\text{DEST}[15:8] \leftarrow \text{SaturateSignedWordToUsing} (SRC1[31:16])
\text{DEF}[23:16] \leftarrow \text{SaturateSignedWordToUsingnedByte (SRC1[47:32])}DEF [31:24] \leftarrow SaturateSignedWordToUnsignedByte (SRC1[63:48])
DEST[39:32] Å SaturateSignedWordToUnsignedByte (SRC1[79:64])
\text{DEST}[47:40] \leftarrow \text{SaturateSignedWordToUsingnedByte (SRC1[95:80])}\text{DEF}[55:48] \leftarrow \text{SaturateSignedWordToUsing a Byte (SRC1[111:96])}DEF [63:56] \leftarrow SaturateSignedWordToUnsignedByte (SRC1[127:112])
```
 $\text{DEF}[71:64] \leftarrow \text{SaturateSignedWordToUsingnedByte (SRC2[15:0])}$  $\text{DEF}[79:72] \leftarrow \text{SaturateSignedWordToUsing } B$ <sub>V</sub>te (SRC2[31:16]) DEST[87:80] ← SaturateSignedWordToUnsignedByte (SRC2[47:32]) DEST[95:88] Å SaturateSignedWordToUnsignedByte (SRC2[63:48]) DEST[103:96] Å SaturateSignedWordToUnsignedByte (SRC2[79:64]) DEST[111:104]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC2[95:80]) DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC2[111:96]) DEST[127:120]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC2[127:112])

#### **VPACKUSWB (VEX.128 encoded version)**

 $DEF[127:0] \leftarrow$  UNSIGNED SATURATING PACK WB(SRC1, SRC2)  $DEFST[255:128] \leftarrow 0$ 

#### **VPACKUSDW (VEX.128 encoded version)**

 $DEF[127:0] \leftarrow$  UNSIGNED SATURATING PACK DW(SRC1, SRC2)  $DEF[255:128] \leftarrow 0$ 

#### **PACKUSWB (128-bit Legacy SSE version)**

 $DEF[127:0] \leftarrow$  UNSIGNED SATURATING PACK WB(DEST, SRC) DEST[255:128] (Unmodified)

#### **PACKUSDW (128-bit Legacy SSE version)**

 $DEF[127:0] \leftarrow$  UNSIGNED SATURATING PACK DW(DEST, SRC) DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PACKUSDW \_\_m128i \_mm\_packus\_epi32(\_\_m128i m1, \_\_m128i m2);

PACKUSWB  $m128i$  mm packus epi16( $m128i$  m1,  $m128i$  m2)

#### SIMD Floating-Point Exceptions

None

### Other Exceptions

# PADDB/PADDW/PADDD/PADDQ- Add Packed Integers



# **Description**

Adds the packed byte, word, doubleword, or quadword integers in the first source operand to the second source operand and stores the result in the destination operand. The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operand are XMM registers. When a result is too large to be represented in the 8/16/32/64 integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

**VPADDB (VEX.128 encoded version)**  $DEST[7:0] \leftarrow SRC1[7:0] + SRC2[7:0]$  $DESTI15:8$ ]  $\leftarrow$  SRC1[15:8]+SRC2[15:8]  $\text{DEF}[23:16] \leftarrow \text{SRC}[23:16] + \text{SRC}[2] \cdot 23:16]$ DEST[31:24] Å SRC1[31:24]+SRC2[31:24] DEST[39:32] Å SRC1[39:32]+SRC2[39:32]  $DEST[47:40] \leftarrow$  SRC1[47:40]+SRC2[47:40]  $DEST[55:48] \leftarrow$  SRC1[55:48]+SRC2[55:48]  $DEST[63:56] \leftarrow$  SRC1[63:56]+SRC2[63:56]  $\text{DEF}[71:64] \leftarrow \text{SRC1}[71:64] + \text{SRC2}[71:64]$  $DEST[79:72] \leftarrow$  SRC1[79:72]+SRC2[79:72] DEST[87:80] Å SRC1[87:80]+SRC2[87:80] DEST[95:88] Å SRC1[95:88]+SRC2[95:88] DEST[103:96] Å SRC1[103:96]+SRC2[103:96] DEST[111:104] ← SRC1[111:104]+SRC2[111:104] DEST[119:112] Å SRC1[119:112]+SRC2[119:112] DEST[127:120] Å SRC1[127:120]+SRC2[127:120]  $DEFST[255:128] \leftarrow 0$ 

### **PADDB (128-bit Legacy SSE version)**

```
\text{DEF}[7:0] \leftarrow \text{DEF}[7:0] + \text{SRC}[7:0]\text{DEF15:8}] \leftarrow DEST[15:8]+SRC[15:8]
DEST[23:16] Å DEST[23:16]+SRC[23:16]
DEST[31:24] Å DEST[31:24]+SRC[31:24]
DEST[39:32] Å DEST[39:32]+SRC[39:32]
\text{DEST}[47:40] \leftarrow \text{DEST}[47:40] + \text{SRC}[47:40]DEST[55:48] Å DEST[55:48]+SRC[55:48]
DEST[63:56] \leftarrow DEST[63:56] +SRC[63:56]\text{DEF}[71:64] \leftarrow \text{DEF}[71:64] + \text{SRC}[71:64]DEST[79:72] Å DEST[79:72]+SRC[79:72]
DEST[87:80] Å DEST[87:80]+SRC[87:80]
DEST[95:88] Å DEST[95:88]+SRC[95:88]
DEST[103:96] Å DEST[103:96]+SRC[103:96]
```
DEST[111:104] Å DEST[111:104]+SRC[111:104] DEST[119:112] Å DEST[119:112]+SRC[119:112] DEST[127:120] Å DEST[127:120]+SRC[127:120] DEST[255:128] (Unmodified)

#### **VPADDW (VEX.128 encoded version)**

 $\text{DEF}[15:0] \leftarrow \text{SRC}1[15:0] + \text{SRC}2[15:0]$ DEST[31:16] Å SRC1[31:16]+SRC2[31:16] DEST[47:32] Å SRC1[47:32]+SRC2[47:32] DEST[63:48] Å SRC1[63:48]+SRC2[63:48] DEST[79:64] Å SRC1[79:64]+SRC2[79:64] DEST[95:80] Å SRC1[95:80]+SRC2[95:80] DEST[111:96] Å SRC1[111:96]+SRC2[111:96] DEST[127:112] Å SRC1[127:112]+SRC2[127:112]  $DEST[255:128] \leftarrow 0$ 

### **PADDW (128-bit Legacy SSE version)**

 $\text{DEF}[15:0] \leftarrow \text{DEF}[15:0] + \text{SRC}[15:0]$ DEST[31:16] Å DEST[31:16]+SRC[31:16] DEST[47:32] Å DEST[47:32]+SRC[47:32] DEST[63:48] Å DEST[63:48]+SRC[63:48] DEST[79:64] Å DEST[79:64]+SRC[79:64] DEST[95:80] Å DEST[95:80]+SRC[95:80] DEST[111:96] Å DEST[111:96]+SRC[111:96] DEST[127:112] Å DEST[127:112]+SRC[127:112] DEST[255:128] (Unmodified)

### **VPADDD (VEX.128 encoded version)**

DEST[31:0] Å SRC1[31:0]+SRC2[31:0] DEST[63:32] Å SRC1[63:32]+SRC2[63:32] DEST[95:64] Å SRC1[95:64]+SRC2[95:64] DEST[127:96] Å SRC1[127:96]+SRC2[127:96]  $DEST[255:128] \leftarrow 0$ 

### **PADDD (128-bit Legacy SSE version)**

DEST[31:0] Å DEST[31:0]+SRC[31:0] DEST[63:32] Å DEST[63:32]+SRC[63:32] DEST[95:64] Å DEST[95:64]+SRC[95:64] DEST[127:96] Å DEST[127:96]+SRC[127:96] DEST[255:128] (Unmodified)

### **VPADDQ (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC}1[63:0] + \text{SRC}2[63:0]$ 

#### INSTRUCTION SET REFERENCE

DEST[127:64] ← SRC1[127:64]+SRC2[127:64]  $DEF[255:128] \leftarrow 0$ 

## **PADDQ (128-bit Legacy SSE version)**

 $\text{DEF}$ [63:0]  $\leftarrow$  DEST[63:0]+SRC[63:0] DEST[127:64] ← DEST[127:64]+SRC[127:64] DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PADDB \_\_m128i\_mm\_add\_epi8 (\_\_m128ia, \_\_m128ib)

PADDW \_\_m128i \_mm\_add\_epi16 ( \_\_m128i a, \_\_m128i b)

PADDD \_\_m128i \_mm\_add\_epi32 ( \_\_m128i a, \_\_m128i b)

PADDQ \_\_m128i \_mm\_add\_epi64 ( \_\_m128i a, \_\_m128i b)

# SIMD Floating-Point Exceptions

None

Other Exceptions



# PADDSB/PADDSW- Add Packed Signed Integers with Signed Saturation

# **Description**

Performs a SIMD add of the packed signed integers from the second source operand and the first source operand and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation.

Overflow is handled with signed saturation, as described in the following paragraphs. The second source operand can be either an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers.

The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### INSTRUCTION SET REFERENCE

#### **Operation**

## **VPADDSB**

DEST[7:0] Å SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]); DEST[255:128]  $\leftarrow 0$ 

#### **PADDSB**

 $\text{DEST}[7:0] \leftarrow$  SaturateToSignedByte (DEST[7:0] + SRC[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToSignedByte (DEST[111:120] + SRC[127:120]); DEST[255:128] (Unmodified)

#### **VPADDSW**

DEST[15:0]  $\leftarrow$  SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]); (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToSignedWord (SRC1[127:112] + SRC2[127:112]);  $DEF[T255:128] \leftarrow 0$ 

#### **PADDSW**

DEST[15:0]  $\leftarrow$  SaturateToSignedWord (DEST[15:0] + SRC[15:0]); (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToSignedWord (DEST[127:112] + SRC[127:112]); DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PADDSB \_\_m128i \_mm\_adds\_epi8 ( \_\_m128i a, \_\_m128i b)

PADDSW \_\_m128i \_mm\_adds\_epi16 ( \_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

none

#### Other Exceptions

# PADDUSB/PADDUSW- Add Packed Unsigned Integers with Unsigned **Saturation**



# Description

Performs a SIMD add of the packed unsigned integers from the second source operand and the first source operand and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

The first source operand and the destination operands are XMM registers. The second source operand is either an XMM register or a 128-bit memory location.

The PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand. The PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### INSTRUCTION SET REFERENCE

#### **Operation**

## **VPADDUSB**

 $\text{DEF}[7:0] \leftarrow \text{SaturateToUsing}$  Following (SRC1[7:0] + SRC2[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]); DEST[255:128]  $\leftarrow 0$ 

#### **PADDUSB**

 $\text{DEST}[7:0] \leftarrow \text{SaturateToUsing}(\text{DEST}[7:0] + \text{SRC}[7:0])$ ; (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToUnsignedByte (DEST[111:120] + SRC[127:120]); DEST[255:128] (Unmodified)

## **VPADDUSW**

DEST[15:0]  $\leftarrow$  SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]); (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToUnsignedWord (SRC1[127:112] + SRC2[127:112]);  $DEF[T255:128] \leftarrow 0$ 

#### **PADDUSW**

 $\text{DEF}[15:0] \leftarrow \text{SaturateToSUnsgnedWord}(\text{DEST}[15:0] + \text{SRC}[15:0])$ ; (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToUnsignedWord (DEST[127:112] + SRC[127:112]); DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PADDUSB  $\_m128i$   $\_mm$  adds  $epu8$  ( $\_m128i$  a,  $\_m128i$  b)

PADDUSW \_\_m128i \_mm\_adds\_epu16 ( \_\_m128i a, \_\_m128i b)

### SIMD Floating-Point Exceptions

none

## Other Exceptions

# PALIGNR - Byte Align



# **Description**

PALIGNR concatenates the first source operand and the second source operand into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the right aligned result into the destination. The first source and destination operand are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. The immediate value is considered unsigned. Immediate shift counts larger than 32 for 128-bit operands produces a zero result.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# **Operation**

**PALIGNR**

temp1[255:0] Å CONCATENATE(DEST,SRC)>>(imm8\*8)  $DEST[127:0] \leftarrow \text{temp1}[127:0]$ DEST[255:128] (Unmodified)

# **VPALIGNR**

 $temp1[255:0] \leftarrow CONCATENATE(SRC1, SRC2)$  = (imm8\*8)  $DEST[127:0] \leftarrow temp1[127:0]$  $DEF[T255:128] \leftarrow 0$ 

# Intel C/C++ Compiler Intrinsic Equivalent

PALIGNR \_\_m128i \_mm\_alignr\_epi8 (\_\_m128i a, \_\_m128i b, int n)

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.

# PAND- Logical AND



## **Description**

Performs a bitwise logical AND operation on the second source operand and the first source operand and stores the result in the destination operand. The second source operand is an XMM register or a 128-bit memory location. The first source and destination operands can be XMM registers. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

**VPAND (VEX.128 encoded version)**  $DEST \leftarrow$  SRC1 AND SRC2 DEST[255:128]  $\leftarrow 0$ 

**PAND (128-bit Legacy SSE version)**

 $DEST \leftarrow$  DEST AND SRC DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PAND \_\_m128i \_mm\_and\_si128 ( \_\_m128i a, \_\_m128i b)

### SIMD Floating-Point Exceptions

none

## INSTRUCTION SET REFERENCE

# Other Exceptions

# PANDN- Logical AND NOT



# **Description**

Performs a bitwise logical NOT operation on the first source operand and then performs a bitwise logical AND with the second source operand and stores the result in the destination operand. The second source operand is an XMM register or a 128 bit memory location. The first source and destination operands can be XMM registers. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

**VPANDN (VEX.128 encoded version)**  $DEST \leftarrow NOT(SRC1)$  AND SRC2  $DEF[T255:128] \leftarrow 0$ 

**PANDN(128-bit Legacy SSE version)** DEST  $\leftarrow$  NOT(DEST) AND SRC

DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PANDN \_\_m128i \_mm\_andnot\_si128 ( \_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

none

## INSTRUCTION SET REFERENCE

# Other Exceptions



# PAVGB/PAVGW - Average Packed Integers

### **Description**

Performs a SIMD average of the packed unsigned integers from the second source operand and the first source operand and stores the results in the destination operand. For each corresponding pair of data elements in the first and second source operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. The destination and first source operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location.

The PAVGB instruction operates on packed unsigned bytes and the PAVGW instruction operates on packed unsigned words.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# **Operation**

### **VPAVGB (VEX.128 encoded version)**

 $\text{DEF}[7:0] \leftarrow (\text{SRC}1[7:0] + \text{SRC}2[7:0] + 1) >> 1;$ (\* Repeat operation performed for bytes 2 through  $15$  \*) DEST[127:120]  $\leftarrow$  (SRC1[127:120] + SRC2[127:120] + 1) >> 1  $DEF[T255:128] \leftarrow 0$ 

## **PAVGB (128-bit Legacy SSE version)**

 $\text{DEF}[7:0] \leftarrow (\text{SRC}[7:0] + \text{DEF}[7:0] + 1) >> 1;$ (\* Repeat operation performed for bytes 2 through  $15$  \*) DEST[127:120]  $\leftarrow$  (SRC[127:120] + DEST[127:120] + 1) >> 1 DEST[255:128] (Unmodified)

### **VPAVGW (VEX.128 encoded version)**

 $\text{DEF}[15:0] \leftarrow (\text{SRC1}[15:0] + \text{SRC2}[15:0] + 1) >> 1;$ (\* Repeat operation performed for 16-bit words 2 through 7 \*) DEST[127:112]  $\leftarrow$  (SRC1[127:112] + SRC2[127:112] + 1) >> 1  $DEFST[255:128] \leftarrow 0$ 

### **PAVGW (128-bit Legacy SSE version)**

 $\text{DEF}[15:0] \leftarrow (\text{SRC}[15:0] + \text{DIST}[15:0] + 1) \gg 1;$ (\* Repeat operation performed for 16-bit words 2 through 7 \*) DEST[127:112  $\leftarrow$  (SRC[127:112] + DEST[127:112] + 1) >> 1 DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PAVGB \_\_m128i \_mm\_avg\_epu8 ( \_\_m128i a, \_\_m128i b)

PAVGW  $m128i$  mm avg epu16 ( $m128i$  a,  $m128i$  b)

# SIMD Floating-Point Exceptions

None

# Other Exceptions



# PBLENDVB - Variable Blend Packed Bytes

## **Description**

Conditionally copy byte elements from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each byte element of the mask register.

Each byte element of the destination operand is copied from:

- the corresponding byte element in the second source operand, If a mask bit is "1"; or
- the corresponding byte element in the first source operand, If a mask bit is "0"

The register assignment of the implicit third operand is defined to be the architectural register XMM0

128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (255:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMM0. An attempt to execute PBLENDVB with a VEX prefix will cause #UD.

VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (255:128) of the corresponding YMM register (destination register) are zeroed. VEX.L must be 0, otherwise the instruction will #UD. VEX.W must be 0, otherwise, the instruction will #UD.

VPBLENDVB permits the mask to be any XMM or YMM register. In contrast, PBLENDVB treats XMM0 implicitly as the mask and do not support non-destructive destination operation. An attempt to execute PBLENDVB encoded with a VEX prefix will cause a #UD exception.

#### **Operation**

**VPBLENDVB (VEX.128 encoded version)**  $MASK \leftarrow$  SRC3 IF (MASK[7] == 1) THEN DEST[7:0]  $\leftarrow$  SRC2[7:0]; ELSE DEST[7:0]  $\leftarrow$  SRC1[7:0]; IF (MASK[15] == 1) THEN DEST[15:8]  $\leftarrow$  SRC2[15:8]; ELSE DEST[15:8]  $\leftarrow$  SRC1[15:8]; IF (MASK[23] == 1) THEN DEST[23:16]  $\leftarrow$  SRC2[23:16] ELSE DEST[23:16]  $\leftarrow$  SRC1[23:16]; IF (MASK[31] == 1) THEN DEST[31:24]  $\leftarrow$  SRC2[31:24] ELSE DEST[31:24]  $\leftarrow$  SRC1[31:24]; IF (MASK[39] == 1) THEN DEST[39:32]  $\leftarrow$  SRC2[39:32] ELSE DEST[39:32] ← SRC1[39:32]; IF (MASK[47] == 1) THEN DEST[47:40]  $\leftarrow$  SRC2[47:40] ELSE DEST[47:40] ← SRC1[47:40]; IF (MASK[55] == 1) THEN DEST[55:48]  $\leftarrow$  SRC2[55:48] ELSE DEST[55:48]  $\leftarrow$  SRC1[55:48]; IF (MASK[63] == 1) THEN DEST[63:56]  $\leftarrow$  SRC2[63:56] ELSE DEST[63:56]  $\leftarrow$  SRC1[63:56]; IF (MASK[71] == 1) THEN DEST[71:64]  $\leftarrow$  SRC2[71:64] ELSE DEST[71:64]  $\leftarrow$  SRC1[71:64]; IF (MASK[79] == 1) THEN DEST[79:72]  $\leftarrow$  SRC2[79:72] ELSE DEST[79:72]  $\leftarrow$  SRC1[79:72]; IF (MASK[87] == 1) THEN DEST[87:80]  $\leftarrow$  SRC2[87:80] ELSE DEST[87:80]  $\leftarrow$  SRC1[87:80]; IF (MASK[95] == 1) THEN DEST[95:88]  $\leftarrow$  SRC2[95:88] ELSE DEST[95:88]  $\leftarrow$  SRC1[95:88]; IF (MASK[103] == 1) THEN DEST[103:96]  $\leftarrow$  SRC2[103:96] ELSE DEST[103:96]  $\leftarrow$  SRC1[103:96]; IF (MASK[111] == 1) THEN DEST[111:104]  $\leftarrow$  SRC2[111:104] ELSE DEST[111:104]  $\leftarrow$  SRC1[111:104]; IF (MASK[119] == 1) THEN DEST[119:112]  $\leftarrow$  SRC2[119:112] ELSE DEST[119:112]  $\leftarrow$  SRC1[119:112]; IF (MASK[127] == 1) THEN DEST[127:120]  $\leftarrow$  SRC2[127:120] ELSE DEST[127:120]  $\leftarrow$  SRC1[127:120])  $DEF[255:128] \leftarrow 0$ 

### **PBLENDVB (128-bit Legacy SSE version)**

 $MASK \leftarrow XMMO$ IF (MASK[7] == 1) THEN DEST[7:0] ← SRC[7:0]; ELSE DEST[7:0]  $\leftarrow$  DEST[7:0]; IF (MASK[15] == 1) THEN DEST[15:8] ← SRC[15:8]; ELSE DEST[15:8]  $\leftarrow$  DEST[15:8];

```
IF (MASK[23] == 1) THEN DEST[23:16] \leftarrow SRC[23:16]
ELSE DEST[23:16] \leftarrow DEST[23:16];
IF (MASK[31] == 1) THEN DEST[31:24] \leftarrow SRC[31:24]
ELSE DEST[31:24] \leftarrow DEST[31:24];
IF (MASK[39] == 1) THEN DEST[39:32] \leftarrow SRC[39:32]
ELSE DEST[39:32] \leftarrow DEST[39:32];
IF (MASK[47] == 1) THEN DEST[47:40] \leftarrow SRC[47:40]
ELSE DEST[47:40] \leftarrow DEST[47:40];
IF (MASK[55] == 1) THEN DEST[55:48] \leftarrow SRC[55:48]
ELSE DEST[55:48] \leftarrow DEST[55:48];
IF (MASK[63] == 1) THEN DEST[63:56] \leftarrow SRC[63:56]
ELSE DEST[63:56] \leftarrow DEST[63:56];
IF (MASK[71] == 1) THEN DEST[71:64] \leftarrow SRC[71:64]
ELSE DEST[71:64] \leftarrow DEST[71:64];
IF (MASK[79] == 1) THEN DEST[79:72] \leftarrow SRC[79:72]
ELSE DEST[79:72] \leftarrow DEST[79:72];
IF (MASK[87] == 1) THEN DEST[87:80] \leftarrow SRC[87:80]
ELSE DEST[87:80] \leftarrow DEST[87:80];
IF (MASK[95] == 1) THEN DEST[95:88] \leftarrow SRC[95:88]
ELSE DEST[95:88] \leftarrow DEST[95:88];
IF (MASK[103] == 1) THEN DEST[103:96] \leftarrow SRC[103:96]
ELSE DEST[103:96] \leftarrow DEST[103:96];
IF (MASK[111] == 1) THEN DEST[111:104] \leftarrow SRC[111:104]
ELSE DEST[111:104] \leftarrow DEST[111:104];
IF (MASK[119] == 1) THEN DEST[119:112] \leftarrow SRC[119:112]
ELSE DEST[119:112] \leftarrow DEST[119:112];
IF (MASK[127] == 1) THEN DEST[127:120] \leftarrow SRC[127:120]
ELSE DEST[127:120] \leftarrow DEST[127:120])
```
DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PBLENDVB \_\_m128i \_mm\_blendv\_epi8 (\_\_m128i v1, \_\_m128i v2, \_\_m128i mask);

# SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.W = 1$ .



# PBLENDW - Blend Packed Words

# Description

Words from the source operand (second operand) are conditionally written to the destination operand (first operand) depending on bits in the immediate operand (third operand). The immediate bits (bits 7:0) form a mask that determines whether the corresponding word in the destination is copied from the source. If a bit in the mask, corresponding to a word, is "1", then the word is copied, else the word is unchanged.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# **Operation**

# **VPBLENDW (VEX.128 encoded version)**

IF (imm8[0] == 1) THEN DEST[15:0]  $\leftarrow$  SRC2[15:0] ELSE DEST[15:0]  $\leftarrow$  SRC1[15:0] IF (imm8[1] == 1) THEN DEST[31:16]  $\leftarrow$  SRC2[31:16] ELSE DEST[31:16]  $\leftarrow$  SRC1[31:16] IF (imm8[2] == 1) THEN DEST[47:32]  $\leftarrow$  SRC2[47:32] ELSE DEST[47:32]  $\leftarrow$  SRC1[47:32] IF (imm8[3] == 1) THEN DEST[63:48]  $\leftarrow$  SRC2[63:48] ELSE DEST[63:48]  $\leftarrow$  SRC1[63:48] IF (imm8[4] == 1) THEN DEST[79:64]  $\leftarrow$  SRC2[79:64] ELSE DEST[79:64]  $\leftarrow$  SRC1[79:64] IF (imm8[5] == 1) THEN DEST[95:80]  $\leftarrow$  SRC2[95:80] ELSE DEST[95:80]  $\leftarrow$  SRC1[95:80]

IF (imm8[6] == 1) THEN DEST[111:96]  $\leftarrow$  SRC2[111:96] ELSE DEST[111:96]  $\leftarrow$  SRC1[111:96] IF (imm8[7] == 1) THEN DEST[127:112]  $\leftarrow$  SRC2[127:112] ELSE DEST[127:112]  $\leftarrow$  SRC1[127:112]  $DEF[T255:128] \leftarrow 0$ 

## **PBLENDW (128-bit Legacy SSE version)**

IF (imm8[0] == 1) THEN DEST[15:0]  $\leftarrow$  SRC[15:0] ELSE DEST[15:0]  $\leftarrow$  DEST[15:0] IF (imm8[1] == 1) THEN DEST[31:16]  $\leftarrow$  SRC[31:16] ELSE DEST[31:16]  $\leftarrow$  DEST[31:16] IF (imm8[2] == 1) THEN DEST[47:32]  $\leftarrow$  SRC[47:32] ELSE DEST[47:32]  $\leftarrow$  DEST[47:32] IF (imm8[3] == 1) THEN DEST[63:48]  $\leftarrow$  SRC[63:48] ELSE DEST[63:48]  $\leftarrow$  DEST[63:48] IF (imm8[4] == 1) THEN DEST[79:64]  $\leftarrow$  SRC[79:64] ELSE DEST[79:64]  $\leftarrow$  DEST[79:64] IF (imm8[5] == 1) THEN DEST[95:80]  $\leftarrow$  SRC[95:80] ELSE DEST[95:80]  $\leftarrow$  DEST[95:80] IF (imm8[6] == 1) THEN DEST[111:96]  $\leftarrow$  SRC[111:96] ELSE DEST[111:96]  $\leftarrow$  DEST[111:96] IF (imm8[7] == 1) THEN DEST[127:112]  $\leftarrow$  SRC[127:112] ELSE DEST[127:112]  $\leftarrow$  DEST[127:112]

DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PBLENDW \_m128i \_mm\_blend\_epi16 (\_m128i v1, \_m128i v2, const int mask)

#### SIMD Floating-Point Exceptions

None

Other Exceptions

# PCLMULQDQ - Carry-Less Multiplication Quadword



## **Description**

Performs a carry-less multiplication of two quadwords, selected from the first source and second source operand according to the value of the immediate byte. Bits 4 and 0 are used to select which 64-bit half of each operand to use according to [Table 5-18,](#page-395-0) other bits of the immediate byte are ignored.

# Table 5-18. PCLMULQDQ Quadword Selection of Immediate Byte

<span id="page-395-0"></span>

#### NOTES:

1. SRC2 denotes the second source operand, which can be a register or memory; SRC1 denotes the first source and destination operand.

 The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (255:128) of the corresponding YMM destination register remain unchanged.

Compilers and assemblers may implement the following pseudo-op syntax to simply programming and emit the required encoding for Imm8.
# Table 5-19. Pseudo-Op and PCLMULQDQ Implementation



# Operation

#### **PCLMULQDQ**

```
IF (Imm8[0] = 0)
   THEN
         TEMP1 \leftarrow SRC1 [63:0];
   ELSE
         TEMP1 \leftarrow SRC1 [127:64];
FI
IF (Imm8[4] = 0)
   THEN
         TEMP2 \leftarrow SRC2 [63:0];
   ELSE
         TEMP2 \leftarrow SRC2 [127:64];
FI
For i = 0 to 63 {
   TmpB [i] \leftarrow (TEMP1[0] and TEMP2[i];
   For j = 1 to i \{TmpB [i] \leftarrow TmpB [i] xor (TEMP1[i] and TEMP2[i - j])
    }
   DEST[i] \leftarrow TmpB[i];}
For i = 64 to 126 {
   TmpB [i] \leftarrow 0;For j = i - 63 to 63 {
         TmpB [i] \leftarrow TmpB [i] xor (TEMP1[i] and TEMP2[i - j])
    }
   DEST[i] \leftarrow TmpB[i];}
DEST[127] \leftarrow 0;
```
DEST[255:128] (Unmodified)

# Intel C/C++ Compiler Intrinsic Equivalent

PCLMULQDQ \_\_m128i \_mm\_clmulepi64\_si128 (\_\_m128i, \_\_m128i, const int)

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 4



# PCMPESTRI - Packed Compare Explicit Length Strings, Return Index

## **Description**

The instruction compares data from two strings based on the control encoded in the imm8 byte (as described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) generating an index stored to ECX. Each string is represented by two values. The first value is an XMM (or possibly m128 for the second operand) which contains the elements of the string (character data). The second value is stored in EAX (for xmm1) or EDX (for xmm2/m128) and represents the number of Bytes/Words which are valid for the respective xmm/m128 data. The length of each input is interpreted as being the absolute-value of the value in EAX (EDX). The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in EAX (EDX) is greater than 16 (8) or less than -16 (-8).

At this point the comparisons and aggregation described in section *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A* are performed and the index of the first (or last, according to imm8[6]) set bit of IntRes2 is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).

Note that the Arithmetic Flags are written in a non-standard manner to supply the most relevant information.

CFlag – Reset if IntRes2 is equal to zero, set otherwise

- $ZFlag Set if absolute-value of EDX is < 16 (8)$ , reset otherwise
- SFlag Set if absolute-value of EAX is  $<$  16 (8), reset otherwise
- OFlag IntRes2[0]
- AFlag Reset
- PFlag Reset

Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

See *PCMPESTRI Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2B*.

Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_cmpestri (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

Intel C/C++ Compiler Intrinsic Equivalent for reading EFLAG Results

int \_mm\_cmpestria (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int \_mm\_cmpestric (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int \_mm\_cmpestrio (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int \_mm\_cmpestris (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int \_mm\_cmpestriz (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.vvvv := 1111B$ .



# PCMPESTRM - Packed Compare Explicit Length Strings, Return Mask

## **Description**

The instruction compares data from two strings based on the control encoded in the imm8 byte (as described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) generating a mask stored to XMM0. Each string is represented by two values. The first value is an XMM (or possibly m128 for the second operand) which contains the elements of the string (character data). The second value is stored in EAX (for xmm1) or EDX (for xmm2/m128) and represents the number of Bytes/Words which are valid for the respective xmm/m128 data. The length of each input is interpreted as being the absolute-value of the value in EAX (EDX). The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in EAX (EDX) is greater than 16 (8) or less than -16 (-8).

At this point the comparisons and aggregation described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A* are performed. As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMM0 (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMM0.

Note that the Arithmetic Flags are written in a non-standard manner to supply the most relevant information

CFlag – Reset if IntRes2 is equal to zero, set otherwise

 $ZFlag - Set if absolute-value of EDX is < 16 (8)$ , reset otherwise

SFlag – Set if absolute-value of EAX is  $<$  16 (8), reset otherwise

OFlag –IntRes2[0]

- AFlag Reset
- PFlag Reset

#### INSTRUCTION SET REFERENCE

Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 1, otherwise the instruction will #UD.

#### **Operation**

See *PCMPESTRM Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2B*.

Intel C/C++ Compiler Intrinsic Equivalent

\_\_m128i \_mm\_cmpestrm (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

Intel C/C++ Compiler Intrinsic Equivalent for reading EFLAG Results

int \_mm\_cmpestrma (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int \_mm\_cmpestrmc (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int  $mm$  cmpestrmo ( $ml28i$  a, int la,  $ml28i$  b, int lb, const int mode);

int \_mm\_cmpestrms (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

int \_mm\_cmpestrmz (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.vvvv := 1111B$ .



# PCMPISTRI - Packed Compare Implicit Length Strings, Return Index

## **Description**

The instruction compares data from two strings based on the control encoded in the imm8 byte (as described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) generating an index stored to ECX. Each string is represented by a single value. The value is an XMM (or possibly m128 for the second operand) which contains the elements of the string (character data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.) At this point the comparisons and aggregation described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A* are performed and the index of the first (or last, according to imm8[6]) set bit of IntRes2 is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).

Note that the Arithmetic Flags are written in a non-standard manner to supply the most relevant information.

- CFlag Reset if IntRes2 is equal to zero, set otherwise
- ZFlag Set if any byte/word of xmm2/mem128 is null, reset otherwise
- SFlag Set if any byte/word of xmm1 is null, reset otherwise
- OFlag –IntRes2[0]
- AFlag Reset
- PFlag Reset

Note: In VEX.128 encoded version, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

See *PCMPISTRI Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2B*.

Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_cmpistri (\_\_m128i a, \_\_m128i b, const int mode);

Intel C/C++ Compiler Intrinsic Equivalent for reading EFLAG Results

int \_mm\_cmpistria (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistric (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistrio (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistris (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistriz (\_\_m128i a, \_\_m128i b, const int mode);

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.vvvv := 1111B$ .



# PCMPISTRM - Packed Compare Implicit Length Strings, Return Mask

## **Description**

The instruction compares data from two strings based on the control encoded in the imm8 byte (as described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A*) generating a mask stored to XMM0. Each string is represented by a single value. The value is an XMM (or possibly m128 for the second operand) which contains the elements of the string (character data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)

At this point the comparisons and aggregation described in *Section 3.1.2* of *Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2A* are performed. As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMM0 (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMM0.

Note that the Arithmetic Flags are written in a non-standard manner to supply the most relevant information.

- CFlag Reset if IntRes2 is equal to zero, set otherwise
- ZFlag Set if any byte/word of xmm2/mem128 is null, reset otherwise
- SFlag Set if any byte/word of xmm1 is null, reset otherwise
- OFlag IntRes2[0]
- AFlag Reset
- PFlag Reset

Note: In VEX.128 encoded version, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

#### INSTRUCTION SET REFERENCE

#### **Operation**

See *PCMPESTRM Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2B*.

Intel C/C++ Compiler Intrinsic Equivalent

\_\_m128i \_mm\_cmpistrm (\_\_m128i a, \_\_m128i b, const int mode)

Intel C/C++ Compiler Intrinsic Equivalent for reading EFLAG Results

int \_mm\_cmpistrma (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistrmc (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistrmo (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistrms (\_\_m128i a, \_\_m128i b, const int mode);

int \_mm\_cmpistrmz (\_\_m128i a, \_\_m128i b, const int mode);

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VFX$ , vvvv $I = 1111B$ .

# PCMPEQB/PCMPEQW/PCMPEQD/PCMPEQQ- Compare Packed Integers for **Equality**



# Description

Performs a SIMD compare for equality of the packed bytes, words, doublewords, or quadwords in the first source operand and the second source operand. If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers.

The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands, and the PCMPEQQ instruction compares the corresponding quadwords in the destination and source operands.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

COMPARE\_BYTES\_EQUAL (SRC1, SRC2) IF  $SRC1[7:0] = SRC2[7:0]$ THEN DEST[7:0]  $\leftarrow$  FFH; ELSE DEST[7:0]  $\leftarrow$  0; FI; (\* Continue comparison of 2nd through 15th bytes in SRC1 and SRC2 \*)

IF SRC1[127:120] = SRC2[127:120] THEN DEST[127:120]  $\leftarrow$  FFH; ELSE DEST[127:120]  $\leftarrow$  0; FI;

```
COMPARE_WORDS_EQUAL (SRC1, SRC2)
   IF SRC1[15:0] = SRC2[15:0]
   THEN DEST[15:0] \leftarrow FFFFH;
   ELSE DEST[15:0] \leftarrow 0; FI;
```
(\* Continue comparison of 2nd through 7th 16-bit words in SRC1 and SRC2 \*) IF SRC1[127:112] = SRC2[127:112] THEN DEST[127:112]  $\leftarrow$  FFFFH; ELSE DEST[127:112]  $\leftarrow$  0; FI;

```
COMPARE_DWORDS_EQUAL (SRC1, SRC2)
   IF SRC1[31:0] = SRC2[31:0]
   THEN DEST[31:0] \leftarrow FFFFFFFFH:
   ELSE DEST[31:0] \leftarrow 0; FI;
(* Continue comparison of 2nd through 3rd 32-bit dwords in SRC1 and SRC2 *)
   IF SRC1[127:96] = SRC2[127:96]
   THEN DEST[127:96] \leftarrow FFFFFFFFH;
   ELSE DEST[127:96] \leftarrow 0; FI;
```
COMPARE\_QWORDS\_EQUAL (SRC1, SRC2)

#### INSTRUCTION SET REFERENCE

IF SRC1[63:0] = SRC2[63:0] THEN DEST[63:0]  $\leftarrow$  FFFFFFFFFFFFFFFFFFFH; ELSE DEST $[63:0] \leftarrow 0$ ; FI: IF SRC1[127:64] = SRC2[127:64] THEN DEST[127:64]  $\leftarrow$  FFFFFFFFFFFFFFFFFFF; ELSE DEST[127:64]  $\leftarrow$  0; FI;

#### **VPCMPEQB (VEX.128 encoded version)**

DEST[127:0]  $\leftarrow$  COMPARE BYTES EQUAL(SRC1, SRC2)  $DEF[T255:128] \leftarrow 0$ 

#### **PCMPEQB (128-bit Legacy SSE version)**

DEST[127:0] ←COMPARE\_BYTES\_EQUAL(DEST,SRC) DEST[255:128] (Unmodified)

### **VPCMPEQW (VEX.128 encoded version)**

DEST[127:0] ←COMPARE\_WORDS\_EQUAL(SRC1,SRC2)  $DEFST[255:128] \leftarrow 0$ 

#### **PCMPEQW (128-bit Legacy SSE version)**

DEST[127:0] ←COMPARE\_WORDS\_EQUAL(DEST,SRC) DEST[255:128] (Unmodified)

#### **VPCMPEQD (VEX.128 encoded version)**

DEST[127:0]  $\leftarrow$  COMPARE\_DWORDS\_EQUAL(SRC1,SRC2)  $DEF[T255:128] \leftarrow 0$ 

### **PCMPEQD (128-bit Legacy SSE version)**

DEST[127:0] ←COMPARE\_DWORDS\_EQUAL(DEST,SRC) DEST[255:128] (Unmodified)

#### **VPCMPEQQ (VEX.128 encoded version)**

DEST[127:0]  $\leftarrow$  COMPARE\_QWORDS\_EQUAL(SRC1,SRC2)  $DEF[T255:128] \leftarrow 0$ 

#### **PCMPEQQ (128-bit Legacy SSE version)**

DEST[127:0] ←COMPARE\_OWORDS\_EQUAL(DEST,SRC) DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

 $PCMPEQB$   $-m128i$   $mm$   $cmpeq$   $epi8$  ( $-m128i$  a,  $-m128i$  b)

PCMPEQW  $m128i$  mm cmpeq epi16 ( $m128i$  a,  $m128i$  b)

## INSTRUCTION SET REFERENCE

PCMPEQD \_\_m128i \_mm\_cmpeq\_epi32 ( \_\_m128i a, \_\_m128i b)

PCMPEQQ \_\_m128i \_mm\_cmpeq\_epi64(\_\_m128i a, \_\_m128i b);

SIMD Floating-Point Exceptions

none

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.

# PCMPGTB/PCMPGTW/PCMPGTD/PCMPGTQ- Compare Packed Integers for Greater Than



## Description

Performs a SIMD signed compare for the greater value of the packed byte, word, doubleword, or quadword integers in the first source operand and the second source operand. If a data element in the first source operand is greater than the corresponding date element in the second source operand, the corresponding data

element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers.

The PCMPGTB instruction compares the corresponding signed byte integers in the first and second source operands; the PCMPGTW instruction compares the corresponding signed word integers in the first and second source operands; the PCMPGTD instruction compares the corresponding signed doubleword integers in the first and second source operands, and the PCMPGTQ instruction compares the corresponding signed qword integers in the first and second source operands.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

COMPARE\_BYTES\_GREATER (SRC1, SRC2) IF SRC1[7:0] > SRC2[7:0] THEN DEST[7:0]  $\leftarrow$  FFH; ELSE DEST[7:0]  $\leftarrow$  0; FI;

(\* Continue comparison of 2nd through 15th bytes in SRC1 and SRC2 \*) IF SRC1[127:120] > SRC2[127:120] THEN DEST[127:120]  $\leftarrow$  FFH; ELSE DEST[127:120]  $\leftarrow$  0; FI;

COMPARE\_WORDS\_GREATER (SRC1, SRC2) IF SRC1[15:0] > SRC2[15:0] THEN DEST[15:0]  $\leftarrow$  FFFFH: ELSE DEST[15:0]  $\leftarrow$  0; FI;

(\* Continue comparison of 2nd through 7th 16-bit words in SRC1 and SRC2 \*) IF SRC1[127:112] > SRC2[127:112] THEN DEST[127:112]  $\leftarrow$  FFFFH; ELSE DEST[127:112]  $\leftarrow 0$ ; FI;

COMPARE\_DWORDS\_GREATER (SRC1, SRC2) IF SRC1[31:0] > SRC2[31:0] THEN DEST[31:0]  $\leftarrow$  FFFFFFFFH; ELSE DEST[31:0]  $\leftarrow$  0; FI;

(\* Continue comparison of 2nd through 3rd 32-bit dwords in SRC1 and SRC2 \*) IF SRC1[127:96] > SRC2[127:96] THEN DEST[127:96]  $\leftarrow$  FFFFFFFFH; ELSE DEST[127:96]  $\leftarrow$  0; FI:

COMPARE\_QWORDS\_GREATER (SRC1, SRC2) IF SRC1[63:0] > SRC2[63:0] THEN DEST $[63:0] \leftarrow$  FFFFFFFFFFFFFFFFFFFFF ELSE DEST[63:0]  $\leftarrow$  0; FI; IF SRC1[127:64] > SRC2[127:64] THEN DEST[127:64]  $\leftarrow$  FFFFFFFFFFFFFFFFFFF; ELSE DEST[127:64]  $\leftarrow$  0; FI;

#### **VPCMPGTB (VEX.128 encoded version)**

DEST[127:0]  $\leftarrow$  COMPARE\_BYTES\_GREATER(SRC1,SRC2)  $DEF[T255:128] \leftarrow 0$ 

**PCMPGTB (128-bit Legacy SSE version)** DEST[127:0] ←COMPARE\_BYTES\_GREATER(DEST,SRC) DEST[255:128] (Unmodified)

#### **VPCMPGTW (VEX.128 encoded version)**

DEST[127:0] ←COMPARE\_WORDS\_GREATER(SRC1,SRC2)  $DEF[T255:128] \leftarrow 0$ 

#### **PCMPGTW (128-bit Legacy SSE version)**

DEST[127:0]  $\leftarrow$  COMPARE\_WORDS\_GREATER(DEST,SRC) DEST[255:128] (Unmodified)

#### **VPCMPGTD (VEX.128 encoded version)**

DEST[127:0]  $\leftarrow$  COMPARE\_DWORDS\_GREATER(SRC1,SRC2)  $DEFST[255:128] \leftarrow 0$ 

#### **PCMPGTD (128-bit Legacy SSE version)**

DEST[127:0]  $\leftarrow$  COMPARE\_DWORDS\_GREATER(DEST,SRC) DEST[255:128] (Unmodified)

#### **VPCMPGTQ (VEX.128 encoded version)**

DEST[127:0] ←COMPARE\_OWORDS\_GREATER(SRC1,SRC2)  $DEF[T255:128] \leftarrow 0$ 

#### **PCMPGTQ (128-bit Legacy SSE version)**

DEST[127:0] ←COMPARE\_QWORDS\_GREATER(DEST,SRC) DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

PCMPGTB \_\_m128i \_mm\_cmpgt\_epi8 ( \_\_m128i a, \_\_m128i b)

## INSTRUCTION SET REFERENCE

PCMPGTW  $_{\text{m128i\_mm\_empgt\_epi16}$  ( $_{\text{m128i a, \_\text{m128i b}}}$ )

PCMPGTD \_\_m128i \_mm\_cmpgt\_epi32 ( \_\_m128i a, \_\_m128i b)

PCMPGTQ \_\_m128i \_mm\_cmpgt\_epi64(\_\_m128i a, \_\_m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# VPERMILPD- Permute Double-Precision Floating-Point Values

# Description

Permute double-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of the second source operand (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.



# Figure 5-18. VPERMILPD operation

There is one control byte per destination double-precision element. Each control byte is aligned with the low 8 bits of the corresponding double-precision destination element. Each control byte contains a 1-bit select field (see [Figure 5-19](#page-415-0)) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.



# Figure 5-19. VPERMILPD Shuffle Control

<span id="page-415-0"></span>(immediate control version)

Permute double-precision floating-point values in the first source operand (second operand) using two, 1-bit control fields in the low 2 bits of the 8-bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register.

Note: For the VEX.128.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Note: For the VEX.256.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

## **Operation**

#### **VPERMILPD (256-bit immediate version)**

IF (imm8[0] = 0) THEN DEST[63:0] $\xi$ SRC1[63:0] IF (imm8[0] = 1) THEN DEST[63:0] $\leftarrow$ SRC1[127:64] IF (imm8[1] = 0) THEN DEST[127:64] $\bigtriangleup$ SRC1[63:0] IF (imm8[1] = 1) THEN DEST[127:64] $\bigtriangleup$ SRC1[127:64] IF (imm8[2] = 0) THEN DEST[191:128] $\xi$ SRC1[191:128] IF (imm8[2] = 1) THEN DEST[191:128] $\leftarrow$ SRC1[255:192] IF (imm8[3] = 0) THEN DEST[255:192] $\xi$ SRC1[191:128] IF (imm8[3] = 1) THEN DEST[255:192] $\bigtriangleup$ SRC1[255:192]

#### **VPERMILPD (128-bit immediate version)**

IF (imm8[0] = 0) THEN DEST[63:0] $\xi$ SRC1[63:0] IF (imm8[0] = 1) THEN DEST[63:0] $\bigtriangleup$ SRC1[127:64] IF (imm8[1] = 0) THEN DEST[127:64] $\bigtriangleup$ SRC1[63:0] IF (imm8[1] = 1) THEN DEST[127:64] $\leftarrow$ SRC1[127:64]  $DEST[255:128] \leftarrow 0$ 

#### **VPERMILPD (256-bit variable version)**

IF (SRC2[1] = 0) THEN DEST[63:0] $\leftarrow$ SRC1[63:0] IF (SRC2[1] = 1) THEN DEST[63:0] $\leftarrow$ SRC1[127:64] IF (SRC2[65] = 0) THEN DEST[127:64] $\bigstar$ SRC1[63:0] IF (SRC2[65] = 1) THEN DEST[127:64] $\bigstar$ SRC1[127:64] IF (SRC2[129] = 0) THEN DEST[191:128] $\bigtriangleup$ SRC1[191:128] IF (SRC2[129] = 1) THEN DEST[191:128] $\xi$ SRC1[255:192] IF (SRC2[193] = 0) THEN DEST[255:192] $\xi$ SRC1[191:128] IF (SRC2[193] = 1) THEN DEST[255:192] $\leftarrow$ SRC1[255:192]

#### **VPERMILPD (128-bit variable version)**

IF (SRC2[1] = 0) THEN DEST[63:0] $\xi$ SRC1[63:0] IF (SRC2[1] = 1) THEN DEST[63:0] $\leftarrow$ SRC1[127:64] IF (SRC2[65] = 0) THEN DEST[127:64] $\bigtriangleup$ SRC1[63:0] IF (SRC2[65] = 1) THEN DEST[127:64] $\bigstar$ SRC1[127:64]

 $DEF125:128$ ] $< 0$ 

# Intel C/C++ Compiler Intrinsic Equivalent

VPERMILPD \_\_m128d \_mm\_permute\_pd (\_\_m128d a, int control)

VPERMILPD \_\_m256d \_mm256\_permute\_pd (\_\_m256d a, int control)

VPERMILPD \_\_m128d \_mm\_permutevar\_pd (\_\_m128d a, \_\_m128i control);

VPERMILPD \_\_m256d \_mm256\_permutevar\_pd (\_\_m256d a, \_\_m256i control);

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 6





# Description

(variable control version)

Permute single-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of corresponding elements the shuffle control (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.



# Figure 5-20. VPERMILPS Operation

There is one control byte per destination single-precision element. Each control byte is aligned with the low 8 bits of the corresponding single-precision destination element. Each control byte contains a 2-bit select field (see [Figure 5-21](#page-419-0)) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.



# Figure 5-21. VPERMILPS Shuffle Control

#### <span id="page-419-0"></span>(immediate control version)

Permute single-precision floating-point values in the first source operand (second operand) using four 2-bit control fields in the 8-bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register. This is similar to a wider version of PSHUFD, just operating on single-precision floating-point values.

Note: For the VEX.128.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Note: For the VEX.256.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

#### **Operation**

Select4(SRC, control) { CASE (control[1:0]) OF  $0:$  TMP  $\leftarrow$  SRC[31:0]: 1: TMP  $\leftarrow$  SRC[63:32]; 2: TMP  $\leftarrow$  SRC[95:64]; 3: TMP  $\leftarrow$  SRC[127:96]; ESAC; RETURN TMP }

#### **VPERMILPS (256-bit immediate version)**

```
\text{DEF}[31:0] \leftarrow \text{Select}( \text{SRC1}[127:0], \text{imm8}[1:0]);
\text{DEF163:32} \leftarrow Select4(SRC1[127:0], imm8[3:2]);
\text{DEF195:}64 \leftarrow Select4(SRC1[127:0], imm8[5:4]);
\text{DEF}[127:96] \leftarrow \text{Select}[8RCI[127:0], \text{imm}[7:6];\text{DEST}[159:128] \leftarrow \text{Select4}(\text{SRC1}[255:128], \text{imm8}[1:0]);\text{DEST}[191:160] \leftarrow \text{Select4}(\text{SRC1}[255:128], \text{imm8}[3:2]);
\text{DEF}[223:192] \leftarrow \text{Select}[8RC1[255:128], \text{imm}[5:4];\text{DEF1255:224} \leftarrow Select4(SRC1[255:128], imm8[7:6]);
```
#### **VPERMILPS (128-bit immediate version)**

 $\text{DEF}[31:0] \leftarrow \text{Select}( \text{SRC1}[127:0], \text{imm8}[1:0])$ ;  $\text{DEF1}[63:32] \leftarrow \text{Select4}( \text{SRC1}[127:0], \text{imm8}[3:2])$ ;  $\text{DEF1}[95:64] \leftarrow \text{Select4}( \text{SRC1}[127:0], \text{imm8}[5:4] )$ ;  $\text{DEF}[127:96] \leftarrow \text{Select}[8RC1[127:0], \text{imm}[7:6];$  $DEFST[255:128] \leftarrow 0$ 

#### **VPERMILPS (256-bit variable version)**

```
\text{DEF}[31:0] \leftarrow \text{Select}[4(SRC1[127:0], SRC2[1:0]);
\text{DEF163:32} \leftarrow Select4(SRC1[127:0], SRC2[33:32]);
\text{DEF195:}64 \leftarrow Select4(SRC1[127:0], SRC2[65:64]);
\text{DEF1}[127:96] \leftarrow \text{Select4}( \text{SRC1}[127:0], \text{SRC2}[97:96]);DEST[159:128] Å Select4(SRC1[255:128], SRC2[129:128]);
\text{DEF1}[191:160] \leftarrow \text{Select4}( \text{SRC1}[255:128], \text{SRC2}[161:160]);DEST[223:192] Å Select4(SRC1[255:128], SRC2[193:192]);
\text{DEF1255:224} \leftrightarrow Select4(SRC1[255:128], SRC2[225:224]);
```
#### INSTRUCTION SET REFERENCE

#### **VPERMILPS (128-bit variable version)**

 $\text{DEF}[31:0] \leftarrow \text{Select}[4(SRC1[127:0], SRC2[1:0]);$  $\text{DEF1}[63:32] \leftarrow \text{Select4}( \text{SRC1}[127:0], \text{SRC2}[33:32])$ ;  $\text{DEST}[95:64] \leftarrow \text{Select}( \text{SRC1}[127:0], \text{SRC2}[65:64]);$ DEST[127:96] Å Select4(SRC1[127:0], SRC2[97:96]);  $DEF1255:128$ ] $\leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VPERM1LPS \_\_m128 \_mm\_permute\_ps (\_\_m128 a, int control);

VPERM1LPS \_\_m256 \_mm256\_permute\_ps (\_\_m256 a, int control);

VPERM1LPS \_\_m128 \_mm\_permutevar\_ps (\_\_m128 a, \_\_m128i control);

VPERM1LPS \_\_m256 \_mm256\_permutevar\_ps (\_\_m256 a, \_\_m256i control);

SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 6



# VPERM2F128- Permute Floating-Point Values

## Description

Permute 128 bit floating-point-containing fields from the first source operand (second operand) and second source operand (third operand) using bits in the 8-bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.



# Figure 5-22. VPERM2F128 Operation

Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed.

VEX.L must be 1, otherwise the instruction will #UD.

```
Operation
```
#### **VPERM2F128**

CASE IMM8[1:0] of 0: DEST[127:0]  $\leftarrow$  SRC1[127:0] 1: DEST[127:0]  $\leftarrow$  SRC1[255:128] 2: DEST[127:0]  $\leftarrow$  SRC2[127:0] 3: DEST[127:0]  $\leftarrow$  SRC2[255:128] ESAC

```
CASE IMM8[5:4] of 
0: DEST[255:128] \leftarrow SRC1[127:0]
1: DEST[255:128] \leftarrow SRC1[255:128]
2: DEST[255:128] \leftarrow SRC2[127:0]
3: DEST[255:128] \leftarrow SRC2[255:128]
ESAC
IF (imm8[3])
DEF[T127:0] \leftarrow 0FI
```

```
IF (imm8[7])
DEF[T255:128] \leftarrow 0FI
```
Intel C/C++ Compiler Intrinsic Equivalent

```
VPERM2F128 __m256 _mm256_permute2f128_ps (__m256 a, __m256 b, int control)
```

```
VPERM2F128 __m256d _mm256_permute2f128_pd (__m256d a, __m256d b, int control)
```

```
VPERM2F128 __m256i _mm256_permute2f128_si256 (__m256i a, __m256i b, int control)
```
SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 6; additionally  $\#$ UD If VFX  $I = 0$ 



# PEXTRB/PEXTRW/PEXTRD/PEXTRQ- Extract Integer



# Description

Extract a byte/word/dword/qword integer value from the source XMM register at a byte/word/dword/qword offset determined from imm8[3:0]. The destination can be a register or byte/word/dword/qword memory location. If the destination is a register, the upper bits of the register are zero extended.

In 64-bit mode, if the destination operand is a register, default operand size is 64 bits. The bits above the least significant dword/word/byte data element are filled with zeros

Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

# **Operation**

#### **(V)PEXTRTD/(V)PEXTRQ**

IF (64-Bit Mode and 64-bit dest operand) **THEN** Src Offset  $\leftarrow$  Imm8[0] r64/m64  $\xi$ (Src >> Src Offset \* 64) ELSE Src Offset  $\leftarrow$  Imm8[1:0] r32/m32  $\leftarrow$  ((Src >> Src\_Offset \*32) AND 0FFFFFFFFh); FI

#### **(V)PEXTRW ( dest=m16)**

SRC\_Offset  $\leftarrow$  Imm8[2:0] Mem16  $\leftarrow$  (Src >> Src\_Offset\*16)

#### **(V)PEXTRW ( dest=reg)**

IF (64-Bit Mode ) **THEN** SRC\_Offset  $\leftarrow$  Imm8[2:0]  $\text{DEFF}$ [15:0]  $\leftarrow$  ((Src >> Src\_Offset\*16) AND 0FFFFh) DEST[63:16]  $\leftarrow$  ZERO FILL; ELSE SRC\_Offset  $\leftarrow$  Imm8[2:0]  $\text{DEST}[15:0] \leftarrow ((\text{Src} \gg \text{Src\_Offset*16}) \text{ AND OFFFF}$ h) DEST[31:16]  $\leftarrow$  ZERO FILL; FI

#### **(V)PEXTRB ( dest=m8)**

SRC Offset  $\leftarrow$  Imm8[3:0] Mem $8 \leftarrow$  (Src >> Src\_Offset\*8)

#### **(V)PEXTRB ( dest=reg)**

IF (64-Bit Mode ) **THEN** SRC\_Offset  $\leftarrow$  Imm8[3:0]  $\text{DEFn}$ )  $\leftarrow$  ((Src >> Src\_Offset\*8) AND 0FFh)  $DEST[63:8] \leftarrow$  ZERO\_FILL; ELSE

SRC Offset  $\leftarrow$ . Imm8[3:0];  $\text{DEFn}: \text{DEFn}: \mathbb{R}^3 \to \text{Spec} \to \text$  $DEST[31:8] \leftarrow$  ZERO FILL:

#### FI

Intel C/C++ Compiler Intrinsic Equivalent

PEXTRB int \_mm\_extract\_epi8 (\_\_m128i src, const int ndx);

PEXTRW int \_mm\_extract\_epi16 (\_\_m128i src, int ndx);

PEXTRD int \_mm\_extract\_epi32 (\_\_m128i src, const int ndx);

PEXTRQ \_\_int64 \_mm\_extract\_epi64 (\_\_m128i src, const int ndx);

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 5; additionally

## INSTRUCTION SET REFERENCE

 $\#UD$  If VEX.L = 1. If VEX.vvvv != 1111B.



# PHADDW/PHADDD - Packed Horizontal Add

# **Description**

PHADDW adds two adjacent 16-bit signed integers horizontally from the second source operand and the first source operand and packs the 16-bit signed results to the destination operand. PHADDD adds two adjacent 32-bit signed integers horizontally from the second source operand and the first source operand and packs the 32 bit signed results to the destination operand. The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

# **VPHADDW (VEX.128 encoded version)**

 $\text{DEF}[15:0] \leftarrow \text{SRC}[31:16] + \text{SRC}[15:0]$  $\text{DEF}[31:16] \leftarrow \text{SRC}1[63:48] + \text{SRC}1[47:32]$  $DEST[47:32] \leftarrow$  SRC1[95:80] + SRC1[79:64]  $\text{DEF163:48}$   $\leftarrow$  SRC1[127:112] + SRC1[111:96]  $\text{DEF}[79:64] \leftarrow \text{SRC2}[31:16] + \text{SRC2}[15:0]$  $\text{DEF}[95:80] \leftarrow \text{SRC2}[63:48] + \text{SRC2}[47:32]$  $\text{DEF}[111:96] \leftarrow \text{SRC2}[95:80] + \text{SRC2}[79:64]$  $\text{DEF}[127:112] \leftarrow \text{SRC2}[127:112] + \text{SRC2}[111:96]$ 

#### DEST[255:128]  $\leftarrow 0$

#### **VPHADDD (VEX.128 encoded version)**

 $DEF[31-0] \leftarrow$  SRC1[63-32] + SRC1[31-0]  $DEST[63-32] \leftarrow$  SRC1[127-96] + SRC1[95-64]  $DEST[95-64] \leftarrow$  SRC2[63-32] + SRC2[31-0]  $\text{DEF1}[127-96] \leftarrow \text{SRC2}[127-96] + \text{SRC2}[95-64]$  $DEFST[255:128] \leftarrow 0$ 

### **PHADDW (128-bit Legacy SSE version)**

 $\text{DEF15:0}$   $\leftrightarrow$  DEST[31:16] + DEST[15:0]  $DESTI31:161 \leftarrow$  DEST $[63:481 +$  DEST $[47:32]$  $\text{DEF}[47:32] \leftarrow \text{DEF}[95:80] + \text{DEF}[79:64]$  $\text{DEF163:48}$   $\leftarrow$  DEST[127:112] + DEST[111:96]  $DEST[79:64] \leftarrow SRC[31:16] + SRC[15:0]$  $DES[T95:80] \leftarrow$  SRC[63:48] + SRC[47:32]  $\text{DEF}[111:96] \leftarrow \text{SRC}[95:80] + \text{SRC}[79:64]$  $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112] + \text{SRC}[111:96]$ DEST[255:128] (Unmodified)

#### **PHADDD (128-bit Legacy SSE version)**

 $\text{DEF}[31-0] \leftarrow \text{DEF}[63-32] + \text{DEF}[31-0]$  $\text{DEF163-32}$   $\leftarrow$  DEST[127-96] + DEST[95-64]  $DES T[95-64] \leftarrow$  SRC $[63-32] + SRC[31-0]$  DEST[127-96]  $\leftarrow$  SRC[127-96] + SRC[95-64] DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PHADDW \_\_m128i \_mm\_hadd\_epi16 (\_\_m128i a, \_\_m128i b)

PHADDD  $m128i$  mm hadd epi32 ( $m128i$  a,  $m128i$  b)

#### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PHADDSW - Packed Horizontal Add with Saturation

# **Description**

PHADDSW adds two adjacent signed 16-bit integers horizontally from the second source and first source operands and saturates the signed results; packs the signed, saturated 16-bit results to the destination operand. The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128 bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

#### **VPHADDSW (VEX.128 encoded version)**

DEST[15:0]= SaturateToSignedWord(SRC1[31:16] + SRC1[15:0]) DEST[31:16] = SaturateToSignedWord(SRC1[63:48] + SRC1[47:32]) DEST[47:32] = SaturateToSignedWord(SRC1[95:80] + SRC1[79:64]) DEST[63:48] = SaturateToSignedWord(SRC1[127:112] + SRC1[111:96])  $DEST[79:64] = SaturateToSignedWord(SRC2[31:16] + SRC2[15:0])$  $DEST[95:80] = SaturateToSignedWord(SRC2[63:48] + SRC2[47:32])$ DEST[111:96] = SaturateToSignedWord(SRC2[95:80] + SRC2[79:64]) DEST[127:112] = SaturateToSignedWord(SRC2[127:112] + SRC2[111:96])  $DEF[T255:128] \leftarrow 0$ 

#### **PHADDSW (128-bit Legacy SSE version)**

DEST[15:0]= SaturateToSignedWord(DEST[31:16] + DEST[15:0])  $DEF [31:16] = SaturateToSignedWord(DEST [63:48] + DES T[47:32])$  $DEF [47:32] = SaturateToSignedWord(DEST[95:80] + DEST[79:64])$  $DEF [63:48] =$ SaturateToSignedWord(DEST[127:112] + DEST[111:96])  $DEST[79:64] = SaturateToSignedWord(SRC[31:16] + SRC[15:0])$  $DEST[95:80] = SaturateToSignedWord(SRC[63:48] + SRC[47:32])$  $DEF [111:96] = SaturateToSignedWord(SRC[95:80] + SRC[79:64])$ DEST[127:112] = SaturateToSignedWord(SRC[127:112] + SRC[111:96]) DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PHADDSW \_\_m128i \_mm\_hadds\_epi16 (\_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.


# PHMINPOSUW - Horizontal Minimum and Position

## **Description**

Determine the minimum unsigned word value in the source operand and place the unsigned word in the low word (bits 0-15) of the destination operand. The word index of the minimum value is stored in bits 16-18 of the destination operand. The remaining upper bits of the destination are set to zero.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

**VPHMINPOSUW (VEX.128 encoded version)** INDEX  $\leftarrow$  0  $MIN \leftarrow$  SRC[15:0] IF (SRC[31:16] < MIN) THEN INDEX  $\leftarrow$  1; MIN  $\leftarrow$  SRC[31:16] IF (SRC[47:32] < MIN) THEN INDEX  $\leftarrow$  2; MIN  $\leftarrow$  SRC[47:32] \* Repeat operation for words 3 through 6 IF (SRC[127:112] < MIN) THEN INDEX  $\leftarrow$  7; MIN  $\leftarrow$  SRC[127:112]  $DESTI15:0$ ]  $\leftarrow$  MIN  $DEST[18:16] \leftarrow INDEX$ DEST[127:19] Å 0000000000000000000000000000H  $DEF[T255:128] \leftarrow 0$ 

### **PHMINPOSUW (128-bit Legacy SSE version)**

INDEX  $\leftarrow$  0  $MIN \leftarrow$  SRC[15:0] IF (SRC[31:16] < MIN) THEN INDEX  $\leftarrow$  1; MIN  $\leftarrow$  SRC[31:16] IF (SRC[47:32] < MIN) THEN INDEX  $\leftarrow$  2; MIN  $\leftarrow$  SRC[47:32] \* Repeat operation for words 3 through 6 IF (SRC[127:112] < MIN) THEN INDEX  $\leftarrow$  7; MIN  $\leftarrow$  SRC[127:112]  $DEF[15:0] \leftarrow MIN$  $DEST[18:16] \leftarrow INDEX$ DEST[127:19] Å 0000000000000000000000000000H DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PHMINPOSUW \_\_m128i \_mm\_minpos\_epu16( \_\_m128i packed\_words)

SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VFX$ , vvvv $I = 1111B$ .



# PHSUBW/PHSUBD - Packed Horizontal Subtract

# **Description**

PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the second source operand and destination operands, and packs the signed 16-bit results to the destination operand. PHSUBD performs horizontal subtraction on each adjacent pair of 32-bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed 32-bit result to the destination operand.

The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

### **VPHSUBW (VEX.128 encoded version)**

 $\text{DEF15:0}$   $\leftarrow$  SRC1[15:0] - SRC1[31:16]  $\text{DEF1:16} \leftarrow \text{SRC1}[47:32] - \text{SRC1}[63:48]$  $\text{DEF147:32}$   $\leftarrow$  SRC1[79:64] - SRC1[95:80]  $\text{DEF163:48}$   $\leftarrow$  SRC1[111:96] - SRC1[127:112]  $DEST[79:64] \leftarrow$  SRC2[15:0] - SRC2[31:16]  $DES[T[95:80] \leftarrow$  SRC2[47:32] - SRC2[63:48] DEST[111:96] ← SRC2[79:64] - SRC2[95:80]  $\text{DEF}[127:112] \leftarrow \text{SRC2}[111:96] - \text{SRC2}[127:112]$  $DEFed 255:1281 \div 0$ 

### **VPHSUBD (VEX.128 encoded version)**

 $DEF[31-0] \leftarrow$  SRC1[31-0] - SRC1[63-32]  $DEST[63-32] \leftarrow$  SRC1[95-64] - SRC1[127-96]  $DES T[95-64] \leftarrow$  SRC2[31-0] - SRC2[63-32]  $\text{DEF127-96} \leftarrow \text{SRC2}[95-64] - \text{SRC2}[127-96]$  $DEFST[255:128] \leftarrow 0$ 

### **PHSUBW (128-bit Legacy SSE version)**

 $\text{DEF}[15:0] \leftarrow \text{DEF}[15:0] - \text{DEF}[31:16]$  $DEF[31:16] \leftarrow \text{DEF}[47:32] - \text{DEF}[63:48]$  $\text{DEF147:32}$   $\leftarrow$  DEST[79:64] - DEST[95:80]  $\text{DEF163:48}$   $\leftarrow$  DEST[111:96] - DEST[127:112]  $DESTI79:64$ ]  $\leftarrow$  SRC[15:0] - SRC[31:16]  $DES[T[95:80] \leftarrow$  SRC[47:32] - SRC[63:48] DEST[111:96] ← SRC[79:64] - SRC[95:80]  $\text{DEF}[127:112] \leftarrow \text{SRC}[111:96] - \text{SRC}[127:112]$ DEST[255:128] (Unmodified)

### **PHSUBD (128-bit Legacy SSE version)**

 $DEF[31-0] \leftarrow \text{DEF}[31-0] - \text{DEF}[63-32]$  $\text{DEF163-32}$   $\leftarrow$  DEST[95-64] - DEST[127-96]  $DES-T[95-64] \leftarrow$  SRC[31-0] - SRC[63-32]  $DESTI127-96$ ]  $\leftarrow$  SRC[95-64] - SRC[127-96] DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PHSUBW \_\_m128i \_mm\_hsub\_epi16 (\_\_m128i a, \_\_m128i b)

PHSUBD  $m128i$  mm hsub epi32 ( $m128i$  a,  $m128i$  b)

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX.  $= 1$ .



# PHSUBSW - Packed Horizontal Subtract with Saturation

# Description

PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the second source and first source operands. The signed, saturated 16 bit results are packed to the destination operand. The destination and first source operand are XMM registers. The second operand can be an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

### **VPHSUBSW (VEX.128 encoded version)**

DEST[15:0]= SaturateToSignedWord(SRC1[15:0] - SRC1[31:16]) DEST[31:16] = SaturateToSignedWord(SRC1[47:32] - SRC1[63:48]) DEST[47:32] = SaturateToSignedWord(SRC1[79:64] - SRC1[95:80]) DEST[63:48] = SaturateToSignedWord(SRC1[111:96] - SRC1[127:112])  $DEST[79:64] = SaturateToSignedWord(SRC2[15:0] - SRC2[31:16])$ DEST[95:80] = SaturateToSignedWord(SRC2[47:32] - SRC2[63:48]) DEST[111:96] = SaturateToSignedWord(SRC2[79:64] - SRC2[95:80]) DEST[127:112] = SaturateToSignedWord(SRC2[111:96] - SRC2[127:112])  $DEF[T255:128] \leftarrow 0$ 

### **PHSUBSW (128-bit Legacy SSE version)**

DEST[15:0]= SaturateToSignedWord(DEST[15:0] - DEST[31:16]) DEST[31:16] = SaturateToSignedWord(DEST[47:32] - DEST[63:48]) DEST[47:32] = SaturateToSignedWord(DEST[79:64]) - DEST[95:80]  $DEF [63:48] =$ SaturateToSignedWord(DEST[111:96] - DEST[127:112])  $DEST[79:64] = SaturateToSignedWord(SRC[15:0] - SRC[31:16])$  $DEST[95:80] = SaturateToSignedWord(SRC[47:32] - SRC[63:48])$ DEST[111:96] = SaturateToSignedWord(SRC[79:64] - SRC[95:80]) DEST[127:112] = SaturateToSignedWord(SRC[SRC[111:96] - 127:112]) DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PHSUBSW \_\_m128i \_mm\_hsubs\_epi16 (\_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.





# Description

Copies a byte/word/dword/qword from the second source operand and inserts it into the destination operand at the byte/word/dword/qword offset specified with the immediate operand (third operand). The other bytes/words/dwords/qwords in the destination register are copied from the first source operand. The byte select is specified by the 4/3/2/1 least-significant bits of the immediate.

The first source operand and destination operands are XMM registers. The second source operand is a r32 register or an 8-/16-/32-/ or 64-bit memory location. For PINSRW, REX.W causes the source to be an r64 instead of an r32. REX.W distinguishes between PINSRD and PINSRQ (PINSRQ is not encodable in 32-bit modes).

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
Operation
```

```
write_q_element(position, val, src)
{
TEMP \leftarrow SRC
CASE (position)
0: TEMP[63:0] \leftarrow val
1: TEMP[127:64] \leftarrow val
ESAC
return TEMP
}
write_d_element(position, val, src)
{
TEMP \leftarrow SRC
CASE (position)
0: TEMP[31:0] \leftarrow val
1: TEMP[63:32] \leftarrow val
2: TEMP[95:64] \leftarrow val
3: TEMP[127:96] \leftarrow val
ESAC
return TEMP
}
write_w_element(position, val, src)
{
TEMP \leftarrow SRC
CASE (position)
0: TEMP[15:0] \leftarrow val
1: TEMP[31:16] \leftarrow val
2: TEMP[47:32] \leftarrow val
3: TEMP[63:48] \leftarrow val
4: TEMP[79:64] \leftarrow val
5: TEMP[95:80] \leftarrow val
6: TEMP[111:96] \leftarrow val
```
7: TEMP[127:112]  $\leftarrow$  val **ESAC** return TEMP }

### **write\_b\_element(position, val, src)**

{ TEMP  $\leftarrow$  SRC CASE (position) 0: TEMP[7:0]  $\leftarrow$  val 1: TEMP[15:8]  $\leftarrow$  val 2: TEMP[23:16]  $\leftarrow$  val 3: TEMP[31:24]  $\leftarrow$  val 4: TEMP[39:32] ← val 5: TEMP[47:40]  $\leftarrow$  val 6: TEMP[55:48]  $\leftarrow$  val 7: TEMP[63:56]  $\leftarrow$  val 8: TEMP[71:64]  $\leftarrow$  val 9: TEMP[79:72] ← val 10: TEMP[87:80] ← val 11: TEMP[95:88] ← val 12: TEMP[103:96] ← val 13: TEMP[111:104] ← val 14: TEMP[119:112] ← val 15: TEMP[127:120] ← val ESAC return TEMP } **VPINSRQ (VEX.128 encoded version)**  $SEL \leftarrow \text{imm8[0]}$ 

 $\text{DEST}[127:0] \leftarrow \text{write_q\_element}(\text{SEL}, \text{SRC2}, \text{SRC1})$  $DEST[255:128] \leftarrow 0$ 

### **VPINSRD (VEX.128 encoded version)**

 $SEL \leftarrow \text{imm8}[1:0]$  $\text{DEST}[127:0] \leftarrow \text{write\_d\_element}(\text{SEL}, \text{SRC2}, \text{SRC1})$  $DEST[255:128] \leftarrow 0$ 

### **VPINSRW (VEX.128 encoded version)**

 $SEL \leftarrow \text{imm8}[2:0]$  $\text{DEST}[127:0] \leftarrow \text{write\_w\_element}(\text{SEL}, \text{SRC2}, \text{SRC1})$  $DEST[255:128] \leftarrow 0$ 

### **VPINSRB (VEX.128 encoded version)**

 $SEL \leftarrow \text{imm8}[3:0]$  $DEF[T127:0] \leftarrow$  write b element(SEL, SRC2, SRC1)  $DEFST[255:128] \leftarrow 0$ 

### **PINSRQ (Legacy SSE version)**

 $SEL \leftarrow \text{imm8[0]}$  $\text{DEST}[127:0] \leftarrow \text{write\_q\_element}(\text{SEL}, \text{SRC}, \text{DEST})$ DEST[255:128] (Unmodified)

### **PINSRD (Legacy SSE version)**

 $SEL \leftarrow \text{imm8}[1:0]$  $DESTI127:0] \leftarrow$  write d element(SEL, SRC, DEST) DEST[255:128] (Unmodified)

### **PINSRW (Legacy SSE version)**

 $SEL \leftarrow \text{imm8}[2:0]$  $DEF[127:0] \leftarrow$  write w element(SEL, SRC, DEST) DEST[255:128] (Unmodified)

## **PINSRB (Legacy SSE version)**

 $SEL \leftarrow \text{imm8}[3:0]$  $\text{DEST}[127:0] \leftarrow \text{write\_b\_element}(\text{SEL}, \text{SRC}, \text{DEST})$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PINSRB \_\_m128i \_mm\_insert\_epi8 (\_\_m128i s1, int s2, const int ndx);

PINSRW  $m128i$  mm insert epi16 ( $m128i$  a, int b, int imm)

PINSRD \_\_m128i \_mm\_insert\_epi32 (\_\_m128i s2, int s, const int ndx);

PINSRQ \_\_m128i \_mm\_insert\_epi64(\_\_m128i s2, \_\_int64 s, const int ndx);

### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 5; additionally  $\#$ UD If VFX.  $= 1$ .



# PMADDWD- Multiply and Add Packed Integers

## **Description**

Multiplies the individual signed words of the first source operand by the corresponding signed words of the second source operand, producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding low-order words (15:0) and (31-16) in the second source and first source operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. The second source operand is an XMM register or a 128-bit memory location.

The first source and destination operands are XMM registers. The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000H. In this case, the result wraps around to 80000000H.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

### **VPMADDWD (VEX.128 encoded version)**

```
\text{DEF}[31:0] \leftarrow (\text{SRC1}[15:0] * \text{SRC2}[15:0]) + (\text{SRC1}[31:16] * \text{SRC2}[31:16])\text{DEF}[63:32] \leftarrow (\text{SRC}1[47:32] * \text{SRC}2[47:32]) + (\text{SRC}1[63:48] * \text{SRC}2[63:48])DEST[95:64] Å (SRC1[79:64] * SRC2[79:64]) + (SRC1[95:80] * SRC2[95:80])
\text{DEF}[127:96] \leftarrow (\text{SRC1}[111:96] * \text{SRC2}[111:96]) + (\text{SRC1}[127:112] * \text{SRC2}[127:112])DEF[T255:128] \leftarrow 0
```
### **PMADDWD (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow (\text{DEF}[15:0] * \text{SRC}[15:0]) + (\text{DEF}[31:16] * \text{SRC}[31:16])$  $\text{DEF163:32}$   $\leftarrow$  (DEST[47:32] \* SRC[47:32]) + (DEST[63:48] \* SRC[63:48]) DEST[95:64] Å (DEST[79:64] \* SRC[79:64]) + (DEST[95:80] \* SRC[95:80]) DEST[127:96] Å (DEST[111:96] \* SRC[111:96]) + (DEST[127:112] \* SRC[127:112]) DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PMADDWD \_\_m128i \_mm\_madd\_epi16 ( \_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMADDUBSW- Multiply and Add Packed Integers

## **Description**

PMADDUBSW multiplies vertically each unsigned byte of the first source operand with the corresponding signed byte of the second source operand, producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7:0) in the first source and second source operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2nd lowest-order bytes (bits 15:8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15:0). The same operation is performed on the other pairs of adjacent bytes. The second source operand can be an XMM register or 128-bit memory location. The first source operand and destination operands are XMM registers.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

### **VPMADDUBSW (VEX.128 encoded version)**

DEST[15:0]  $\leftarrow$  SaturateToSignedWord(SRC2[15:8]\* SRC1[15:8]+SRC2[7:0]\*SRC1[7:0]) // Repeat operation for 2nd through 7th word DEST[127:112]  $\leftarrow$  SaturateToSignedWord(SRC2[127:120]\*SRC1[127:120]+ SRC2[119:112]\* SRC1[119:112])  $DEFST[255:128] \leftarrow 0$ 

### **PMADDUBSW (128-bit Legacy SSE version)**

DEST[15:0]  $\leftarrow$  SaturateToSignedWord(SRC[15:8]\* DEST[15:8]+SRC[7:0]\*DEST[7:0]); // Repeat operation for 2nd through 7th word

 $DEF [127:112] \leftarrow$  SaturateToSignedWord(SRC[127:120]\*DEST[127:120]+ SRC[119:112]\* DEST[119:112]); DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PMADDUBSW \_\_m128i \_mm\_maddubs\_epi16 (\_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMAXSB/PMAXSW/PMAXSD- Maximum of Packed Signed Integers

# **Description**

Performs a SIMD compare of the packed signed byte, word, or dword integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand. The first source and destination operand is an XMM register; The second source operand is an XMM register or a 128 bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

## **PMAXSB (128-bit Legacy SSE version)**

IF DEST[7:0] >SRC[7:0] THEN

 $DEST[7:0] \leftarrow DEST[7:0];$ 

## ELSE

 $DEST[15:0] \leftarrow SRC[7:0]$ ; FI;

(\* Repeat operation for 2nd through 15th bytes in source and destination operands \*)

IF DEST[127:120] >SRC[127:120] THEN

DEST[127:120]  $\leftarrow$  DEST[127:120];

ELSE

 $\text{DEF}[127:120] \leftarrow \text{SRC}[127:120]$ ; FI;

DEST[255:128] (Unmodified)

### **VPMAXSB (VEX.128 encoded version)**

IF SRC1[7:0] >SRC2[7:0] THEN  $DEST[7:0] \leftarrow SRC1[7:0];$ 

ELSE

 $\text{DEST}[7:0] \leftarrow \text{SRC2}[7:0]$ ; FI;

(\* Repeat operation for 2nd through 15th bytes in source and destination operands \*) IF SRC1[127:120] >SRC2[127:120] THEN

DEST[127:120]  $\leftarrow$  SRC1[127:120];

ELSE

 $\text{DEF}[127:120] \leftarrow \text{SRC2}[127:120]$ ; FI;

 $DEF[T255:128] \leftarrow 0$ 

### **PMAXSW (128-bit Legacy SSE version)**

IF DEST[15:0] >SRC[15:0] THEN  $DEST[15:0] \leftarrow DEST[15:0]$ ;

ELSE

 $DEST[15:0] \leftarrow SRC[15:0]$ ; FI;

(\* Repeat operation for 2nd through 7th words in source and destination operands \*)

```
IF DEST[127:112] >SRC[127:112] THEN
```
DEST[127:112]  $\leftarrow$  DEST[127:112];

ELSE

 $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ; FI;

DEST[255:128] (Unmodified)

### **VPMAXSW (VEX.128 encoded version)**

IF SRC1[15:0] > SRC2[15:0] THEN  $DEST[15:0] \leftarrow SRC1[15:0];$ 

**ELSE**  $DEST[15:0] \leftarrow SRC2[15:0]$ ; FI; (\* Repeat operation for 2nd through 7th words in source and destination operands \*) IF SRC1[127:112] >SRC2[127:112] THEN  $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ; ELSE  $\text{DEF1}[127:112] \leftarrow \text{SRC2}[127:112]$ ; FI;  $DEFST[255:128] \leftarrow 0$ **PMAXSD (128-bit Legacy SSE version)** IF DEST[31:0] >SRC[31:0] THEN  $DEF[T31:0] \leftarrow \text{DEF}[31:0];$ **ELSE**  $DEST[31:0] \leftarrow SRC[31:0]$ ; FI; (\* Repeat operation for 2nd through 7th words in source and destination operands \*) IF DEST[127:95] >SRC[127:95] THEN  $DEF[127:95] \leftarrow \text{DEF}[127:95]$ ; ELSE  $DEST[127:95] \leftarrow$  SRC[127:95]; FI; DEST[255:128] (Unmodified)

### **VPMAXSD (VEX.128 encoded version)**

```
IF SRC1[31:0] > SRC2[31:0] THEN
         DEST[31:0] \leftarrow SRC1[31:0];
   ELSE
         DEF[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] > SRC2[127:95] THEN
         DEST[127:95] \leftarrow SRC1[127:95];
   ELSE
         \text{DEF}[127:95] \leftarrow \text{SRC2}[127:95]; FI;
DEF[T255:128] \leftarrow 0
```
#### Intel C/C++ Compiler Intrinsic Equivalent

PMAXSB \_\_m128i \_mm\_max\_epi8 ( \_\_m128i a, \_\_m128i b);

PMAXSW  $m128i$  mm max epi16 ( $m128i$  a,  $m128i$  b)

PMAXSD \_\_m128i \_mm\_max\_epi32 ( \_\_m128i a, \_\_m128i b);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMAXUB/PMAXUW/PMAXUD- Maximum of Packed Unsigned Integers

# **Description**

Performs a SIMD compare of the packed unsigned byte, word, or dword integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand. The first source and destination operand is an XMM register; The second source operand is an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

### **PMAXUB (128-bit Legacy SSE version)**

IF DEST[7:0] >SRC[7:0] THEN

 $DEST[7:0] \leftarrow DEST[7:0];$ 

# ELSE

 $DEST[15:0] \leftarrow SRC[7:0]$ ; FI;

(\* Repeat operation for 2nd through 15th bytes in source and destination operands \*)

IF DEST[127:120] >SRC[127:120] THEN

DEST[127:120]  $\leftarrow$  DEST[127:120];

ELSE

 $\text{DEF}[127:120] \leftarrow \text{SRC}[127:120]$ ; FI;

DEST[255:128] (Unmodified)

## **VPMAXUB (VEX.128 encoded version)**

IF SRC1[7:0] >SRC2[7:0] THEN  $DEST[7:0] \leftarrow SRC1[7:0];$ 

ELSE

```
DEST[7:0] \leftarrow SRC2[7:0]; FI;
```
(\* Repeat operation for 2nd through 15th bytes in source and destination operands \*) IF SRC1[127:120] >SRC2[127:120] THEN

DEST[127:120]  $\leftarrow$  SRC1[127:120];

ELSE

 $\text{DEF}[127:120] \leftarrow \text{SRC2}[127:120]$ ; FI;

 $DEFed 255:1281 \div 0$ 

# **PMAXUW (128-bit Legacy SSE version)**

```
IF DEST[15:0] >SRC[15:0] THEN
    DEST[15:0] \leftarrow DEST[15:0];
```
ELSE

 $DEST[15:0] \leftarrow SRC[15:0]$ ; FI;

(\* Repeat operation for 2nd through 7th words in source and destination operands \*)

```
IF DEST[127:112] >SRC[127:112] THEN
```
DEST[127:112]  $\leftarrow$  DEST[127:112];

ELSE

 $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ; FI;

DEST[255:128] (Unmodified)

# **VPMAXUW (VEX.128 encoded version)**

```
IF SRC1[15:0] > SRC2[15:0] THEN
    DEST[15:0] \leftarrow SRC1[15:0];
```
**ELSE**  $DEST[15:0] \leftarrow SRC2[15:0]$ ; FI; (\* Repeat operation for 2nd through 7th words in source and destination operands \*) IF SRC1[127:112] >SRC2[127:112] THEN  $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ; ELSE  $\text{DEF1}[127:112] \leftarrow \text{SRC2}[127:112]$ ; FI;  $DEFST[255:128] \leftarrow 0$ **PMAXUD (128-bit Legacy SSE version)** IF DEST[31:0] >SRC[31:0] THEN  $DEF[T31:0] \leftarrow \text{DEF}[31:0];$ **ELSE** 

```
DEST[31:0] \leftarrow SRC[31:0]; FI;
```
(\* Repeat operation for 2nd through 7th words in source and destination operands \*)

```
IF DEST[127:95] >SRC[127:95] THEN
```
 $DEF[127:95] \leftarrow \text{DEF}[127:95]$ ;

```
ELSE
```
 $DEST[127:95] \leftarrow$  SRC[127:95]; FI;

```
DEST[255:128] (Unmodified)
```
### **VPMAXUD (VEX.128 encoded version)**

```
IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] \leftarrow SRC1[31:0];
   ELSE
        DEF[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] > SRC2[127:95] THEN
        DEF[127:95] \leftarrow SRC1[127:95];
   ELSE
        DEST[127:95] \leftarrow SRC2[127:95]; FI;
DEF[T255:128] \leftarrow 0
```
#### Intel C/C++ Compiler Intrinsic Equivalent

PMAXUB \_\_m128i \_mm\_max\_epu8 ( \_\_m128i a, \_\_m128i b);

PMAXUW  $m128i$  mm max epu16 ( $m128i$  a,  $m128i$  b)

PMAXUD \_\_m128i \_mm\_max\_epu32 ( \_\_m128i a, \_\_m128i b);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMINSB/PMINSW/PMINSD- Minimum of Packed Signed Integers

# **Description**

Performs a SIMD compare of the packed signed byte, word, or dword integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand. The first source and destination operand is an XMM register; The second source operand is an XMM register or a 128 bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

# **PMINSB (128-bit Legacy SSE version)** IF DEST[7:0] < SRC[7:0] THEN  $DEST[7:0] \leftarrow DEST[7:0];$ ELSE  $DEST[15:0] \leftarrow SRC[7:0]$ ; FI; (\* Repeat operation for 2nd through 15th bytes in source and destination operands \*) IF DEST[127:120] < SRC[127:120] THEN DEST[127:120]  $\leftarrow$  DEST[127:120]; ELSE  $\text{DEF}[127:120] \leftarrow \text{SRC}[127:120]$ ; FI; DEST[255:128] (Unmodified)

### **VPMINSB (VEX.128 encoded version)**

```
IF SRC1[7:0] < SRC2[7:0] THEN
    DEST[7:0] \leftarrow SRC1[7:0];
```
### ELSE

```
\text{DEST}[7:0] \leftarrow \text{SRC2}[7:0]; FI;
    (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
    IF SRC1[127:120] < SRC2[127:120] THEN
         DEST[127:120] \leftarrow SRC1[127:120];
    ELSE
         \text{DEF}[127:120] \leftarrow \text{SRC2}[127:120]; FI;
DEF[T255:128] \leftarrow 0
```
### **PMINSW (128-bit Legacy SSE version)**

```
IF DEST[15:0] < SRC[15:0] THEN
    DEST[15:0] \leftarrow DEST[15:0];
```
### ELSE

```
DEST[15:0] \leftarrow SRC[15:0]; FI;
```

```
(* Repeat operation for 2nd through 7th words in source and destination operands *)
```

```
IF DEST[127:112] < SRC[127:112] THEN
```

```
DEST[127:112] \leftarrow DEST[127:112];
```
ELSE

 $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ; FI;

```
DEST[255:128] (Unmodified)
```
### **VPMINSW (VEX.128 encoded version)**

```
IF SRC1[15:0] < SRC2[15:0] THEN
    DEST[15:0] \leftarrow SRC1[15:0];
```
**ELSE**  $DEST[15:0] \leftarrow SRC2[15:0]$ ; FI; (\* Repeat operation for 2nd through 7th words in source and destination operands \*) IF SRC1[127:112] < SRC2[127:112] THEN  $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ; ELSE  $\text{DEF1}[127:112] \leftarrow \text{SRC2}[127:112]$ ; FI;  $DEFST[255:128] \leftarrow 0$ **PMINSD (128-bit Legacy SSE version)** IF DEST[31:0] < SRC[31:0] THEN  $DEF[T31:0] \leftarrow \text{DEF}[31:0];$ **ELSE**  $DEST[31:0] \leftarrow SRC[31:0]$ ; FI; (\* Repeat operation for 2nd through 7th words in source and destination operands \*) IF DEST[127:95] < SRC[127:95] THEN  $DEF[127:95] \leftarrow \text{DEF}[127:95]$ ; ELSE  $DEST[127:95] \leftarrow$  SRC[127:95]; FI; DEST[255:128] (Unmodified)

#### **VPMINSD (VEX.128 encoded version)**

```
IF SRC1[31:0] < SRC2[31:0] THEN
         DEST[31:0] \leftarrow SRC1[31:0];
   ELSE
         DEF[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] < SRC2[127:95] THEN
         DEF[127:95] \leftarrow SRC1[127:95];
   ELSE
         \text{DEF}[127:95] \leftarrow \text{SRC2}[127:95]; FI;
DEF[T255:128] \leftarrow 0
```
#### Intel C/C++ Compiler Intrinsic Equivalent

PMINSB \_\_m128i \_mm\_min\_epi8 ( \_\_m128i a, \_\_m128i b);

PMINSW  $ml28i$  mm min epi16 ( $ml28i$  a,  $ml28i$  b)

PMINSD \_\_m128i \_mm\_min\_epi32 ( \_\_m128i a, \_\_m128i b);

#### SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMINUB/PMINUW/PMINUD- Minimum of Packed Unsigned Integers

# **Description**

Performs a SIMD compare of the packed unsigned byte, word, or dword integers in the second source operand and the first source operand and returns the minimum value for each pair of integers to the destination operand. The first source and destination operand is an XMM register; The second source operand is an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

```
PMINUB (128-bit Legacy SSE version)
PMINUB instruction for 128-bit operands:
   IF DEST[7:0] < SRC[7:0] THEN
        \text{DEF}[7:0] \leftarrow \text{DEF}[7:0];ELSE
        DEST[15:0] \leftarrow SRC[7:0]; FI;(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF DEST[127:120] < SRC[127:120] THEN
        \text{DEF127:120} \leftarrow DEST[127:120];
   ELSE
        DEST[127:120] \leftarrow SRC[127:120]; FI;
DEST[255:128] (Unmodified)
```
### **VPMINUB (VEX.128 encoded version)**

```
VPMINUB instruction for 128-bit operands:
   IF SRC1[7:0] < SRC2[7:0] THEN
        DEST[7:0] \leftarrow SRC1[7:0];ELSE
        DEST[7:0] \leftarrow SRC2[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF SRC1[127:120] < SRC2[127:120] THEN
        DEST[127:120] \leftarrow SRC1[127:120];
   ELSE
        DEST[127:120] \leftarrow SRC2[127:120]; FI;
DEST[255:128] \leftarrow 0PMINUW (128-bit Legacy SSE version)
PMINUW instruction for 128-bit operands:
   IF DEST[15:0] < SRC[15:0] THEN
        \text{DEST}[15:0] \leftarrow \text{DEF}[15:0];ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF DEST[127:112] < SRC[127:112] THEN
        DEST[127:112] \leftarrow DEST[127:112];
   ELSE
        \text{DEF}[127:112] \leftarrow \text{SRC}[127:112]; FI;
```
DEST[255:128] (Unmodified)

### **VPMINUW (VEX.128 encoded version)**

```
VPMINUW instruction for 128-bit operands:
```
IF SRC1[15:0] < SRC2[15:0] THEN

 $DEST[15:0] \leftarrow SRC1[15:0];$ 

ELSE

 $DEST[15:0] \leftarrow SRC2[15:0]$ ; FI;

(\* Repeat operation for 2nd through 7th words in source and destination operands \*)

```
IF SRC1[127:112] < SRC2[127:112] THEN
```
 $\text{DEF}[127:112] \leftarrow \text{SRC}[127:112]$ ;

**ELSE** 

```
\text{DEF127:112} \leftarrow \text{SRC2}[127:112]; FI;
```

```
DEFST[255:128] \leftarrow 0
```
### **PMINUD (128-bit Legacy SSE version)**

```
PMINUD instruction for 128-bit operands:
   IF DEST[31:0] < SRC[31:0] THEN
        DEF[T31:0] \leftarrow \text{DEF}[31:0];ELSE
        DEF[31:0] \leftarrow SRC[31:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF DEST[127:95] < SRC[127:95] THEN
        DEF[127:95] \leftarrow \text{DEF}[127:95];
   ELSE
        DEF127:95 \leftarrow SRC[127:95]; FI;
DEST[255:128] (Unmodified)
```
### **VPMINUD (VEX.128 encoded version)**

```
VPMINUD instruction for 128-bit operands:
   IF SRC1[31:0] < SRC2[31:0] THEN
        DEF[T31:0] \leftarrow SRC1[31:0];
   ELSE
        DEST[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] < SRC2[127:95] THEN
        DEF[127:95] \leftarrow SRC1[127:95];
   ELSE
        DEF[127:95] \leftarrow SRC2[127:95]; FI;
DEF[T255:128] \leftarrow 0
```
### Intel C/C++ Compiler Intrinsic Equivalent

PMINUB \_\_m128i \_mm\_min\_epu8 ( \_\_m128i a, \_\_m128i b)

PMINUW \_\_m128i \_mm\_min\_epu16 ( \_\_m128i a, \_\_m128i b);

PMINUD \_\_m128i \_mm\_min\_epu32 ( \_\_m128i a, \_\_m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMOVMSKB- Move Byte Mask

## Description

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand). The source operand is an XMM register; the destination operand is a general-purpose register. The byte mask is 16-bits.

The destination operand is a general-purpose register. In 64-bit mode, the default operand size of the destination operand is 64 bits. The upper bits above bit 15 are filled with zeros. REX.W is ignored

VEX.128 encodings are valid but identical in function. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

# **Operation**

(V)PMOVMSKB instruction with 128-bit source operand and r32:  $r32[0] \leftarrow$  SRC[7];  $r32[1] \leftarrow$  SRC[15]; (\* Repeat operation for bytes 2 through 14 \*)  $r32[15] \leftarrow$  SRC[127];  $r32[31:16] \leftarrow$  ZERO FILL;

(V)PMOVMSKB instruction with 128-bit source operand and r64:  $r64[0] \leftarrow$  SRC[7];  $r64[1] \leftarrow$  SRC[15]; (\* Repeat operation for bytes 2 through 14 \*)  $r64[15] \leftarrow$  SRC[127];  $r64[63:16] \leftarrow$  ZERO FILL;

Intel C/C++ Compiler Intrinsic Equivalent

PMOVMSKB int \_mm\_movemask\_epi8 ( \_m128i a)

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 7; additionally  $\#UD$  If VEX.L = 1. If VEX.vvvv != 1111B.







# Description

Packed byte, word, or dword integers in the low bytes of the source operand (second operand) are sign extended to word, dword, or quadword integers and stored in packed signed bytes the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

### **Operation**

Packed\_Sign\_Extend\_BYTE\_to\_WORD  $DEST[15:0] \leftarrow SignExtend(SRC[7:0])$ ; DEST[31:16]  $\leftarrow$  SignExtend(SRC[15:8]);  $\text{DEST}[47:32] \leftarrow \text{SignExtend}(\text{SRC}[23:16])$ ; DEST[63:48]  $\leftarrow$  SignExtend(SRC[31:24]); DEST[79:64]  $\leftarrow$  SignExtend(SRC[39:32]);  $DEST[95:80] \leftarrow$  SignExtend(SRC[47:40]);  $\text{DEF}[111:96] \leftarrow \text{SignExtend}(\text{SRC}[55:48])$ ;  $\text{DEF}[127:112] \leftarrow \text{SignExtend}(\text{SRC}[63:56])$ ;

Packed Sign\_Extend\_BYTE\_to\_DWORD  $\text{DEST}[31:0] \leftarrow \text{SignExtend}(\text{SRC}[7:0])$ ;  $\text{DEF}$ [63:32]  $\leftarrow$  SignExtend(SRC[15:8]); DEST[95:64]  $\leftarrow$  SignExtend(SRC[23:16]);  $\text{DEF}[127:96] \leftarrow \text{SignExtend}(\text{SRC}[31:24])$ ;

Packed\_Sign\_Extend\_BYTE\_to\_QWORD  $\text{DEST}[63:0] \leftarrow \text{SignExtend}(\text{SRC}[7:0])$ ;  $\text{DEF}[127:64] \leftarrow \text{SignExtend}(\text{SRC}[15:8])$ ;

Packed Sign\_Extend\_WORD\_to\_DWORD  $\text{DEST}[31:0] \leftarrow \text{SignExtend}(\text{SRC}[15:0])$ ; DEST[63:32]  $\leftarrow$  SignExtend(SRC[31:16]);  $\text{DEF}[95:64] \leftarrow \text{SignExtend}(\text{SRC}[47:32])$ ;  $\text{DEF}[127:96] \leftarrow \text{SignExtend}(\text{SRC}[63:48])$ ;

Packed Sign Extend WORD to OWORD  $\text{DEST}[63:0] \leftarrow \text{SignExtend}(\text{SRC}[15:0])$ ;  $\text{DEF}[127:64] \leftarrow \text{SignExtend}(\text{SRC}[31:16])$ ;

Packed Sign\_Extend\_DWORD\_to\_QWORD  $\text{DEST}[63:0] \leftarrow \text{SignExtend}(\text{SRC}[31:0])$ ;  $\text{DEF}[127:64] \leftarrow \text{SignExtend}(\text{SRC}[63:32])$ ;

#### **VPMOVSXBW**

Packed Sign\_Extend\_BYTE\_to\_WORD()  $DEST[255:128] \leftarrow 0$ 

#### **VPMOVSXBD**

Packed Sign\_Extend\_BYTE\_to\_DWORD()  $DEST[255:128] \leftarrow 0$ 

#### **VPMOVSXBQ**

Packed Sign\_Extend\_BYTE\_to\_QWORD()  $DEST[255:128] \leftarrow 0$ 

#### **VPMOVSXWD**

Packed\_Sign\_Extend\_WORD\_to\_DWORD()  $DEST[255:128] \leftarrow 0$ 

### **VPMOVSXWQ**

Packed Sign\_Extend\_WORD\_to\_QWORD()  $DEFST[255:128] \leftarrow 0$ 

## **VPMOVSXDQ**

Packed Sign\_Extend\_DWORD\_to\_QWORD()  $DEF[255:128] \leftarrow 0$ 

### **PMOVSXBW**

Packed\_Sign\_Extend\_BYTE\_to\_WORD() DEST[255:128] (Unmodified)

### **PMOVSXBD**

Packed Sign\_Extend\_BYTE\_to\_DWORD() DEST[255:128] (Unmodified)

### **PMOVSXBQ**

Packed\_Sign\_Extend\_BYTE\_to\_QWORD() DEST[255:128] (Unmodified)

### **PMOVSXWD**

Packed Sign\_Extend\_WORD\_to\_DWORD() DEST[255:128] (Unmodified)

### **PMOVSXWQ**

Packed Sign\_Extend\_WORD\_to\_QWORD() DEST[255:128] (Unmodified)

#### **PMOVSXDQ**

Packed Sign\_Extend\_DWORD\_to\_QWORD() DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

PMOVSXBW \_\_m128i \_mm\_ cvtepi8\_epi16 ( \_\_m128i a);

PMOVSXBD  $m128i$  mm cvtepi8 epi32 ( $m128i$  a);

PMOVSXBQ \_\_m128i \_mm\_ cvtepi8\_epi64 ( \_\_m128i a);

PMOVSXWD \_\_m128i \_mm\_ cvtepi16\_epi32 ( \_\_m128i a);

PMOVSXWQ \_ m128i mm\_ cvtepi16\_epi64 ( \_m128i a);
PMOVSXDQ \_\_m128i \_mm\_ cvtepi32\_epi64 ( \_\_m128i a);

SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 5; additionally  $\#UD$  If VEX.L = 1. If VEX.vvvv != 1111B.

# PMOVZX - Packed Move with Zero Extend





## Description

Packed byte, word, or dword integers in the low bytes of the source operand (second operand) are zero extended to word, dword, or quadword integers and stored in packed signed bytes the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

Packed\_Zero\_Extend\_BYTE\_to\_WORD  $DEST[15:0] \leftarrow ZeroExtend(SRC[7:0])$ ; DEST[31:16]  $\leftarrow$  ZeroExtend(SRC[15:8]);  $DEST[47:32] \leftarrow ZeroExtend(SRC[23:16])$ ;  $DEST[63:48] \leftarrow ZeroExtend(SRC[31:24])$ ;  $DEST[79:64] \leftarrow ZeroExtend(SRC[39:32])$ ;  $DEST[95:80] \leftarrow ZeroExtend(SRC[47:40])$ ;  $\text{DEF}[111:96] \leftarrow \text{ZeroExtend}(\text{SRC}[55:48])$ ;  $DEST[127:112] \leftarrow ZeroExtend(SRC[63:56])$ ;

Packed\_Zero\_Extend\_BYTE\_to\_DWORD  $DEST[31:0] \leftarrow ZeroExtend(SRC[7:0])$ ; DEST[63:32]  $\leftarrow$  ZeroExtend(SRC[15:8]);  $DEST[95:64] \leftarrow ZeroExtend(SRC[23:16])$ ;  $DEST[127:96] \leftarrow ZeroExtend(SRC[31:24])$ ;

Packed Zero Extend BYTE to OWORD DEST[63:0]  $\leftarrow$  ZeroExtend(SRC[7:0]);  $DEST[127:64] \leftarrow ZeroExtend(SRC[15:8])$ ;

Packed Zero Extend WORD to DWORD  $DEST[31:0] \leftarrow ZeroExtend(SRC[15:0])$ ;  $DEST[63:32] \leftarrow ZeroExtend(SRC[31:16])$ ;  $DEST[95:64] \leftarrow ZeroExtend(SRC[47:32])$ ;  $\text{DEF}[127:96] \leftarrow \text{ZeroExtend}(\text{SRC}[63:48])$ ;

Packed Zero Extend WORD to OWORD  $DEST[63:0] \leftarrow ZeroExtend(SRC[15:0])$ ;  $\text{DEST}[127:64] \leftarrow \text{ZeroExtend}(\text{SRC}[31:16])$ ;

Packed Zero Extend DWORD to OWORD  $DEST[63:0] \leftarrow ZeroExtend(SRC[31:0])$ ;  $DEST[127:64] \leftarrow ZeroExtend(SRC[63:32])$ ;

## **VPMOVZXBW**

Packed\_Zero\_Extend\_BYTE\_to\_WORD() DEST[255:128]  $\leftarrow 0$ 

#### **VPMOVZXBD**

Packed Zero Extend BYTE to DWORD() DEST[255:128]  $\leftarrow 0$ 

#### **VPMOVZXBQ**

Packed\_Zero\_Extend\_BYTE\_to\_QWORD() DEST[255:128]  $\leftarrow 0$ 

## **VPMOVZXWD**

Packed\_Zero\_Extend\_WORD\_to\_DWORD()  $DEF[T255:128] \leftarrow 0$ 

#### **VPMOVZXWQ**

Packed Zero Extend WORD to OWORD()  $DEF[T255:128] \leftarrow 0$ 

#### **VPMOVZXDQ**

Packed\_Zero\_Extend\_DWORD\_to\_QWORD()  $DEF[T255:128] \leftarrow 0$ 

#### **PMOVZXBW**

Packed\_Zero\_Extend\_BYTE\_to\_WORD() DEST[255:128] (Unmodified)

#### **PMOVZXBD**

Packed Zero Extend BYTE to DWORD() DEST[255:128] (Unmodified)

#### **PMOVZXBQ**

Packed Zero Extend BYTE to QWORD() DEST[255:128] (Unmodified)

#### **PMOVZXWD**

Packed\_Zero\_Extend\_WORD\_to\_DWORD() DEST[255:128] (Unmodified)

#### **PMOVZXWQ**

Packed Zero Extend WORD to QWORD() DEST[255:128] (Unmodified)

#### **PMOVZXDQ**

Packed Zero Extend DWORD to QWORD() DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

PMOVZXBW \_m128i \_mm\_ cvtepu8\_epi16 ( \_m128i a);

PMOVZXBD \_\_m128i \_mm\_ cvtepu8\_epi32 ( \_\_m128i a);

PMOVZXBQ \_\_m128i \_mm\_ cvtepu8\_epi64 ( \_\_m128i a);

PMOVZXWD \_m128i \_mm\_ cvtepu16\_epi32 ( \_m128i a);

PMOVZXWQ  $m128i$  mm cvtepu16 epi64 ( $m128i$  a);

PMOVZXDQ \_\_m128i \_mm\_ cvtepu32\_epi64 ( \_\_m128i a);

## INSTRUCTION SET REFERENCE

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 5; additionally  $\#UD$  If VEX.L = 1. If VEX.vvvv != 1111B.



# PMULHUW - Multiply Packed Unsigned Integers and Store High Result

## **Description**

Performs a SIMD unsigned multiply of the packed unsigned word integers in the first source operand and the second source operand, and stores the high 16 bits of each 32-bit intermediate results in the destination operand.

The second source operand is an XMM register or a 128-bit memory location. The destination operand and first source operands are XMM registers.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### **Operation**

#### **PMULHUW (VEX.128 encoded version)**

TEMP0[31:0]  $\leftarrow$  SRC1[15:0] \* SRC2[15:0] TEMP1[31:0]  $\leftarrow$  SRC1[31:16] \* SRC2[31:16] TEMP2[31:0]  $\leftarrow$  SRC1[47:32] \* SRC2[47:32] TEMP3[31:0]  $\leftarrow$  SRC1[63:48] \* SRC2[63:48] TEMP4[31:0]  $\leftarrow$  SRC1[79:64] \* SRC2[79:64] TEMP5[31:0]  $\leftarrow$  SRC1[95:80] \* SRC2[95:80] TEMP6[31:0]  $\leftarrow$  SRC1[111:96] \* SRC2[111:96] TEMP7[31:0]  $\leftarrow$  SRC1[127:112] \* SRC2[127:112]  $DEST[15:0] \leftarrow TEMP0[31:16]$  $DEST[31:16] \leftarrow \text{TEMP1}[31:16]$  $DEST[47:32] \leftarrow \text{TEMP2}[31:16]$  $DEST[63:48] \leftarrow \text{TEMP3}[31:16]$  $DEST[79:64] \leftarrow \text{TEMP4}[31:16]$  $DES[T[95:80] \leftarrow TEMP5[31:16]$ 

 $DEF[111:96] \leftarrow \text{TEMP6}[31:16]$  $DEF[127:112] \leftarrow \text{TEMP7}[31:16]$  $DEFST[255:128] \leftarrow 0$ 

## **PMULHUW (128-bit Legacy SSE version)**

TEMP0[31:0]  $\leftarrow$  DEST[15:0] \* SRC[15:0] TEMP1[31:0]  $\leftarrow$  DEST[31:16] \* SRC[31:16] TEMP2[31:0]  $\leftarrow$  DEST[47:32] \* SRC[47:32] TEMP3[31:0]  $\leftarrow$  DEST[63:48] \* SRC[63:48] TEMP4[31:0]  $\leftarrow$  DEST[79:64] \* SRC[79:64] TEMP5[31:0]  $\leftarrow$  DEST[95:80] \* SRC[95:80] TEMP6[31:0]  $\leftarrow$  DEST[111:96] \* SRC[111:96] TEMP7[31:0]  $\leftarrow$  DEST[127:112] \* SRC[127:112]  $\text{DEF15:0}$   $\leftarrow$  TEMP0[31:16]  $DEST[31:16] \leftarrow TEMP1[31:16]$  $DEST[47:32] \leftarrow \text{TEMP2}[31:16]$  $DEST[63:48] \leftarrow TEMP3[31:16]$  $DEST[79:64] \leftarrow TEMP4[31:16]$  $DEST[95:80] \leftarrow \text{TEMP5}[31:16]$  $DEF[111:96] \leftarrow \text{TEMP6}[31:16]$  $DEF[127:112] \leftarrow \text{TEMP7}[31:16]$ DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PMULHUW \_\_m128i \_mm\_mulhi\_epu16 ( \_\_m128i a, \_\_m128i b)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX  $I = 1$ 



# PMULHRSW - Multiply Packed Unsigned Integers with Round and Shift

## **Description**

PMULHRSW multiplies vertically each signed 16-bit integer from the first source operand with the corresponding signed 16-bit integer of the second source operand, producing intermediate, signed 32-bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand. The first source and destination operands are XMM registers. The second source operand is an XMM register or 128-bit memory location.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

#### **VPMULHRSW (VEX.128 encoded version)**

```
temp0[31:0] \leftarrow INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp1[31:0] \leftarrow INT32 ((SRC1[31:16] * SRC2[31:16]) >>14) + 1
temp2[31:0] \leftarrow INT32 ((SRC1[47:32] * SRC2[47:32]) >>14) + 1
temp3[31:0] \leftarrow INT32 ((SRC1[63:48] * SRC2[63:48]) >>14) + 1
temp4[31:0] \leftarrow INT32 ((SRC1[79:64] * SRC2[79:64]) >>14) + 1
temp5[31:0] \leftarrow INT32 ((SRC1[95:80] * SRC2[95:80]) >>14) + 1
temp6[31:0] \leftarrow INT32 ((SRC1[111:96] * SRC2[111:96]) >>14) + 1
temp7[31:0] \leftarrow INT32 ((SRC1[127:112] * SRC2[127:112) >>14) + 1
DEST[15:0] \leftarrow temp0[16:1]DEST[31:16] \leftarrow \text{temp1}[16:1]DEST[47:32] \leftarrow temp2[16:1]
```

```
DES T[63:48] \leftarrow temp3[16:1]DEST[79:64] \leftarrow temp4[16:1]DES:T[95:80] \leftarrow temp5[16:11]DEF[T[111:96] \leftarrow temp6[16:1]DEST[127:112] \leftarrow temp7[16:1]DEF[T255:128] \leftarrow 0
```
#### **PMULHRSW (128-bit Legacy SSE version)**

```
temp0[31:0] \leftarrow INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1
temp1[31:0] \leftarrow INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1
temp2[31:0] \leftarrow INT32 ((DEST[47:32] * SRC[47:32]) >>14) + 1
temp3[31:0] \leftarrow INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1
temp4[31:0] \leftarrow INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1
temp5[31:0] \leftarrow INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1
temp6[31:0] \leftarrow INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1
temp7[31:0] \leftarrow INT32 ((DEST[127:112] * SRC[127:112) >>14) + 1
DES T[15:0] \leftarrow temp0[16:1]DEST[31:16] \leftarrow temp1[16:1]DES T[47:32] \leftarrow temp2[16:1]DES T[63:48] \leftarrow temp3[16:1]DESTI79:641 \leftarrow \text{temp4}[16:11]DES[T[95:80] \leftarrow temp5[16:1]DEF[T[111:96] \leftarrow temp6[16:1]DEST[127:112] \leftarrow temp7[16:1]DEST[255:128] (Unmodified)
```
Intel C/C++ Compiler Intrinsic Equivalent

PMULHRSW \_\_m128i \_mm\_mulhrs\_epi16 (\_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX  $I = 1$ 



# PMULHW - Multiply Packed Integers and Store High Result

## **Description**

Performs a SIMD signed multiply of the packed signed word integers in the first source operand and the second source operand, and stores the high 16 bits of each intermediate 32-bit result in the destination operand. The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

## **PMULHW (VEX.128 encoded version)**

```
TEMP0[31:0] \leftarrow SRC1[15:0] * SRC2[15:0] (*Signed Multiplication*)
TEMP1[31:0] \leftarrow SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] \leftarrow SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] \leftarrow SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] \leftarrow SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] \leftarrow SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] \leftarrow SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] \leftarrow SRC1[127:112] * SRC2[127:112]
DEST[15:0] \leftarrow \text{TEMPO}[31:16]DEST[31:16] \leftarrow \text{TEMP1}[31:16]DEST[47:32] \leftarrow \text{TEMP2}[31:16]DEST[63:48] \leftarrow \text{TEMP3}[31:16]DEST[79:64] \leftarrow \text{TEMP4}[31:16]DEST[95:80] \leftarrow \text{TEMP5}[31:16]
```
 $DEF[111:96] \leftarrow \text{TEMP6}[31:16]$  $DEF[127:112] \leftarrow \text{TEMP7}[31:16]$  $DEFST[255:128] \leftarrow 0$ 

## **PMULHW (128-bit Legacy SSE version)**

TEMP0[31:0]  $\leftarrow$  DEST[15:0] \* SRC[15:0] (\*Signed Multiplication\*) TEMP1[31:0]  $\leftarrow$  DEST[31:16] \* SRC[31:16] TEMP2[31:0]  $\leftarrow$  DEST[47:32] \* SRC[47:32] TEMP3[31:0]  $\leftarrow$  DEST[63:48] \* SRC[63:48] TEMP4[31:0]  $\leftarrow$  DEST[79:64] \* SRC[79:64] TEMP5[31:0]  $\leftarrow$  DEST[95:80] \* SRC[95:80] TEMP6[31:0]  $\leftarrow$  DEST[111:96] \* SRC[111:96] TEMP7[31:0]  $\leftarrow$  DEST[127:112] \* SRC[127:112]  $\text{DEF15:0}$   $\leftarrow$  TEMP0[31:16]  $DEST[31:16] \leftarrow TEMP1[31:16]$  $DEST[47:32] \leftarrow \text{TEMP2}[31:16]$  $DEST[63:48] \leftarrow TEMP3[31:16]$  $DEST[79:64] \leftarrow TEMP4[31:16]$  $DEST[95:80] \leftarrow \text{TEMP5}[31:16]$  $DEF[111:96] \leftarrow \text{TEMP6}[31:16]$  $DEF[127:112] \leftarrow \text{TEMP7}[31:16]$ DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PMULHW \_\_m128i \_mm\_mulhi\_epi16 ( \_\_m128i a, \_\_m128i b)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX  $I = 1$ 



# PMULLW/PMULLD - Multiply Packed Integers and Store Low Result

## **Description**

Performs a SIMD signed multiply of the packed signed word (dword) integers in the first source operand and the second source operand and stores the low 16(32) bits of each intermediate 32-bit(64-bit) result in the destination operand. (Figure 4-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B,shows this operation when using 64-bit operands.) The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

## **VPMULLD (VEX.128 encoded version)**

Temp0[63:0]  $\leftarrow$  SRC1[31:0] \* SRC2[31:0] Temp1[63:0]  $\leftarrow$  SRC1[63:32] \* SRC2[63:32] Temp2[63:0]  $\leftarrow$  SRC1[95:64] \* SRC2[95:64] Temp3[63:0]  $\leftarrow$  SRC1[127:96] \* SRC2[127:96]  $DEST[31:0] \leftarrow Temp0[31:0]$  $DESTI63:321 \leftarrow Temp1[31:01]$  $DES T[95:64] \leftarrow Temp2[31:0]$  $DEST[127:96] \leftarrow Temp3[31:0]$  $DEF[T255:128] \leftarrow 0$ 

## **PMULLD (128-bit Legacy SSE version)**

Temp0[63:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0] Temp1[63:0]  $\leftarrow$  DEST[63:32] \* SRC[63:32] Temp2[63:0]  $\leftarrow$  DEST[95:64] \* SRC[95:64] Temp3[63:0]  $\leftarrow$  DEST[127:96] \* SRC[127:96]  $DEST[31:0] \leftarrow Temp0[31:0]$  $DES T[63:32] \leftarrow Temp1[31:0]$  $DES[T[95:64] \leftarrow Temp2[31:0]$  $DEST[127:96] \leftarrow Temp3[31:0]$ DEST[255:128] (Unmodified)

## **VPMULLW (VEX.128 encoded version)**

Temp0[31:0]  $\leftarrow$  SRC1[15:0] \* SRC2[15:0] Temp1[31:0] Å SRC1[31:16] \* SRC2[31:16] Temp2[31:0]  $\leftarrow$  SRC1[47:32] \* SRC2[47:32] Temp3[31:0]  $\leftarrow$  SRC1[63:48] \* SRC2[63:48] Temp4[31:0]  $\leftarrow$  SRC1[79:64] \* SRC2[79:64] Temp5[31:0]  $\leftarrow$  SRC1[95:80] \* SRC2[95:80] Temp6[31:0]  $\leftarrow$  SRC1[111:96] \* SRC2[111:96] Temp7[31:0]  $\leftarrow$  SRC1[127:112] \* SRC2[127:112]  $DEST[15:0] \leftarrow Temp0[15:0]$  $DEST[31:16] \leftarrow Temp1[15:0]$  $DES T[47:32] \leftarrow Temp2[15:0]$  $DES T[63:48] \leftarrow Temp3[15:0]$  $DEST[79:64] \leftarrow Temp4[15:0]$  $DES[T[95:80] \leftarrow Temp5[15:0]$  $DEST[111:96] \leftarrow Temp6[15:0]$  $DEST[127:112] \leftarrow Temp7[15:0]$  $DEF[T255:128] \leftarrow 0$ 

## **PMULLW (128-bit Legacy SSE version)**

 $Temp0[31:0] \leftarrow$  DEST[15:0] \* SRC[15:0] Temp1[31:0]  $\leftarrow$  DEST[31:16] \* SRC[31:16] Temp2[31:0]  $\leftarrow$  DEST[47:32] \* SRC[47:32] Temp3[31:0]  $\leftarrow$  DEST[63:48] \* SRC[63:48] Temp4[31:0]  $\leftarrow$  DEST[79:64] \* SRC[79:64] Temp5[31:0]  $\leftarrow$  DEST[95:80] \* SRC[95:80] Temp6[31:0]  $\leftarrow$  DEST[111:96] \* SRC[111:96] Temp7[31:0]  $\leftarrow$  DEST[127:112] \* SRC[127:112]  $\text{DEF}[15:0] \leftarrow \text{Temp0}[15:0]$  $DEST[31:16] \leftarrow Temp1[15:0]$  $DES T[47:32] \leftarrow Temp2[15:0]$  $DEST[63:48] \leftarrow Temp3[15:0]$  $DEST[79:64] \leftarrow Temp4[15:0]$  $DEST[95:80] \leftarrow Temp5[15:0]$  $DEST[111:96] \leftarrow Temp6[15:0]$  $DEST[127:112] \leftarrow Temp7[15:0]$  $DEF [127:96] \leftarrow Temp3[31:0];$ DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PMULLW \_\_m128i \_mm\_mullo\_epi16 ( \_\_m128i a, \_\_m128i b)

PMULLUD  $m128i$  mm mullo epi32( $m128i$  a,  $m128i$  b);

SIMD Floating-Point Exceptions

**None** 

#### Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMULUDQ - Multiply Packed Unsigned Doubleword Integers

# **Description**

Multiplies the first source operand by the second source operand and stores the result in the destination operand. The second source operand is two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The first source operand is two packed doubleword integers stored in the first and third doublewords of an XMM register. The destination contains two packed unsigned quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

## **VPMULUDQ (VEX.128 encoded version)**

 $DEST[63:0] \leftarrow SRC1[31:0] * SRC2[31:0]$  $\text{DEF127:}64$   $\leftarrow$  SRC1[95:64] \* SRC2[95:64]  $DEF[T255:128] \leftarrow 0$ 

## **PMULUDQ (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow$  DEST[31:0] \* SRC[31:0]  $\text{DEF}[127:64] \leftarrow \text{DEF}[95:64] * \text{SRC}[95:64]$ 

## DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PMULUDQ \_\_m128i \_mm\_mul\_epu32 ( \_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PMULDQ - Multiply Packed Doubleword Integers

## **Description**

Multiplies the first source operand by the second source operand and stores the result in the destination operand. The second source operand is two packed signed doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The first source operand is two packed signed doubleword integers stored in the first and third doublewords of an XMM register. The destination contains two packed signed quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

## **VPMULDQ (VEX.128 encoded version)**

 $DEST[63:0] \leftarrow SRC1[31:0] * SRC2[31:0]$  $\text{DEF127:}64$   $\leftarrow$  SRC1[95:64] \* SRC2[95:64]  $DEF[T255:128] \leftarrow 0$ 

## **PMULDQ (128-bit Legacy SSE version)**

 $\text{DEFI}[63:0] \leftarrow \text{DEFI}[31:0] * \text{SRC}[31:0]$  $\text{DEF}[127:64] \leftarrow \text{DEF}[95:64] * \text{SRC}[95:64]$ 

## DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PMULDQ \_\_m128i \_mm\_mul\_epi32( \_\_m128i a, \_\_m128i b);

SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.





## **Description**

Performs a bitwise logical OR operation on the second source operand and the first source operand and stores the result in the destination operand. The second source operand is an XMM register or a 128-bit memory location. The first source and destination operands can be XMM registers. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

**VPOR (VEX.128 encoded version)**  $DEST \leftarrow$  SRC1 OR SRC2  $DEF[T255:128] \leftarrow 0$ 

**POR (128-bit Legacy SSE version)**  $\text{DEF} \leftarrow \text{DIST OR SRC}$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

POR \_\_m128i \_mm\_or\_si128 ( \_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

none

Other Exceptions See Exceptions Type 4; additionally  $\#UD$  If VEX.LI = 1.



# PSADBW - Compute Sum of Absolute Differences

## **Description**

Computes the absolute value of the difference of packed groups of 8 unsigned byte integers from the second operand and from the first source operand. The first 8 differences are summed to produce an unsigned word integer that is stored in the low word of the destination; the second 8 differences are summed to produce an unsigned word in bit 79:64 of the destination. The remaining words of the destination are set to 0.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

**VPSADBW (VEX.128 encoded version)** TEMP0  $\leftarrow$  ABS(SRC1[7:0] - SRC2[7:0]) (\* Repeat operation for bytes 2 through 14 \*) TEMP15 Å ABS(SRC1[127:120] - SRC2[127:120]) DEST[15:0] ←SUM(TEMP0:TEMP7)  $DEF [63:16] \leftarrow 0000000000000H$  $\text{DEF179:}64$ ]  $\leftarrow$  SUM(TEMP8:TEMP15)  $DEF127:80$ ]  $\leftarrow$  00000000000  $DEFST[255:128] \leftarrow 0$ 

## **PSADBW (128-bit Legacy SSE version)**

TEMP0  $\leftarrow$  ABS(DEST[7:0] - SRC[7:0]) (\* Repeat operation for bytes 2 through 14 \*) TEMP15  $\leftarrow$  ABS(DEST[127:120] - SRC[127:120]) DEST[15:0] ←SUM(TEMP0:TEMP7)  $DEF [63:16] \leftarrow 0000000000000H$  $DEST[79:64] \leftarrow SUM(TEMP8:TEMP15)$  $DEF[127:80] \leftarrow 00000000000$ 

DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSADBW \_\_m128i \_mm\_sad\_epu8(\_\_m128i a, \_\_m128i b)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PSHUFB - Packed Shuffle Bytes

## **Description**

Shuffles bytes in the first source operand according to the shuffle control mask in the second source operand. The instruction permutes byte data in the first source operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte element in the shuffle control mask provides an index field to select the byte element in the first source operand. The index field is defined as the least significant 4 bits of each byte element of the shuffle control mask. The first source and destination operands are XMM registers. The second source operand is either an XMM register or a 128-bit memory location.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: The destination operand is the first operand, the first source operand is the second operand, the second source operand is the third operand. Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# **Operation**

## **VPSHUFB (VEX.128 encoded version)**

```
for i = 0 to 15 {
    if (SRC2[(i * 8)+7] == 1) then
         DEST[(i*8)+7...(i*8)+0] \leftarrow 0;else
         index[3..0] \leftarrow SRC2[(i*8)+3 .. (i*8)+0];
         DEST[(i*8)+7..(i*8)+0] \leftarrow \text{SRC1}[(index*8+7)..(index*8+0)];endif
}
DEF [255:128] \leftarrow 0
```
#### **PSHUFB (128-bit Legacy SSE version)**

```
for i = 0 to 15 {
   if (SRC[(i * 8)+7] == 1) then
         DEST[(i*8)+7...(i*8)+0] \leftarrow 0;else
         index[3..0] \leftarrow SRC[(i*8)+3 .. (i*8)+0];
         DEST[(i*8)+7..(i*8)+0] \leftarrow DEST[(index*8+7)..(index*8+0)];endif
}
DEST[255:128] (Unmodified)
```
Intel C/C++ Compiler Intrinsic Equivalent

PSHUFB \_\_m128i \_mm\_shuffle\_epi8(\_\_m128i a, \_\_m128i b)

# SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.



# PSHUFD - Shuffle Packed Doublewords

## **Description**

Copies doublewords from source operand and inserts them in the destination operand at the locations selected with the immediate control operand. [Figure 5-23](#page-493-0)  shows the operation of the PSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location in the destination operand. For example, bits 0 and 1 of the order operand select the contents of doubleword 0 of the destination operand. The encoding of bits 0 and 1 of the order operand (see the field encoding in [Figure 5-23\)](#page-493-0) determines which doubleword from the source operand will be copied to doubleword 0 of the destination operand.



Figure 5-23. PSHUFD Instruction Operation

<span id="page-493-0"></span>The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note

that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

#### **VPSHUFD (VEX.128 encoded version)**

 $\text{DEST}[31:0] \leftarrow (\text{SRC} \rightarrow (\text{ORDER}[1:0] \cdot 32))[31:0];$  $\text{DEST}[63:32] \leftarrow (\text{SRC} \rightarrow (\text{ORDER}[3:2] * 32))[31:0];$  $\text{DEST}[95:64] \leftarrow (\text{SRC} \rightarrow (\text{ORDER}[5:4] * 32))[31:0];$ DEST[127:96]  $\leftarrow$  (SRC >> (ORDER[7:6] \* 32))[31:0]; DEST[255:128]  $\leftarrow 0$ 

#### **PSHUFD (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow (\text{SRC} \rightarrow (\text{ORDER}[1:0] * 32))[31:0];$  $\text{DEST}[63:32] \leftarrow (\text{SRC} \rightarrow (\text{ORDER}[3:2] * 32))[31:0];$  $\text{DEST}[95:64] \leftarrow (\text{SRC} \rightarrow (\text{ORDER}[5:4] * 32))[31:0];$ DEST[127:96]  $\leftarrow$  (SRC >> (ORDER[7:6] \* 32))[31:0]; DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSHUFD \_\_m128i \_mm\_shuffle\_epi32(\_\_m128i a, int n)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If VFX vvvv  $I = 1111B$ .



# PSHUFHW - Shuffle Packed High Words

## **Description**

Copies words from the high quadword of the source operand and inserts them in the high quadword of the destination operand at word locations selected with the immediate operand. This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B. For the PSHUFHW instruction, each 2-bit field in the immediate operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the immediate operand fields select words (0, 1, 2 or 3) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.

The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## **Operation**

# **VPSHUFHW (VEX.128 encoded version)**  $DEST[63:0] \leftarrow SRC1[63:0]$  $\text{DEST}[79:64] \leftarrow (\text{SRC1} \gg (\text{imm}[1:0] * 16))$ [79:64] DEST[95:80]  $\leftarrow$  (SRC1 >> (imm[3:2] \* 16))[79:64] DEST[111:96]  $\leftarrow$  (SRC1 >> (imm[5:4] \* 16)][79:64]  $\text{DEF}[127:112] \leftarrow (\text{SRC1} \gg (\text{imm}[7:6] * 16))$ [79:64]

 $DEF[255:128] \leftarrow 0$ 

## **PSHUFHW (128-bit Legacy SSE version)**

 $DEST[63:0] \leftarrow SRC[63:0]$  $\text{DEST}[79:64] \leftarrow (\text{SRC} > \text{(imm}[1:0] * 16))[79:64]$  $\text{DEF}[95:80] \leftarrow (\text{SRC} \gg (\text{imm}[3:2] * 16))$ [79:64] DEST[111:96]  $\leftarrow$  (SRC >> (imm[5:4] \* 16))[79:64]  $\text{DEST}[127:112] \leftarrow (\text{SRC} > \text{(imm}[7:6] * 16))$ [79:64] DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSHUFHW \_\_m128i \_mm\_shufflehi\_epi16(\_\_m128i a, int n)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.vvvv := 1111B$ .



# PSHUFLW - Shuffle Packed Low Words

## **Description**

Copies words from the low quadword of the source operand and inserts them in the low quadword of the destination operand at word locations selected with the immediate operand. This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in [Figure 5-23](#page-493-0). For the PSHUFLW instruction, each 2-bit field in the immediate operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the immediate operand fields select words (0, 1, 2 or 3) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.

The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

## **VPSHUFLW (VEX.128 encoded version)**

 $\text{DEST}[15:0] \leftarrow (\text{SRC1} \gg (\text{imm}[1:0] \times 16))[15:0]$  $\text{DEST}[31:16] \leftarrow (\text{SRC1} > (\text{imm}[3:2] * 16))[15:0]$  $\text{DEF}[47:32] \leftarrow (\text{SRC1} \gg (\text{imm}[5:4] * 16))[15:0]$  $\text{DEST}[63:48] \leftarrow (\text{SRC1} \gg (\text{imm}[7:6] * 16))[15:0]$  $DEST[127:64] \leftarrow SRC[127:64]$  $DEFed 1255:1281 \div 0$ 

#### **PSHUFLW (128-bit Legacy SSE version)**

 $\text{DEST}[15:0] \leftarrow (\text{SRC} \gg (\text{imm}[1:0] \cdot 16))[15:0]$ DEST[31:16]  $\leftarrow$  (SRC >> (imm[3:2] \* 16))[15:0]  $\text{DEST}[47:32] \leftarrow (\text{SRC} > \text{(imm}[5:4] * 16))[15:0]$  $\text{DEST}[63:48] \leftarrow (\text{SRC} > (\text{imm}[7:6] * 16))[15:0]$  $DEST[127:64] \leftarrow$  SRC $[127:64]$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSHUFLW \_\_m128i \_mm\_shufflelo\_epi16(\_\_m128i a, int n)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1. If  $VEX.vvvv := 1111B$ .

# PSIGNB/PSIGNW/PSIGND - Packed SIGN



# Description

PSIGNB/PSIGNW/PSIGND negates each data element of the first source operand if the signed integer value of the corresponding data element in the second source operand is less than zero. If the signed integer value of a data element in the second source operand is positive, the corresponding data element in the first source operand is unchanged. If a data element in the second source operand is zero, the corresponding data element in the first source operand is set to zero.

PSIGNB operates on signed bytes. PSIGNW operates on 16-bit signed words. PSIGND operates on signed 32-bit integers.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

```
BYTE_SIGN(SRC1, SRC2)
   if (SRC2[7..0]<0)DEF[T...0] \leftarrow Neg(SRC1[7...0])else if(SRC2[7..0] == 0)
        DEST[7...0] \leftarrow 0
   else if(SRC2[7..0] > 0)
        DEF[T...0] \leftarrow SRC1[7...0]
Repeat operation for 2nd through 15th bytes
   if (SRC2[127..120]<0)
         \text{DEF}[127...120] \leftarrow \text{Neg}(\text{SRC}1[127...120])else if(SRC2[127.. 120] == 0)
        DEF[T127...120] \leftarrow 0else if(SRC2[127.. 120] > 0 )
         \text{DEF1}[127...120] \leftarrow \text{SRC}[127...120]WORD_SIGN(SRC1, SRC2)
   if (SRC2[15..0]<0)DEST[15...0] \leftarrow Neg(SRC1[15...0])else if(SRC2[15..0] = = 0 )
         DEF[T[15...0] \leftarrow 0else if(SRC2[15..0] > 0)
        DEF[T[15...0] \leftarrow SRC1[15...0]
Repeat operation for 2nd through 7th words
   if (SRC2[127..112]<0)
         DEF [127...112] \leftarrow Neg(SRC1[127...112])else if(SRC2[127.. 112] = 0)
         DEF[T[127...112] \leftarrow 0else if(SRC2[127.. 112] > 0 )
         DEF[127...112] \leftarrow SRC1[127...112]
DWORD_SIGN(SRC1, SRC2)
```

```
if (SRC2[31..0]<0)DEF[31...0] \leftarrow Neg(SRC1[31...0])else if(SRC2[31..0] == 0)
     DEST[31...0] \leftarrow 0
else if(SRC2[31..0] > 0 )
     DEF[31...0] \leftarrow SRC1[31...0]
```
#### INSTRUCTION SET REFERENCE

Repeat operation for 2nd through 3rd double words if  $(SRC2[127..96]<0$ )  $DEST[127...96] \leftarrow Neg(SRC1[127...96])$ else if(SRC2[127.. 96] =  $= 0$ )  $DEF127...96$ ]  $\leftarrow 0$ else if(SRC2[127.. 96] > 0 )  $DEF127...96$ ]  $\leftarrow$  SRC1[127...96]

#### **VPSIGNB (VEX.128 encoded version)**

 $DEF[127:0]$   $\leftarrow$  BYTE\_SIGN(SRC1, SRC2) DEST[255:128]  $\leftarrow 0$ 

## **PSIGNB (128-bit Legacy SSE version)**

 $DEF[127:0]$   $\leftarrow$  BYTE\_SIGN(DEST, SRC) DEST[255:128] (Unmodified)

#### **VPSIGNW (VEX.128 encoded version)**

 $DESTI127:0]$   $\leftarrow$  WORD SIGN(SRC1, SRC2) DEST[255:128]  $\leftarrow 0$ 

## **PSIGNW (128-bit Legacy SSE version)**

 $DEST[127:0]$   $\leftarrow$  WORD SIGN(DEST, SRC) DEST[255:128] (Unmodified)

## **VPSIGND (VEX.128 encoded version)**

DEST[127:0]  $\leftarrow$ DWORD\_SIGN(SRC1, SRC2) DEST[255:128]  $\leftarrow 0$ 

## **PSIGND (128-bit Legacy SSE version)**

DEST[127:0]  $\leftarrow$ DWORD\_SIGN(DEST, SRC) DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PSIGNB \_\_m128i \_mm\_sign\_epi8 (\_\_m128i a, \_\_m128i b)

PSIGNW  $m128i$  mm sign epi16 ( $m128i$  a,  $m128i$  b)

PSIGND  $\text{m128i mm sign }$ epi32 ( $\text{m128i a, m128i b}$ )

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.





## **Description**

Shifts the source operand to the left by the number of bytes specified in the count operand. The empty low-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s.

The source and destination operands are XMM registers. The count operand is an 8 bit immediate.

128-bit Legacy SSE version: The source and destination operands are the same. Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

**VPSLLDQ (VEX.128 encoded version)**  $TEMP \leftarrow COUNT$ IF (TEMP  $> 15$ ) THEN TEMP  $\leftarrow 16$ ; FI DEST  $\leftarrow$  SRC << (TEMP  $*$  8)  $DEF[T255:128] \leftarrow 0$ 

## **PSLLDQ(128-bit Legacy SSE version)**

 $TIME \leftarrow$  COUNT IF (TEMP  $> 15$ ) THEN TEMP  $\leftarrow 16$ ; FI  $\text{DEST} \leftarrow \text{DEST} \leftarrow (\text{TEMP} * 8)$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSLLDQ \_\_m128i \_mm\_slli\_si128 ( \_\_m128i a, int imm)
# SIMD Floating-Point Exceptions

None

# Other Exceptions





# PSRLDQ - Byte Shift Right

# **Description**

Shifts the source operand to the right by the number of bytes specified in the count operand. The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s.

The source and destination operands are XMM registers. The count operand is an 8 bit immediate.

128-bit Legacy SSE version: The source and destination operands are the same. Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD.

# **Operation**

**VPSRLDQ (VEX.128 encoded version)**  $TEMP \leftarrow COUNT$ IF (TEMP  $> 15$ ) THEN TEMP  $\leftarrow 16$ ; FI  $\text{DEST} \leftarrow \text{SRC} >> (\text{TEMP} * 8)$  $DEFST[255:128] \leftarrow 0$ 

# **PSRLDQ(128-bit Legacy SSE version)**

 $TEMP \leftarrow COUNT$ IF (TEMP  $> 15$ ) THEN TEMP  $\leftarrow 16$ ; FI  $\text{DEST} \leftarrow \text{DEST} >> (\text{TEMP} * 8)$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSRLDQ \_\_m128i \_mm\_srli\_si128 ( \_\_m128i a, int imm)

# SIMD Floating-Point Exceptions

None

# Other Exceptions



# PSLLW/PSLLD/PSLLQ - Bit Shift Left





## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the left by the number of bits specified in the count operand. As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s.

The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSLLW instruction shifts each of the words in the first source operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the first source operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the first source operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73 /6), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## **Operation**

**LOGICAL\_LEFT\_SHIFT\_WORDS(SRC, COUNT\_SRC)** COUNT  $\leftarrow$  COUNT\_SRC[63:0]; IF  $(COUNT > 15)$ **THEN** DEST[127:0] Å 00000000000000000000000000000000H ELSE  $\text{DEF}[15:0] \leftarrow \text{ZeroExtend}(\text{SRC}[15:0] \leftarrow \text{COUNT});$ 

#### INSTRUCTION SET REFERENCE

(\* Repeat shift operation for 2nd through 7th words \*)  $\text{DEF1}[127:112] \leftarrow \text{ZeroExtend}(\text{SRC}[127:112] \leftarrow \text{COUNT});$ FI;

#### **LOGICAL\_LEFT\_SHIFT\_DWORDS(SRC, COUNT\_SRC)**

COUNT  $\leftarrow$  COUNT SRC[63:0];

IF  $(COUNT > 31)$ 

**THEN** 

DEST[127:0] Å 00000000000000000000000000000000H ELSE

 $\text{DEF}[31:0] \leftarrow \text{ZeroExtend}(\text{SRC}[31:0] \leftarrow \text{COUNT});$ 

(\* Repeat shift operation for 2nd through 3rd words \*)

 $\text{DEST}[127:96] \leftarrow \text{ZeroExtend}(\text{SRC}[127:96] \leftarrow \text{COUNT});$ 

FI;

## **LOGICAL\_LEFT\_SHIFT\_QWORDS(SRC, COUNT\_SRC)**

COUNT  $\leftarrow$  COUNT SRC[63:0];

IF  $(COUNT > 63)$ 

**THEN** 

DEST[127:0] Å 00000000000000000000000000000000H **ELSE** 

 $\text{DEF1}[63:0] \leftarrow \text{ZeroExtend}(\text{SRC}[63:0] \leftarrow \text{COUNT});$ 

DEST[127:64]  $\leftarrow$  ZeroExtend(SRC[127:64] << COUNT);  $FI<sub>5</sub>$ 

## **VPSLLW (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_WORDS(SRC1, SRC2)  $DEF[T255:128] \leftarrow 0$ 

## **VPSLLW (xmm, imm8)**

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_WORDS(SRC1, imm8)  $DEFST[255:128] \leftarrow 0$ 

## **PSLLW (xmm, xmm, xmm/m128)**

 $DEFI[127:0] \leftarrow$  LOGICAL\_LEFT\_SHIFT\_WORDS(DEST, SRC) DEST[255:128] (Unmodified)

## **PSLLW (xmm, imm8)**

 $DEFI[127:0] \leftarrow$  LOGICAL\_LEFT\_SHIFT\_WORDS(DEST, imm8) DEST[255:128] (Unmodified)

## **VPSLLD (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_DWORDS(SRC1, SRC2)

## $DEF[T255:128] \leftarrow 0$

## **VPSLLD (xmm, imm8)**

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_DWORDS(SRC1, imm8)  $DEF[T255:128] \leftarrow 0$ 

## **PSLLD (xmm, xmm, xmm/m128)**

 $DEFI[127:0] \leftarrow$  LOGICAL\_LEFT\_SHIFT\_DWORDS(DEST, SRC) DEST[255:128] (Unmodified)

## **PSLLD (xmm, imm8)**

 $DEFI[127:0] \leftarrow LOGICAL LEFT SHIFT DWORDS(DEST, imm8)$ DEST[255:128] (Unmodified)

## **VPSLLQ (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_QWORDS(SRC1, SRC2)  $DEF[T255:128] \leftarrow 0$ 

## **VPSLLQ (xmm, imm8)**

 $DEFIDEST[127:0] \leftarrow LOGICAL LEFT SHIFTOWORDS(SRC1, imm8)$  $DEFST[255:128] \leftarrow 0$ 

## **PSLLQ (xmm, xmm, xmm/m128)**

 $DEFI[127:0] \leftarrow$  LOGICAL\_LEFT\_SHIFT\_OWORDS(DEST, SRC) DEST[255:128] (Unmodified)

## **PSLLQ (xmm, imm8)**

 $DEFI[127:0] \leftarrow$  LOGICAL\_LEFT\_SHIFT\_QWORDS(DEST, imm8) DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PSLLW \_\_m128i \_mm\_slli\_epi16 (\_\_m128i m, int count)

PSLLW \_\_m128i \_mm\_sll\_epi16 (\_\_m128i m, \_\_m128i count)

PSLLD \_\_m128i \_mm\_slli\_epi32 (\_\_m128i m, int count)

PSLLD \_\_m128i \_mm\_sll\_epi32 (\_\_m128i m, \_\_m128i count)

PSLLQ m128i mm slli epi64 ( $m128$ i m, int count)

PSLLQ \_\_m128i \_mm\_sll\_epi64 (\_\_m128i m, \_\_m128i count)

# INSTRUCTION SET REFERENCE

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.  $\#UD$  If VEX.L I= 1.





# Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the right by the number of bits specified in the count operand. As the bits in the data elements are shifted left, the empty high-order bits are filled with the initial value of the sign bit of the data. If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is filled with the initial value of the sign bit.

The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRAW instruction shifts each of the words in the first source operand to the right by the number of bits specified in the count operand; the PSRAD instruction shifts each of the doublewords in the first source operand; and the PSRAQ instruction shifts the quadword (or quadwords) in the first source operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged. : Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73 /4), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD. : Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## **Operation**

## **ARITHMETIC\_RIGHT\_SHIFT\_WORDS(SRC, COUNT\_SRC)**

COUNT  $\leftarrow$  COUNT SRC[63:0]; IF (COUNT  $> 15$ ) **THEN** COUNT  $\leftarrow$  16 FI DEST[15:0]  $\leftarrow$  SignExtend(SRC[15:0] >> COUNT); (\* Repeat shift operation for 2nd through 7th words \*)  $\text{DEF}[127:112] \leftarrow \text{SignExtend}(\text{SRC}[127:112] \rightarrow \text{COUNT});$ 

## **ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(SRC, COUNT\_SRC)**

COUNT  $\leftarrow$  COUNT SRC[63:0]; IF  $(COUNT > 31)$ **THEN** COUNT  $\leftarrow$  32 FI  $DEST[31:0] \leftarrow SignExtend(SRC[31:0] \rightarrow COUNT);$ (\* Repeat shift operation for 2nd through 3rd words \*) DEST[127:96]  $\leftarrow$  SignExtend(SRC[127:96] >> COUNT);

## **VPSRAW (xmm, xmm, xmm/m128)**

 $DEF[127:0] \leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_WORDS(SRC1, SRC2)  $DEF[T255:128] \leftarrow 0$ 

## **VPSRAW (xmm, imm8)**

 $DEF[127:0] \leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_WORDS(SRC1, imm8)  $DEF[T255:128] \leftarrow 0$ 

## **PSRAW (xmm, xmm, xmm/m128)**

 $DEF[127:0] \leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_WORDS(DEST, SRC) DEST[255:128] (Unmodified)

## **PSRAW (xmm, imm8)**

 $DEF[127:0] \leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_WORDS(DEST, imm8) DEST[255:128] (Unmodified)

## **VPSRAD (xmm, xmm, xmm/m128)**

 $DEF[127:0] \leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(SRC1, SRC2)  $DEFST[255:128] \leftarrow 0$ 

#### **VPSRAD (xmm, imm8)**

DEST[127:0] ← ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(SRC1, imm8)  $DEFST[255:128] \leftarrow 0$ 

## **PSRAD (xmm, xmm, xmm/m128)**

 $DEF[127:0] \leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(DEST, SRC) DEST[255:128] (Unmodified)

#### **PSRAD (xmm, imm8)**

 $DEF1127:0$   $\leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(DEST, imm8) DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PSRAW \_\_m128i \_mm\_srai\_epi16 (\_\_m128i m, int count)

PSRAW  $m128i$  mm sra epi16 ( $m128i$  m,  $m128i$  count)

PSRAD \_\_m128i \_mm\_srai\_epi32 (\_\_m128i m, int count)

PSRAD \_\_m128i \_mm\_sra\_epi32 (\_\_m128i m, \_\_m128i count)

## SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.  $\#UD$  If VEX.L = 1.



# PSRLW/PSRLD/PSRLQ - Shift Packed Data Right Logical



# Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the first source operand to the right by the number of bits specified in the count operand. As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s.

The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRLW instruction shifts each of the words in the first source operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the first source operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the first source operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73 /2), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## **Operation**

**LOGICAL\_RIGHT\_SHIFT\_WORDS(SRC, COUNT\_SRC)** COUNT  $\leftarrow$  COUNT SRC[63:0]; IF  $(COUNT > 15)$ **THEN** DEST[127:0] Å 00000000000000000000000000000000H ELSE  $\text{DEST}[15:0] \leftarrow \text{ZeroExtend}(\text{SRC}[15:0] \rightarrow \text{COUNT});$ 

(\* Repeat shift operation for 2nd through 7th words \*)  $\text{DEF}[127:112] \leftarrow \text{ZeroExtend}(\text{SRC}[127:112] \rightarrow \text{COUNT});$ FI;

## **LOGICAL\_RIGHT\_SHIFT\_DWORDS(SRC, COUNT\_SRC)**

COUNT  $\leftarrow$  COUNT SRC[63:0]; IF  $(COUNT > 31)$ **THEN** DEST[127:0] Å 00000000000000000000000000000000H ELSE  $\text{DEF}[31:0] \leftarrow \text{ZeroExtend}(\text{SRC}[31:0] \gtgt; \text{COUNT});$ (\* Repeat shift operation for 2nd through 3rd words \*)  $\text{DEST}[127:96] \leftarrow \text{ZeroExtend}(\text{SRC}[127:96] \gtgt; \text{COUNT});$ FI;

## **LOGICAL\_RIGHT\_SHIFT\_QWORDS(SRC, COUNT\_SRC)**

COUNT  $\leftarrow$  COUNT SRC[63:0]; IF  $(COUNT > 63)$ **THEN** DEST[127:0] Å 00000000000000000000000000000000H ELSE  $DEST[63:0] \leftarrow ZeroExtend(SRC[63:0] \rightarrow COUNT);$  $\text{DEST}[127:64] \leftarrow \text{ZeroExtend}(\text{SRC}[127:64] \rightarrow \text{COUNT});$  $FI<sub>5</sub>$ 

## **VPSRLW (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(SRC1, SRC2)  $DEF[T255:128] \leftarrow 0$ 

## **VPSRLW (xmm, imm8)**

 $DEF[127:0] \leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(SRC1, imm8)  $DEFST[255:128] \leftarrow 0$ 

## **PSRLW (xmm, xmm, xmm/m128)**

 $DEF[127:0] \leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(DEST, SRC) DEST[255:128] (Unmodified)

## **PSRLW (xmm, imm8)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(DEST, imm8) DEST[255:128] (Unmodified)

## **VPSRLD (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_DWORDS(SRC1, SRC2)

#### INSTRUCTION SET REFERENCE

## $DEF[255:128] \leftarrow 0$

## **VPSRLD (xmm, imm8)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_DWORDS(SRC1, imm8)  $DEFST[255:128] \leftarrow 0$ 

## **PSRLD (xmm, xmm, xmm/m128)**

 $DEF[127:0] \leftarrow$  LOGICAL\_RIGHT\_SHIFT\_DWORDS(DEST, SRC) DEST[255:128] (Unmodified)

#### **PSRLD (xmm, imm8)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_DWORDS(DEST, imm8) DEST[255:128] (Unmodified)

## **VPSRLQ (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_OWORDS(SRC1, SRC2)  $DEFST[255:128] \leftarrow 0$ 

## **VPSRLQ (xmm, imm8)**

 $DEF[127:0] \leftarrow$  LOGICAL\_RIGHT\_SHIFT\_QWORDS(SRC1, imm8)  $DEFST[255:128] \leftarrow 0$ 

## **PSRLQ (xmm, xmm, xmm/m128)**

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_OWORDS(DEST, SRC) DEST[255:128] (Unmodified)

#### **PSRLQ (xmm, imm8)**

 $DEF[127:0] \leftarrow$  LOGICAL\_RIGHT\_SHIFT\_QWORDS(DEST, imm8) DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

PSRLW \_\_m128i \_mm\_srli\_epi16 (\_\_m128i m, int count)

PSRLW  $m128i$  mm srl epi16 ( $m128i$  m,  $m128i$  count)

PSRLD \_\_m128i \_mm\_srli\_epi32 (\_\_m128i m, int count)

PSRLD \_\_m128i \_mm\_srl\_epi32 (\_\_m128i m, \_\_m128i count)

PSRLQ m128i mm srli epi64 ( $m128$ i m, int count)

PSRLQ \_\_m128i \_mm\_srl\_epi64 (\_\_m128i m, \_\_m128i count)

# SIMD Floating-Point Exceptions

None

# Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.  $\#UD$  If VEX.L = 1.

# PTEST- Packed Bit Test



# Description

PTEST and VPTEST set the ZF flag if all bits in the result are 0 of the bitwise AND of the first source operand (first operand) and the second source operand (second operand). VPTEST sets the CF flag if all bits in the result are 0 of the bitwise AND of the second source operand (second operand) and the logical NOT of the destination operand.

VTESTPS performs a bitwise comparison of all the sign bits of the packed singleprecision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND of the inverted source sign bits with the dest sign bits produces all zeros the CF is set else the CF is clear.

VTESTPD performs a bitwise comparison of all the sign bits of the double-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the inverted source sign bits with the dest sign bits produces all zeros the CF is set else the CF is clear.

The first source register is specified by the ModR/M *reg* field.

VEX.256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

128-bit version: The first source register is an XMM register. The second source register can be an XMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

## **Operation**

#### **VPTEST (VEX.256 encoded version)**

IF (SRC[255:0] BITWISE AND DEST[255:0] == 0) THEN ZF  $\leftarrow$  1; ELSE ZF  $\leftarrow$  0; IF (SRC[255:0] BITWISE AND NOT DEST[255:0] == 0) THEN CF  $\leftarrow$  1; ELSE CF  $\leftarrow$  0; DEST (unmodified)  $AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow 0;$ 

#### **PTEST (128-bit versions)**

IF (SRC[127:0] BITWISE AND DEST[127:0] == 0) THEN  $ZF \leftarrow 1$ : ELSE ZF  $\leftarrow$  0; IF (SRC[127:0] BITWISE AND NOT DEST[127:0] == 0) THEN CF  $\leftarrow$  1; ELSE CF  $\leftarrow$  0: DEST (unmodified)  $AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow 0;$ 

## **VTESTPS (VEX.256 encoded version)**

TEMP[255:0]  $\leftarrow$  SRC[255:0] AND DEST[255:0]

```
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127]= TEMP[160] =TEMP[191] = TEMP[224] = 
TEMP[255] = 0THEN ZF \leftarrow1;
   ELSE ZF \leftarrow 0:
TEMP[255:0] \leftarrow SRC[255:0] AND NOT DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127]= TEMP[160] =TEMP[191] = TEMP[224] = 
TEMP[255] = 0THEN CF \leftarrow1;
   ELSE CF \leftarrow 0;
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow 0;
```
## **VTESTPD (VEX.256 encoded version)**

TEMP[255:0]  $\leftarrow$  SRC[255:0] AND DEST[255:0] IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0) THEN ZF  $\leftarrow$ 1; ELSE ZF  $\leftarrow$  0;

TEMP[255:0]  $\leftarrow$  SRC[255:0] AND NOT DEST[255:0] IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0) THEN CF  $\leftarrow$ 1; ELSE CF  $\leftarrow$  0; DEST (unmodified)  $AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow 0;$ 

Intel C/C++ Compiler Intrinsic Equivalent

```
VPTEST
```

```
int _mm256_testz_si256 (__m256i s1, __m256i s2);
```
- int  $mm256$  testc si256 ( $m256$  s1,  $m256$ i s2);
- int \_mm256\_testnzc\_si256 (\_\_m256i s1, \_\_m256i s2);
- int \_mm\_testz\_si128 (\_\_m128i s1, \_\_m128i s2);
- int mm testc  $si128$  ( $ml28i$  s1,  $ml28i$  s2);
- int \_mm\_testnzc\_si128 (\_\_m128i s1, \_\_m128i s2);

#### **VTESTPS**

- int  $mm256$  testz ps ( $m256$  s1,  $m256$  s2);
- int \_mm256\_testc\_ps (\_\_m256 s1, \_\_m256 s2);
- int \_mm256\_testnzc\_ps (\_\_m256 s1, \_\_m128 s2);
- int \_mm\_testz\_ps (\_\_m128 s1, \_\_m128 s2);
- int \_mm\_testc\_ps (\_\_m128 s1, \_\_m128 s2);
- int \_mm\_testnzc\_ps (\_\_m128 s1, \_\_m128 s2);

## VTESTPD

- int \_mm256\_testz\_pd (\_\_m256d s1, \_\_m256d s2);
- int \_mm256\_testc\_pd (\_\_m256d s1, \_\_m256d s2);
- int \_mm256\_testnzc\_pd (\_\_m256d s1, \_\_m256d s2);
- int \_mm\_testz\_pd (\_\_m128d s1, \_\_m128d s2);
- int \_mm\_testc\_pd (\_\_m128d s1, \_\_m128d s2);
- int \_mm\_testnzc\_pd (\_\_m128d s1, \_\_m128d s2);

## SIMD Floating-Point Exceptions

## None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX. vvvv ! = 1111.

# PSUBB/PSUBW/PSUBD/PSUBQ -Packed Integer Subtract



# Description

Subtracts the packed byte, word, doubleword, or quadword integers in the second source operand from the first source operand and stores the result in the destination operand. The second source operand is an XMM register or an 128-bit memory location. The first source operand and destination operands are XMM registers. When a

result is too large to be represented in the 8/16/32/64 integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

## **VPSUBB (VEX.128 encoded version)**

 $\text{DEF}[7:0] \leftarrow \text{SRC1}[7:0] - \text{SRC2}[7:0]$  $\text{DEF}[15:8] \leftarrow \text{SRC1}[15:8] - \text{SRC2}[15:8]$  $DEST[23:16] \leftarrow$  SRC1[23:16]-SRC2[23:16]  $DEST[31:24] \leftarrow$  SRC1[31:24]-SRC2[31:24] DEST[39:32] Å SRC1[39:32]-SRC2[39:32]  $\text{DEF}[47:40] \leftarrow \text{SRC1}[47:40] - \text{SRC2}[47:40]$  $DEST[55:48] \leftarrow$  SRC1[55:48]-SRC2[55:48]  $DEST[63:56] \leftarrow$  SRC1[63:56]-SRC2[63:56]  $\text{DEF}[71:64] \leftarrow \text{SRC1}[71:64] - \text{SRC2}[71:64]$ DEST[79:72] Å SRC1[79:72]-SRC2[79:72] DEST[87:80] Å SRC1[87:80]-SRC2[87:80] DEST[95:88] Å SRC1[95:88]-SRC2[95:88] DEST[103:96] Å SRC1[103:96]-SRC2[103:96]  $\text{DEF111:104}$   $\leftarrow$  SRC1[111:104]-SRC2[111:104] DEST[119:112] ← SRC1[119:112]-SRC2[119:112] DEST[127:120] Å SRC1[127:120]-SRC2[127:120]  $DEST[255:128] \leftarrow 0$ 

## **PSUBB (128-bit Legacy SSE version)**

```
\text{DEF}[7:0] \leftarrow \text{DEF}[7:0] - \text{SRC}[7:0]\text{DEF}[15:8] \leftarrow \text{DEF}[15:8] - \text{SRC}[15:8]\text{DEF}[23:16] \leftarrow \text{DEF}[23:16] - \text{SRC}[23:16]\text{DEF}[31:24] \leftarrow \text{DEF}[31:24] - \text{SRC}[31:24]DEST[39:32] Å DEST[39:32]-SRC[39:32]
\text{DEST}[47:40] \leftarrow \text{DEST}[47:40] - \text{SRC}[47:40]DEST[55:48] \leftarrow DEST[55:48]-SRC[55:48]
DEST[63:56] \leftarrow DEST[63:56]-SRC[63:56]
\text{DEF}[71:64] \leftarrow \text{DEF}[71:64] - \text{SRC}[71:64]DEST[79:72] Å DEST[79:72]-SRC[79:72]
```
DEST[87:80] Å DEST[87:80]-SRC[87:80] DEST[95:88] Å DEST[95:88]-SRC[95:88] DEST[103:96] ← DEST[103:96]-SRC[103:96] DEST[111:104] ← DEST[111:104]-SRC[111:104] DEST[119:112] Å DEST[119:112]-SRC[119:112] DEST[127:120] Å DEST[127:120]-SRC[127:120] DEST[255:128] (Unmodified)

## **VPSUBW (VEX.128 encoded version)**

 $\text{DEF15:0}$   $\leftarrow$  SRC1[15:0]-SRC2[15:0] DEST[31:16] Å SRC1[31:16]-SRC2[31:16] DEST[47:32] Å SRC1[47:32]-SRC2[47:32]  $DEST[63:48] \leftarrow$  SRC1[63:48]-SRC2[63:48] DEST[79:64] ← SRC1[79:64]-SRC2[79:64] DEST[95:80] Å SRC1[95:80]-SRC2[95:80] DEST[111:96] ← SRC1[111:96]-SRC2[111:96]  $\text{DEF1}[127:112] \leftarrow \text{SRC1}[127:112] - \text{SRC2}[127:112]$  $DEFST[255:128] \leftarrow 0$ 

## **PSUBW (128-bit Legacy SSE version)**

 $DEF15:01 \leftarrow$  DEST $[15:01$ -SRC $[15:01]$  $\text{DEF1:16}$   $\leftarrow$  DEST[31:16]-SRC[31:16]  $DEST[47:32] \leftarrow$  DEST[47:32]-SRC[47:32]  $DEST[63:48] \leftarrow$  DEST $[63:48]$ -SRC $[63:48]$ DEST[79:64] Å DEST[79:64]-SRC[79:64] DEST[95:80] Å DEST[95:80]-SRC[95:80] DEST[111:96] ← DEST[111:96]-SRC[111:96] DEST[127:112] Å DEST[127:112]-SRC[127:112] DEST[255:128] (Unmodified)

## **VPSUBD (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow$  SRC1[31:0]-SRC2[31:0] DEST[63:32] Å SRC1[63:32]-SRC2[63:32] DEST[95:64] Å SRC1[95:64]-SRC2[95:64] DEST[127:96] Å SRC1[127:96]-SRC2[127:96]  $DEFST[255:128] \leftarrow 0$ 

## **PSUBD (128-bit Legacy SSE version)**

DEST[31:0] Å DEST[31:0]-SRC[31:0] DEST[63:32] Å DEST[63:32]-SRC[63:32]  $DES T[95:64] \leftarrow$  DEST[95:64]-SRC[95:64] DEST[127:96] Å DEST[127:96]-SRC[127:96] DEST[255:128] (Unmodified)

## **VPSUBQ (VEX.128 encoded version)**

 $\text{DEF163:0}$   $\leftarrow$  SRC1[63:0]-SRC2[63:0] DEST[127:64] ← SRC1[127:64]-SRC2[127:64]  $DEF[T255:128] \leftarrow 0$ 

## **PSUBQ (128-bit Legacy SSE version)**

 $DEF [63:0] \leftarrow \text{DEF} [63:0] - SRC[63:0]$ DEST[127:64] Å DEST[127:64]-SRC[127:64] DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSUBB \_\_m128i \_mm\_sub\_epi8 ( \_\_m128i a, \_\_m128i b)

PSUBW \_\_m128i \_mm\_sub\_epi16 ( \_\_m128i a, \_\_m128i b)

PSUBD \_\_m128i \_mm\_sub\_epi32 ( \_\_m128i a, \_\_m128i b)

PSUBQ \_\_m128i \_mm\_sub\_epi64(\_\_m128i m1, \_\_m128i m2)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1



# PSUBSB/PSUBSW -Subtract Packed Signed Integers with Signed Saturation

# **Description**

Performs a SIMD subtract of the packed signed integers of the second source operand from the packed signed integers of the first source operand, and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

The first source and destination operands are XMM registers and the second source operand is either an XMM register or a 128-bit memory location.

The PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

## **VPSUBSB**

DEST[7:0] ← SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToSignedByte (SRC1[127:120] - SRC2[127:120]);  $DEF[T255:128] \leftarrow 0$ 

## **PSUBSB**

 $\text{DEF}[7:0] \leftarrow \text{SaturateToSignedByte (DEST[7:0] - SRC[7:0])};$ (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToSignedByte (DEST[127:120] - SRC[127:120]); DEST[255:128] (Unmodified)

## **VPSUBSW**

 $\text{DEF}[15:0] \leftarrow \text{SaturateToSignedWord (SRC1[15:0] - SRC2[15:0])};$ (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToSignedWord (SRC1[127:112] - SRC2[127:112]);  $DEFST[255:128] \leftarrow 0$ 

## **PSUBSW**

 $\text{DEF}[15:0] \leftarrow \text{SaturateToSignedWord}$  (DEST[15:0] - SRC[15:0]); (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToSignedWord (DEST[127:112] - SRC[127:112]); DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PSUBSB \_\_m128i \_mm\_subs\_epi8(\_\_m128i m1, \_\_m128i m2)

PSUBSW  $m128i$  mm subs epi16( $m128i$  m1,  $m128i$  m2)

## SIMD Floating-Point Exceptions

**None** 

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  if VEX.L = 1.

# PSUBUSB/PSUBUSW -Subtract Packed Unsigned Integers with Unsigned **Saturation**



# **Description**

Performs a SIMD subtract of the packed unsigned integers of the second source operand from the packed unsigned integers of the first source operand and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

The first source and destination operands are XMM registers. The second source operand can be either an XMM register or a 128-bit memory location.

The PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00H is written to the destination operand.

The PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000H is written to the destination operand.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## Operation

## **VPSUBUSB**

 $\text{DEF}[7:0] \leftarrow \text{SaturateToUsing}$  Saturate GRC1[7:0] - SRC2[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120] Å SaturateToUnsignedByte (SRC1[127:120] - SRC2[127:120]);  $DEF[T255:128] \leftarrow 0$ 

## **PSUBUSB**

DEST[7:0]  $\leftarrow$  SaturateToUnsignedByte (DEST[7:0] - SRC[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToUnsignedByte (DEST[127:120] - SRC[127:120]); DEST[255:128] (Unmodified)

## **VPSUBUSW**

DEST[15:0]  $\leftarrow$  SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]); (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToUnsignedWord (SRC1[127:112] - SRC2[127:112]); DEST[255:128]  $\leftarrow 0$ 

## **PSUBUSW**

DEST[15:0]  $\leftarrow$  SaturateToUnsignedWord (DEST[15:0] - SRC[15:0]); (\* Repeat subtract operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  SaturateToUnsignedWord (DEST[127:112] - SRC[127:112]); DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

 $PSUBUSB$   $m128i$  mm subs epu8( $m128i$  m1,  $m128i$  m2)

PSUBUSW \_\_m128i \_mm\_subs\_epu16(\_\_m128i m1, \_\_m128i m2)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX  $I = 1$ 

## PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ - Unpack High Data



# Description

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, and quadwords) of the first source operand and second source operand into the

destination operand. [\(Figure 5-24](#page-534-0) shows the unpack operation for bytes in 64-bit operands.). The low-order data elements are ignored.

128-bit Legacy SSE version: The first source operand and the destination operand are the same.



Figure 5-24. PUNPCKHDQ Instruction Operation

<span id="page-534-0"></span>The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

128-bit Legacy SSE versions: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded versions: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

```
INTERLEAVE_HIGH_BYTES (SRC1, SRC2) 
\text{DEF}[7:0] \leftarrow \text{SRC1}[71:64]DEST[15:8] \leftarrow SRC2[71:64]DEST[23:16] \leftarrow SRC2[79:72]DEST[31:24] \leftarrow SRC2[79:72]DEST[39:32] \leftarrow SRC1[87:80]DEST[47:40] \leftarrow SRC2[87:80]
DEST[55:48] \leftarrow SRC1[95:88]
DEST[63:56] \leftarrowSRC2[95:88]
DEF[71:64] \leftarrow SRC1[103:96]
```
 $DEST[79:72] \leftarrow$  SRC2[103:96]  $DEST[87:80] \leftarrow$  SRC1[111:104] DEST[95:881 ← SRC2[111:104]  $DEF[103:96] \leftarrow$  SRC1[119:112]  $DEST[111:104] \leftarrow SRC2[119:112]$  $DEF[119:112] \leftarrow$  SRC1[127:120] DEST[127:120] ← SRC2[127:120]

## **INTERLEAVE\_HIGH\_WORDS (SRC1, SRC2)**

 $DEST[15:0] \leftarrow SRC1[79:64]$  $DEST[31:16] \leftarrow SRC2[79:64]$  $DEST[47:32] \leftarrow$  SRC1[95:80]  $DEST[63:48] \leftarrow$  SRC2[95:80]  $DEST[79:64] \leftarrow SRC1[111:96]$  $DEST[95:80] \leftarrow$  SRC2[111:96]  $DEF[111:96] \leftarrow$  SRC1[127:112]  $DEST[127:112] \leftarrow SRC2[127:112]$ 

## **INTERLEAVE\_HIGH\_DWORDS(SRC1, SRC2)**

 $DES T[31:0] \leftarrow SRC1[95:64]$  $DESTI63:321 \leftarrow$  SRC2[95:64]  $DES: 64$ ]  $\leftarrow$  SRC1[127:96] DEST[127:96] ← SRC2[127:96]

## **INTERLEAVE\_HIGH\_QWORDS(SRC1, SRC2)**

 $DEST[63:0] \leftarrow SRC1[127:64]$  $DEST[127:64] \leftarrow$  SRC2 $[127:64]$ 

## **PUNPCKHBW**

 $\text{DEF}[127:0] \leftarrow \text{INTERLEAVE}$  HIGH BYTES(DEST, SRC) DEST[255:127] (Unmodified)

## **VPUNPCKHBW**

DEST[127:0] Å INTERLEAVE\_HIGH\_BYTES(SRC1, SRC2)  $DEF[T255:127] \leftarrow 0$ 

## **PUNPCKHWD**

 $\text{DEF1}[27:0] \leftarrow \text{INTERLEAVE}$  HIGH\_WORDS(DEST, SRC) DEST[255:127] (Unmodified)

## **VPUNPCKHWD**

 $\text{DEF}[127:0] \leftarrow \text{INTERLEAVE}$  HIGH\_WORDS(SRC1, SRC2)  $DEF[T255:127] \leftarrow 0$ 

**PUNPCKHDQ**  $DEF[127:0] \leftarrow$  INTERLEAVE HIGH DWORDS(DEST, SRC) DEST[255:127] (Unmodified)

**VPUNPCKHDQ**  $DEF[127:0] \leftarrow$  INTERLEAVE HIGH DWORDS(SRC1, SRC2)  $DEF[255:127] \leftarrow 0$ 

**PUNPCKHQDQ**  $DEF[127:0] \leftarrow$  INTERLEAVE HIGH QWORDS(DEST, SRC) DEST[255:127] (Unmodified)

**VPUNPCKHQDQ**  $\text{DEF}[127:0] \leftarrow \text{INTERLEAVE}$  HIGH\_QWORDS(SRC1, SRC2)

 $DEF[255:127] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

PUNPCKHBW \_\_m128i \_mm\_unpackhi\_epi8(\_\_m128i m1, \_\_m128i m2)

PUNPCKHWD \_\_m128i \_mm\_unpackhi\_epi16(\_\_m128i m1,\_\_m128i m2)

PUNPCKHDQ \_\_m128i \_mm\_unpackhi\_epi32(\_\_m128i m1, \_\_m128i m2)

PUNPCKHODO m128i mm unpackhi epi64 ( \_m128i a, \_m128i b)

SIMD Floating-Point Exceptions

**None** 

Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX.L = 1.





# Description

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the first source operand and second source operand into the destination operand. [\(Figure 5-25](#page-538-0) shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.

128-bit Legacy SSE version: The first source operand and the destination operand are the same.



Figure 5-25. PUNPCKLBW Instruction Operation using 64-bit Operands

<span id="page-538-0"></span>The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the low order doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

128-bit Legacy SSE versions: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded versions: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

```
INTERLEAVE_BYTES (SRC1, SRC2) 
DEST[7:0] \leftarrow SRC1[7:0]DEST[15:8] \leftarrow SRC2[7:0]DEST[23:16] \leftarrow SRC2[15:8]DEST[31:24] \leftarrow SRC2[15:8]DEST[39:32] \leftarrow SRC1[23:16]DEST[47:40] \leftarrow SRC2[23:16]
DEST[55:48] \leftarrow SRC1[31:24]
DEST[63:56] \leftarrowSRC2[31:24]
DEST[71:64] \leftarrow SRC1[39:32]DEST[79:72] \leftarrow SRC2[39:32]DEST[87:80] \leftarrow SRC1[47:40]
DEST[95:88] \leftarrow SRC2[47:40]
```
 $DEST[103:96] \leftarrow SRC1[55:48]$  $DEST[111:104] \leftarrow$  SRC2[55:48] DEST[119:112]  $\leftarrow$  SRC1[63:56]  $DEST[127:120] \leftarrow$  SRC2[63:56]

# **INTERLEAVE\_WORDS (SRC1, SRC2)**

 $DESTI[15:0] \leftarrow SRC1[15:0]$  $DEST[31:16] \leftarrow SRC2[15:0]$  $DEST[47:32] \leftarrow SRC1[31:16]$  $DEST[63:48] \leftarrow$  SRC2[31:16]  $DESTI79:64$ ]  $\leftarrow$  SRC1[47:32]  $DES[T[95:80] \leftarrow$  SRC2[47:32]  $DEF111:96$   $\leftarrow$  SRC1[63:48]  $DEST[127:112] \leftarrow$  SRC2[63:48]

## **INTERLEAVE\_DWORDS(SRC1, SRC2)**

 $DEF[31:0] \leftarrow$  SRC1[31:0]  $DEST[63:32] \leftarrow SRC2[31:0]$  $DES[T[95:64] \leftarrow$  SRC1[63:32]  $DEST[127:96] \leftarrow$  SRC2[63:32]

## **INTERLEAVE\_QWORDS(SRC1, SRC2)**

 $DEST[63:0] \leftarrow$  SRC1[63:0]  $DESTI127:64$ ]  $\leftarrow$   $SRC2[63:0]$ 

## **PUNPCKLBW**

 $\text{DEF}[127:0] \leftarrow \text{INTERLEAVE BYTES}(\text{DEST}, \text{SRC})$ DEST[255:127] (Unmodified)

## **VPUNPCKLBW**

DEST[127:0] Å INTERLEAVE\_BYTES(SRC1, SRC2)  $DEF[T255:127] \leftarrow 0$ 

## **PUNPCKLWD**

 $\text{DEF1}[27:0] \leftarrow \text{INTERLEAVE WORDS(DEST, SRC)}$ DEST[255:127] (Unmodified)

## **VPUNPCKLWD**

DEST[127:0] ← INTERLEAVE\_WORDS(SRC1, SRC2)  $DEF[T255:127] \leftarrow 0$ 

## **PUNPCKLDQ**

 $DEF[127:0] \leftarrow$  INTERLEAVE DWORDS(DEST, SRC)
DEST[255:127] (Unmodified)

**VPUNPCKLDQ**  $DEF[127:0] \leftarrow$  INTERLEAVE DWORDS(SRC1, SRC2)  $DEF[T255:127] \leftarrow 0$ 

**PUNPCKLQDQ**  $\text{DEF}[127:0] \leftarrow \text{INTERLEAVE QWORDS(DEF, SRC)}$ DEST[255:127] (Unmodified)

**VPUNPCKLQDQ**  $\text{DEST}[127:0] \leftarrow \text{INTERLEAVE OWORDS(SRC1, SRC2)}$  $DEF[255:127] \leftarrow 0$ 

### Intel C/C++ Compiler Intrinsic Equivalent

PUNPCKLBW \_\_m128i \_mm\_unpacklo\_epi8 (\_\_m128i m1, \_\_m128i m2)

PUNPCKLWD \_\_m128i \_mm\_unpacklo\_epi16 (\_\_m128i m1, \_\_m128i m2)

PUNPCKLDQ \_\_m128i \_mm\_unpacklo\_epi32 (\_\_m128i m1, \_\_m128i m2)

PUNPCKLQDQ \_\_m128i \_mm\_unpacklo\_epi64 (\_\_m128i m1, \_\_m128i m2)

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4; additionally  $\#$ UD If VFX  $I = 1$ 





## **Description**

Performs a bitwise logical XOR operation on the second source operand and the first source operand and stores the result in the destination operand. The second source operand is an XMM register or a 128-bit memory location. The first source and destination operands can be XMM registers. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are different; otherwise, each bit is 0 if the corresponding bits of the first and second operand are the same.

128-bit Legacy SSE version: Bits (255:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

### **Operation**

**VPXOR (VEX.128 encoded version)**  $DEST \leftarrow$  SRC1 XOR SRC2  $DEF[T255:128] \leftarrow 0$ 

**PXOR (128-bit Legacy SSE version)**  $\text{DEF} \leftarrow$  DEST XOR SRC DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

PXOR \_\_m128i \_mm\_xor\_si128 ( \_\_m128i a, \_\_m128i b)

SIMD Floating-Point Exceptions

none

Other Exceptions See Exceptions Type 4; additionally  $\#UD$  If VEX.L = 1.

# RCPPS- Compute Approximate Reciprocals of Packed Single-Precision Floating-Point Values



## **Description**

Performs an SIMD computation of the approximate reciprocals of the four or eight packed single precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. See Figure 10-5 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1 for an illustration of an SIMD single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error| <  $1.5 *2^{\wedge -12}$ 

The RCPPS instruction is not affected by the rounding control bits in the MXCSR register.

When a source value is a 0.0, an Inf of the sign of the source value is returned.

A denormal source value is treated as a 0.0 (of the same sign).

Tiny results are always flushed to 0.0, with the sign of the operand:

- The result is guaranteed not to be tiny for inputs that are not greater than  $(2^{125})*(2-3*2^{-10})$  in absolute value.
- The result is quaranteed to be flushed to 0 for values greater than  $(2^{126})*(1+3*2^{-11})$  in absolute value.
- Input values in between this range may or may not produce tiny results,

depending on the implementation.

When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

### **Operation**

#### **VRCPPS (VEX.256 encoded version)**

 $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[31:0])$  $\text{DEF}$ [63:32]  $\leftarrow$  APPROXIMATE(1/SRC[63:32])  $\text{DEF}$ [95:64]  $\leftarrow$  APPROXIMATE(1/SRC[95:64])  $\text{DEST}[127:96] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[127:96])$  $\text{DEST}[159:128] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[159:128])$  $\text{DEST}[191:160] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[191:160])$  $\text{DEF}[223:192] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[223:192])$  $\text{DEF1}[255:224] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[255:224])$ 

### **VRCPPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[31:0])$  $\text{DEF}$ [63:32]  $\leftarrow$  APPROXIMATE(1/SRC[63:32])  $\text{DEF}$ [95:64]  $\leftarrow$  APPROXIMATE(1/SRC[95:64])  $\text{DEST}[127:96] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[127:96])$  $DEFIT[255:128] \leftarrow 0$ 

#### **RCPPS (128-bit Legacy SSE version)**

 $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[31:0])$  $\text{DEFI}[63:32] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[63:32])$  $\text{DEF}$ [95:64]  $\leftarrow$  APPROXIMATE(1/SRC[95:64])  $\text{DEF}[127:96] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[127:96])$  DEST[255:128] (Unmodified)

## Intel C/C++ Compiler Intrinsic Equivalent

RCPPS \_\_m256 \_mm256\_rcp\_ps (\_\_m256 a);

RCPPS  $_{\text{m128 mm rep\_ps}}$  ( $_{\text{m128 a}}$ );

# SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX.vvvv ! = 1111B.



## RCPSS - Compute Reciprocal of Scalar Single-Precision Floating-Point Value

## **Description**

Computes of an approximate reciprocal of the low single-precision floating-point value in the second source operand and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source operand and the destination operand are XMM registers. The three high-order doublewords of the destination operand are copied from the same bits of the first source operand. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $< 1.5$  \*2<sup>-12</sup>

The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an Inf of the sign of the source value is returned.

A denormal source value is treated as a 0.0 (of the same sign).

Tiny results are always flushed to 0.0, with the sign of the operand:

- The result is guaranteed not to be tiny for inputs that are not greater than  $(2^{125})*(2-3*2^{-10})$  in absolute value.
- The result is quaranteed to be flushed to 0 for values greater than  $(2^{126})*(1+3*2^{-11})$  in absolute value.
- Input values in between this range may or may not produce tiny results, depending on the implementation.

### INSTRUCTION SET REFERENCE

When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VRCPSS is encoded with VEX.L=0. Encoding VRCPSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

**VRCPSS (VEX.128 encoded version)**  $\text{DEF}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SRC2}[31:0])$  $DEST[127:32] \leftarrow SRC1[127:32]$  $DEFST[255:128] \leftarrow 0$ 

### **RCPSS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SRC}[31:0])$ DEST[255:32] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

RCPSS \_\_m128 \_mm\_rcp\_ss(\_\_m128 a)

#### SIMD Floating-Point Exceptions

None

### Other Exceptions

See Exceptions Type 5





### **Description**

Performs an SIMD computation of the approximate reciprocals of the square roots of the four or eight packed single precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. See Figure 10-5 in the IA-32 Intel Architecture Software Developer's Manual, Volume 1 for an illustration of an SIMD single-precision floating-point operation.

|Relative Error| <  $1.5 \times 2^{-12}$ 

The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register.

When a source value is a 0.0, an Inf of the sign of the source value is returned.

A denormal source value is treated as a 0.0 (of the same sign).

When a source value is a negative value (other than 0.0), a floating-point indefinite is returned.

When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

### **Operation**

#### **VRSQRTPS (VEX.256 encoded version)**

 $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SORT(SRC}[31:0]))$  $\text{DEST}[63:32] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC1}[63:32]))$  $\text{DEST}[95:64] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC1}[95:64]))$  $\text{DEST}[127:96] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[127:96]))$  $\text{DEST}[159:128] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[159:128]))$  $\text{DEST}[191:160] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[191:160]))$  $\text{DEF1}[223:192] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[223:192]))$  $\text{DEST}[255:224] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[255:224]))$ 

### **VRSQRTPS (VEX.128 encoded version)**

 $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SORT(SRC}[31:0]))$  $\text{DEST}[63:32] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC1}[63:32]))$  $\text{DEST}[95:64] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC1}[95:64]))$  $\text{DEST}[127:96] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[127:96]))$  $DEFST[255:128] \leftarrow 0$ 

### **RSQRTPS (128-bit Legacy SSE version)**

 $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC}[31:0]))$  $\text{DEST}[63:32] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC1}[63:32]))$  $\text{DEST}[95:64] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC1}[95:64]))$  $\text{DEST}[127:96] \leftarrow \text{APPROXIMATE}(1/\text{SORT}(\text{SRC2}[127:96]))$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent RSQRTPS  $\text{m256 mm256}\$  rsqrt\_ps ( $\text{m256 a}$ ); RSQRTPS \_\_m128 \_mm\_rsqrt\_ps (\_\_m128 a);

SIMD Floating-Point Exceptions None

Other Exceptions

See Exceptions Type 4; additionally  $\#UD$  If VEX. vvvv ! = 1111B.



## RSQRTSS - Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value

## **Description**

Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the second source operand stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers. The three high-order doublewords of the destination operand are copied from the same bits of the first source operand. See *Figure 10-6* in the *Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar single-precision floating point operation. The relative error for this approximation is:

Relative Error  $|$  < 1.5  $*2^{-12}$ 

The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register.

When a source value is a 0.0, an Inf of the sign of the source value is returned.

A denormal source value is treated as a 0.0 (of the same sign).

When a source value is a negative value (other than 0.0), a floating-point indefinite is returned.

When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VRSQRTSS is encoded with VEX.L=0. Encoding VRSQRTSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

### **Operation**

**VRSQRTSS (VEX.128 encoded version)**  $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SQRT}(\text{SRC2}[31:0]))$  $DEST[127:32] \leftarrow SRC1[31:0]$ DEST[255:128]  $∈$ 0

#### **RSQRTSS (128-bit Legacy SSE version)**

 $\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1/\text{SQRT}(\text{SRC2}[31:0]))$ DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

RSQRTSS \_\_m128 \_mm\_rsqrt\_ss(\_\_m128 a)

### SIMD Floating-Point Exceptions

None

#### Other Exceptions

See Exceptions Type 5

## ROUNDPD- Round Packed Double-Precision Floating-Point Values



## **Description**

Round the four double-precision floating-point values in the source operand (second operand) by the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds the input to an integral value and returns the result as a double-precision floating-point value.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in [Figure 5-26.](#page-554-0) Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value ([Figure 5-26](#page-554-0) lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.



## Figure 5-26. VROUNDxx immediate control field definition

### <span id="page-554-0"></span>**Operation**

RoundToNearestIntegralValue(value, control) { rounding direction  $\leftarrow$  MXCSR:RC if  $(control[2] == 1)$ rounding direction  $\leftarrow$  MXCSR:RC else rounding direction  $\leftarrow$  control[1:0]

fi

```
case (rounding_direction)
     00: dest \leftarrow round to nearest even integer(value)
     01: dest \leftarrow round to equal or smaller integer(value)
     10: dest \leftarrow round to equal or larger integer(value)
     11: dest \leftarrow round to nearest smallest magnitude integer(value)
esac
if (control[3] = 0)
{
     if (value != dest)
     {
          set_precision()
     }
```

```
}
```
}

return(dest)

## **VROUNDPD (VEX.256 encoded version)**

DEST[63:0] Å RoundToNearestIntegralValue(SRC[63:0], ROUND\_CONTROL) DEST[127:64] ← RoundToNearestIntegralValue(SRC[127:64]], ROUND\_CONTROL) DEST[191:128] ← RoundToNearestIntegralValue(SRC[191:128]], ROUND\_CONTROL) DEST[255:192] ← RoundToNearestIntegralValue(SRC[255:192] ], ROUND\_CONTROL)

### **VROUNDPD (VEX.128 encoded version)**

DEST[63:0] ← RoundToNearestIntegralValue(SRC[63:0]], ROUND\_CONTROL) DEST[127:64] ← RoundToNearestIntegralValue(SRC[127:64]], ROUND\_CONTROL)  $DEF[T255:128] \leftarrow 0$ 

### **ROUNDPD (128-bit Legacy SSE version)**

DEST[63:0] ← RoundToNearestIntegralValue(SRC[63:0]], ROUND\_CONTROL) DEST[127:64] ← RoundToNearestIntegralValue(SRC[127:64]], ROUND\_CONTROL) DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

\_\_m256 \_mm256\_round\_pd(\_\_m256d s1, int iRoundMode);

 $m256$  mm256 floor pd( $m256d$  s1);

 $m256$  mm256 ceil pd( $m256d$  s1)

\_\_m128 \_mm\_round\_pd(\_\_m128d s1, int iRoundMode);

\_\_m128 \_mm\_floor\_pd(\_\_m128d s1);

\_\_m128 \_mm\_ceil\_pd(\_\_m128d s1)

SIMD Floating-Point Exceptions

Precision, Invalid

## Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VEX.vvvv != 1111B.

# ROUNDPS- Round Packed Single-Precision Floating-Point Values



## **Description**

Round the four or eight single-precision floating-point values in the source operand (second operand) by the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds the input to an integral value and returns the result as a single-precision floating-point value.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in [Figure 5-26.](#page-554-0) Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value ([Figure 5-26](#page-554-0) lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

### **Operation**

(see ROUNDPD for definition of RoundToNearestIntegralValue)

#### **VROUNDPS (VEX.256 encoded version)**

DEST[31:0] Å RoundToNearestIntegralValue(SRC[31:0], ROUND\_CONTROL) DEST[63:32] Å RoundToNearestIntegralValue(SRC[63:32], ROUND\_CONTROL) DEST[95:64] Å RoundToNearestIntegralValue(SRC[95:64]], ROUND\_CONTROL) DEST[127:96] Å RoundToNearestIntegralValue(SRC[127:96]], ROUND\_CONTROL) DEST[159:128] Å RoundToNearestIntegralValue(SRC[159:128]], ROUND\_CONTROL) DEST[191:160] Å RoundToNearestIntegralValue(SRC[191:160]], ROUND\_CONTROL) DEST[223:192] Å RoundToNearestIntegralValue(SRC[223:192] ], ROUND\_CONTROL) DEST[255:224] Å RoundToNearestIntegralValue(SRC[255:224] ], ROUND\_CONTROL)

### **VROUNDPS (VEX.128 encoded version)**

DEST[31:0] Å RoundToNearestIntegralValue(SRC[31:0], ROUND\_CONTROL) DEST[63:32] Å RoundToNearestIntegralValue(SRC[63:32], ROUND\_CONTROL) DEST[95:64] Å RoundToNearestIntegralValue(SRC[95:64]], ROUND\_CONTROL) DEST[127:96] Å RoundToNearestIntegralValue(SRC[127:96]], ROUND\_CONTROL)  $DEF[T255:128] \leftarrow 0$ 

### **ROUNDPS(128-bit Legacy SSE version)**

DEST[31:0] Å RoundToNearestIntegralValue(SRC[31:0], ROUND\_CONTROL) DEST[63:32] Å RoundToNearestIntegralValue(SRC[63:32], ROUND\_CONTROL) DEST[95:64] Å RoundToNearestIntegralValue(SRC[95:64]], ROUND\_CONTROL) DEST[127:96] Å RoundToNearestIntegralValue(SRC[127:96]], ROUND\_CONTROL) DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

\_\_m256 \_mm256\_round\_ps(\_\_m256 s1, int iRoundMode);

\_\_m256 \_mm256\_floor\_ps(\_\_m256 s1);

 $m256$  mm256 ceil ps( $m256$  s1)

\_\_m128 \_mm\_round\_ps(\_\_m128 s1, int iRoundMode);

 $\_m128$   $\_mm_floor_ps($  $\_m128$  s1);

 $\_m128$ <sub> $\_mm$  $\_ceil$  $ps($  $\_m128$  s1)</sub>

## SIMD Floating-Point Exceptions

Precision, Invalid

## Other Exceptions

See Exceptions Type 2; additionally  $\#UD$  If VEX.vvvv ! = 1111B.



## ROUNDSD - Round Scalar Double-Precision Value

## **Description**

Round the DP FP value in the second source operand by the rounding mode specified in the immediate operand and place the result in the destination operand. The rounding process rounds the lowest double precision floating-point input to an integral value and returns the result as a double precision floating-point value in the lowest position. The upper double precision floating-point value in the destination is retained.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in [Figure 5-26](#page-554-0). Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value [\(Figure 5-26](#page-554-0) lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VROUNDSD is encoded with VEX.L=0. Encoding VROUNDSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### INSTRUCTION SET REFERENCE

### **Operation**

**VROUNDSD (VEX.128 encoded version)** DEST[63:0] Å RoundToNearestIntegralValue(SRC2[63:0], ROUND\_CONTROL)  $DEST[127:64] \leftarrow SRC1[127:64]$  $DEF[T255:128] \leftarrow 0$ 

### **ROUNDSD (128-bit Legacy SSE version)**

DEST[63:0] Å RoundToNearestIntegralValue(SRC[63:0], ROUND\_CONTROL) DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

ROUNDSD \_\_m128d \_mm\_round\_sd(\_\_m128d dst, \_\_m128d s1, int iRoundMode);

\_\_m128d \_mm\_floor\_sd(\_\_m128d dst, \_\_m128d s1);

\_\_m128d \_mm\_ceil\_sd(\_\_m128d dst, \_\_m128d s1);

### SIMD Floating-Point Exceptions

Invalid (signaled only if SRC = SNaN), Precision (signaled only if  $\text{imm}[3] = -10$ ; if  $imm[3] == '1$ , then the Precision Mask in the MXSCSR is ignored.) Note that Denormal is not signaled by ROUNDSD.

Other Exceptions See Exceptions Type 3



## ROUNDSS - Round Scalar Single-Precision Value

### **Description**

Round the single precision floating-point value in the second source operand by the rounding mode specified in the immediate operand and place the result in the destination operand. The rounding process rounds the lowest single precision floatingpoint input to an integral value and returns the result as a single precision floatingpoint value in the lowest position. The upper three single precision floating-point values in the destination are copied from the first source operand.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in [Figure 5-26](#page-554-0). Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value [\(Figure 5-26](#page-554-0) lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VROUNDSS is encoded with VEX.L=0. Encoding VROUNDSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

### INSTRUCTION SET REFERENCE

### **Operation**

### **VROUNDSS (VEX.128 encoded version)**

DEST[31:0] Å RoundToNearestIntegralValue(SRC2[31:0], ROUND\_CONTROL)  $DEST[127:32] \leftarrow SRC1[127:32]$  $DEF[T255:128] \leftarrow 0$ 

### **ROUNDSS (128-bit Legacy SSE version)**

DEST[31:0] Å RoundToNearestIntegralValue(SRC[31:0], ROUND\_CONTROL) DEST[255:32] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

ROUNDSS \_\_m128 \_mm\_round\_ss(\_\_m128 dst, \_m128 s1, int iRoundMode);

\_\_m128 \_mm\_floor\_ss(\_\_m128 dst, \_\_m128 s1);

 $m128$  mm ceil\_ss( $m128$  dst,  $m128$  s1);

### SIMD Floating-Point Exceptions

Invalid (signaled only if SRC = SNaN), Precision (signaled only if  $\text{imm}[3] = -10$ ; if imm[3] == '1, then the Precision Mask in the MXSCSR is ignored.) Note that Denormal is not signaled by ROUNDSS.

### Other Exceptions

See Exceptions Type 3



## SHUFPD - Shuffle Packed Double Precision Floating-Point Values

## **Description**

Moves either of the two packed double-precision floating-point values from each double quadword in the first source operand (second operand) into the low quadword of each double quadword of the destination operand (first operand); moves either of the two packed double-precision floating-point values from the second source operand (third operand) into the high quadword of each double quadword of the destination operand (see [Figure 5-27](#page-565-0)). The immediate determines which values are moved to the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.



## Figure 5-27. VSHUFPD Operation

### <span id="page-565-0"></span>**Operation**

### **VSHUFPD (VEX.256 encoded version)**

IF  $IMM0[0] = 0$ THEN DEST[63:0]  $\leftarrow$  SRC1[63:0] ELSE DEST[63:0]  $\leftarrow$  SRC1[127:64] FI; IF  $IMM0[1] = 0$ THEN DEST[127:64]  $\leftarrow$  SRC2[63:0] ELSE DEST[127:64] ← SRC2[127:64] FI; IF  $IMM0[2] = 0$ THEN DEST[191:128]  $\leftarrow$  SRC1[191:128] ELSE DEST[191:128]  $\leftarrow$  SRC1[255:192] FI; IF  $IMM0[3] = 0$ THEN DEST[255:192]  $\leftarrow$  SRC2[191:128] ELSE DEST[255:192]  $\leftarrow$  SRC2[255:192] FI;

### **VSHUFPD (VEX.128 encoded version)**

IF  $IMMO[0] = 0$ THEN DEST[63:0]  $\leftarrow$  SRC1[63:0] ELSE DEST[63:0]  $\leftarrow$  SRC1[127:64] FI; IF  $IMM0[1] = 0$ THEN DEST[127:64]  $\leftarrow$  SRC2[63:0] ELSE DEST[127:64]  $\leftarrow$  SRC2[127:64] FI;  $DEF[T255:128] \leftarrow 0$ 

### **VSHUFPD (128-bit Legacy SSE version)**

IF  $IMM0[0] = 0$ THEN DEST[63:0]  $\leftarrow$  SRC1[63:0]

ELSE DEST[63:0] ← SRC1[127:64] FI; IF  $IMM0[1] = 0$ THEN DEST[127:64]  $\leftarrow$  SRC2[63:0] ELSE DEST[127:64]  $\leftarrow$  SRC2[127:64] FI; DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

VSHUFPD \_\_m256d \_mm256\_shuffle\_pd (\_\_m256d a, \_\_m256d b, const int select); SHUFPD \_\_m128d \_mm\_shuffle\_pd (\_\_m128d a, \_\_m128d b, const int select);

SIMD Floating-Point Exceptions None

Other Exceptions See Exceptions Type 4

## SHUFPS - Shuffle Packed Single Precision Floating-Point Values



## **Description**

Moves two of the four packed single-precision floating-point values from each double qword of the first source operand (second operand) into the low quadword of each double qword of the destination operand (first operand); moves two of the four packed single-precision floating-point values from each double qword of the second source operand (third operand) into to the high quadword of each double qword of the destination operand (see [Figure 5-28\)](#page-568-0). The selector operand (third operand) determines which values are moved to the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.





## <span id="page-568-0"></span>**Operation**

Select4(SRC, control) { CASE (control[1:0]) OF

- 0: TMP  $\leftarrow$  SRC[31:0];
- 1: TMP  $\leftarrow$  SRC[63:32];
- 2: TMP  $\leftarrow$  SRC[95:64];
- 3: TMP  $\leftarrow$  SRC[127:96];

## ESAC;

RETURN TMP

}

## **VSHUFPS (VEX.256 encoded version)**

DEST[31:0] ← Select4(SRC1[127:0], imm8[1:0]);  $\text{DEF}[63:32] \leftarrow \text{Select}[8RCI[127:0], \text{imm}[3:2])$ ;  $DEST[95:64] \leftarrow Select4(SRC2[127:0], imm8[5:4])$ ;  $\text{DEST}[127:96] \leftarrow \text{Select4}(\text{SRC2}[127:0], \text{imm8}[7:6])$ ;  $\text{DEST}[159:128] \leftarrow \text{Select4}(\text{SRC1}[255:128], \text{imm8}[1:0]);$  $\text{DEF}[191:160] \leftarrow \text{Select}[8R \text{CI}[255:128], \text{imm}[3:2])$ ;  $\text{DEF}[223:192] \leftarrow \text{Select}( \text{SRC2}[255:128], \text{imm8}[5:4];$  $\text{DEST}[255:224] \leftarrow \text{Select4}(\text{SRC2}[255:128], \text{imm8}[7:6]);$ 

## **VSHUFPS (VEX.128 encoded version)**

 $\text{DEST}[31:0] \leftarrow \text{Select4}(\text{SRC1}[127:0], \text{imm8}[1:0])$ ;  $DEST[63:32] \leftarrow Select4(SRC1[127:0], imm8[3:2])$ ;  $DEST[95:64] \leftarrow Select4(SRC2[127:0], imm8[5:4])$ ;  $\text{DEST}[127:96] \leftarrow \text{Select4}(\text{SRC2}[127:0], \text{imm8}[7:6])$ ;  $DEF[255:128] \leftarrow 0$ 

### **SHUFPS (128-bit Legacy SSE version)**

 $\text{DEST}[31:0] \leftarrow \text{Select4}(\text{SRC1}[127:0], \text{imm8}[1:0])$ ;  $DEST[63:32] \leftarrow Select4(SRC1[127:0], imm8[3:2]);$  $DEST[95:64] \leftarrow Select4(SRC2[127:0], imm8[5:4])$ ;  $\text{DEF}[127:96] \leftarrow \text{Select}( \text{SRC2}[127:0], \text{imm8}[7:6]);$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VSHUFPS \_\_m256 \_mm256\_shuffle\_ps (\_\_m256 a, \_\_m256 b, const int select); SHUFPS \_\_m128 \_mm\_shuffle\_ps (\_\_m128 a, \_\_m128 b, const int select);

SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 4



## SQRTPD- Square Root of Double-Precision Floating-Point Values

### **Description**

Performs an SIMD computation of the square roots of the two or four packed doubleprecision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

### **Operation VSQRTPD (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow$  SORT(SRC[63:0])  $\text{DEF127:}64$   $\leftarrow$  SORT(SRC[127:64])  $\text{DEF1}[191:128] \leftarrow \text{SORT}( \text{SRC}[191:128] )$  $\text{DEF}[255:192] \leftarrow \text{SQRT}( \text{SRC}[255:192])$ 

**VSQRTPD (VEX.128 encoded version)**  $DEF[63:0] \leftarrow$  SORT(SRC[63:0])  $\text{DEF127:}64$   $\leftarrow$  SORT(SRC[127:64])  $DEF[255:128] \leftarrow 0$ 

.

## **SQRTPD (128-bit Legacy SSE version)**

 $DEF[63:0] \leftarrow$  SORT(SRC[63:0])  $DEST[127:64] \leftarrow \text{SQRT}(SRC[127:64])$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

SQRTPD \_\_m256d \_mm256\_sqrt\_pd (\_\_m256d a);

SORTPD  $m128d$  mm sqrt pd ( $m128d$  a);

### SIMD Floating-Point Exceptions

Invalid, Precision, Denormal

### Other Exceptions

See Exceptions Type 2; additionally  $\#UD$  If VEX.vvvv ! = 1111B.



## SQRTPS- Square Root of Single-Precision Floating-Point Values

### **Description**

Performs an SIMD computation of the square roots of the four or eight packed singleprecision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## **Operation**

### **VSQRTPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SORT}(\text{SRC}[31:0])$  $DEST[63:32] \leftarrow SORT(SRC[63:32])$   $DEST[95:64] \leftarrow$  SORT(SRC[95:64])  $\text{DEF127:96}$   $\leftarrow$  SORT(SRC[127:96])  $DESTI159:128$ ]  $\leftarrow$  SORT(SRC[159:128])  $DEST[191:160] \leftarrow SORT(SRC[191:160])$  $DEST[223:192] \leftarrow SORT(SRC[223:192])$  $DEST[255:224] \leftarrow SORT(SRC[255:224])$ 

### **VSQRTPS (VEX.128 encoded version)**

 $DEF[31:0] \leftarrow$  SORT(SRC[31:0])  $\text{DEFI}[63:32] \leftarrow \text{SORT}(\text{SRC}[63:32])$  $\text{DEF195:64}$   $\leftarrow$  SORT(SRC[95:64])  $\text{DEF}[127:96] \leftarrow \text{SORT}(\text{SRC}[127:96])$  $DEF[T255:128] \leftarrow 0$ 

### **SQRTPS (128-bit Legacy SSE version)**

 $DEF[31:0] \leftarrow$  SORT(SRC[31:0])  $DEST[63:32] \leftarrow SORT(SRC[63:32])$  $DEST[95:64] \leftarrow \text{SQRT}(SRC[95:64])$  $\text{DEF127:96}$   $\leftarrow$  SORT(SRC[127:96]) DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

SQRTPS \_\_m256 \_mm256\_sqrt\_ps (\_\_m256 a);

SORTPS  $\text{m128 mm}$  sqrt ps ( $\text{m128 a}$ );

### SIMD Floating-Point Exceptions

Invalid, Precision, Denormal

### Other Exceptions

See Exceptions Type 2; additionally  $\#$ UD If VEX.vvvv  $!=$  1111B.



## SQRTSD - Compute Square Root of Scalar Double-Precision Floating-Point Value

## **Description**

Computes the square root of the low double-precision floating-point value in the second source operand and stores the double-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VSQRTSD is encoded with VEX.L=0. Encoding VSQRTSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation**

## **VSQRTSD (VEX.128 encoded version)**

 $\text{DEFI}[63:0] \leftarrow \text{SORT}(\text{SRC2}[63:0])$  $DEF[127:64] \leftarrow$  SRC1[127:64]  $DEFIT[255:128] \leftarrow 0$ 

# **SQRTSD (128-bit Legacy SSE version)**

 $\text{DEF}[63:0] \leftarrow \text{SORT}( \text{SRC}[63:0] )$ 

### INSTRUCTION SET REFERENCE

DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

SQRTSD \_\_m128d \_mm\_sqrt\_sd (\_\_m128d a, \_\_m128d b)

SIMD Floating-Point Exceptions Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3


## SQRTSS - Compute Square Root of Scalar Single-Precision Value

#### **Description**

Computes the square root of the low single-precision floating-point value in the second source operand and stores the single-precision floating-point result in the destination operand. The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands is an XMM register. The three high order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VSQRTSS is encoded with VEX.L=0. Encoding VSQRTSS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

## **VSQRTSS (VEX.128 encoded version)**  $\text{DEF}[31:0] \leftarrow \text{SORT}( \text{SRC2}[31:0])$  $DEF[127:32] \leftarrow$  SRC1[127:32]

 $DEF[T255:128] \leftarrow 0$ 

**SQRTSS (128-bit Legacy SSE version)**

#### INSTRUCTION SET REFERENCE

 $\text{DEF}[31:0] \leftarrow \text{SQRT}(\text{SRC2}[31:0])$ DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

SQRTSS \_\_m128 \_mm\_sqrt\_ss(\_\_m128 a)

SIMD Floating-Point Exceptions Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3



## VSTMXCSR—Store MXCSR Register State

## **Description**

Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

VEX.L must be 0, otherwise instructions will #UD.

## **Operation**

m32 ← MXCSR;

## Intel C/C++ Compiler Intrinsic Equivalent

\_mm\_getcsr(void)

### SIMD Floating-Point Exceptions

None.

Other Exceptions See Exceptions Type 9

## SUBPD- Subtract Packed Double Precision Floating-Point Values



### **Description**

Performs an SIMD subtract of the four or eight packed double-precision floating-point values of the second Source operand from the first Source operand, and stores the packed double-precision floating-point results in the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

### **Operation**

#### **VSUBPD (VEX.256 encoded version)**

 $DEST[63:0] \leftarrow SRC1[63:0] - SRC2[63:0]$  $\text{DEF1}[127:64] \leftarrow \text{SRC1}[127:64] - \text{SRC2}[127:64]$ DEST[191:128] Å SRC1[191:128] - SRC2[191:128] DEST[255:192] Å SRC1[255:192] - SRC2[255:192]

#### **VSUBPD (VEX.128 encoded version)**

.

 $DEST[63:0] \leftarrow$  SRC1[63:0] - SRC2[63:0]  $\text{DEF1}[127:64] \leftarrow \text{SRC1}[127:64] - \text{SRC2}[127:64]$  $DEF[255:128] \leftarrow 0$ 

#### **SUBPD (128-bit Legacy SSE version)**

 $DEF[63:0] \leftarrow \text{DEF}[63:0] - SRC[63:0]$  $\text{DEF}[127:64] \leftarrow \text{DEF}[127:64] - \text{SRC}[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VSUBPD \_\_m256d \_mm256\_sub\_pd (\_\_m256d a, \_\_m256d b);

SUBPD \_\_m128d \_mm\_sub\_pd (\_\_m128d a, \_\_m128d b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### Other Exceptions

See Exceptions Type 2

## SUBPS- Subtract Packed Single Precision Floating-Point Values



### **Description**

Performs an SIMD subtract of the eight or sixteen packed single-precision floatingpoint values in the second Source operand from the First Source operand, and stores the packed single-precision floating-point results in the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VSUBPS (VEX.256 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0] - SRC2[31:0]$  $DEST[63:32] \leftarrow SRC1[63:32] - SRC2[63:32]$  $DES[T[95:64] \leftarrow$  SRC1[95:64] - SRC2[95:64]  $\text{DEF1}[127:96] \leftarrow \text{SRC1}[127:96] - \text{SRC2}[127:96]$   $\text{DEF159:128}$   $\leftarrow$  SRC1[159:128] - SRC2[159:128] DEST[191:160] ← SRC1[191:160] - SRC2[191:160] DEST[223:192] Å SRC1[223:192] - SRC2[223:192] DEST[255:224] Å SRC1[255:224] - SRC2[255:224].

#### **VSUBPS (VEX.128 encoded version)**

 $DEF[31:0] \leftarrow$  SRC1[31:0] - SRC2[31:0]  $DEF [63:32] \leftarrow$  SRC1[63:32] - SRC2[63:32]  $\text{DEF}[95:64] \leftarrow \text{SRC1}[95:64] - \text{SRC2}[95:64]$  $\text{DEF127:96}$   $\leftarrow$  SRC1[127:96] - SRC2[127:96]  $DEF[255:128] \leftarrow 0$ 

#### **SUBPS (128-bit Legacy SSE version)**

 $DEF[31:0] \leftarrow$  SRC1[31:0] - SRC2[31:0]  $DEST[63:32] \leftarrow SRC1[63:32] - SRC2[63:32]$ DEST[95:64] Å SRC1[95:64] - SRC2[95:64]  $\text{DEF1}[127:96] \leftarrow \text{SRC1}[127:96] - \text{SRC2}[127:96]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

VSUBPS \_\_m256 \_mm256\_sub\_ps (\_\_m256 a, \_\_m256 b);

SUBPS \_\_m128 \_mm\_sub\_ps (\_\_m128 a, \_\_m128 b);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### Other Exceptions

See Exceptions Type 2

## SUBSD- Subtract Scalar Double Precision Floating-Point Values



#### **Description**

Subtract the low double-precision floating-point values in the second source operand from the first source operand and stores the double-precision floating-point result in the destination operand.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VSUBSD is encoded with VEX.L=0. Encoding VSUBSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

#### **VSUBSD (VEX.128 encoded version)**

 $DEST[63:0] \leftarrow SRC1[63:0] - SRC2[63:0]$  $DEST[127:64] \leftarrow SRC1[127:64]$  $DEF[T255:128] \leftarrow 0$ 

#### **SUBSD (128-bit Legacy SSE version)**

 $\text{DEF}[63:0] \leftarrow \text{DEF}[63:0] - \text{SRC}[63:0]$ DEST[255:64] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

SUBSD \_\_m128d \_mm\_sub\_sd (\_\_m128d a, \_\_m128d b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3

## SUBSS- Subtract Scalar Single Precision Floating-Point Values



#### **Description**

Subtract the low single-precision floating-point values from the second source operand and the first source operand and store the double-precision floating-point result in the destination operand.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (255:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (255:128) of the destination YMM register are zeroed.

Software should ensure VSUBSD is encoded with VEX.L=0. Encoding VSUBSD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

#### **Operation**

#### **VSUBSS (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0] - SRC2[31:0]$  $DEST[127:32] \leftarrow$  SRC1[127:32]  $DEF[T255:128] \leftarrow 0$ 

#### **SUBSS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{DEF}[31:0] - \text{SRC}[31:0]$ DEST[255:32] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

SUBSS \_\_m128 \_mm\_sub\_ss (\_\_m128 a, \_\_m128 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3



## UCOMISD - Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS

## **Description**

Performs an unordered compare of the double-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid numeric exception only if a source operand is either an SNaN or a QNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISD is encoded with VEX.L=0. Encoding VCOMISD with VEX.L=1 may encounter unpredictable behavior across different processor generations.

## **Operation**

#### **UCOMISD (all versions)**

RESULT  $\leftarrow$  UnorderedCompare(DEST[63:0]  $\leq$  SRC[63:0]) {

(\* Set EFLAGS \*) CASE (RESULT) OF

UNORDERED: ZF, PF, CF  $\leftarrow$  111;

GREATER\_THAN: ZF, PF, CF  $\leftarrow$  000;

LESS THAN: ZF, PF, CF  $\leftarrow$  001;

EQUAL: ZF, PF, CF  $\leftarrow$  100;

ESAC; OF, AF, SF  $\leftarrow$  0; }

Intel C/C++ Compiler Intrinsic Equivalent

```
int _mm_ucomieq_sd(__m128d a, __m128d b)
```
int \_mm\_ucomilt\_sd(\_\_m128d a, \_\_m128d b)

int \_mm\_ucomile\_sd(\_\_m128d a, \_\_m128d b)

int \_mm\_ucomigt\_sd( $\_m128d$  a,  $\_m128d$  b)

int \_mm\_ucomige\_sd(\_\_m128d a, \_\_m128d b)

int \_mm\_ucomineq\_sd(\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

Invalid (if SNaN operands), Denormal

#### Other Exceptions

See Exceptions Type 3; additionally  $\#$ UD If VFX.vvvv  $!=$  1111B.



## UCOMISS - Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS

## **Description**

Compares the single-precision floating-point values in the low quadwords of operand 1 (first operand) and operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Operand 1 is an XMM register; operand 2 can be an XMM register or a 32 bit memory location.

The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (#I) only if a source operand is an SNaN. The COMISS instruction signals an invalid numeric exception when a source operand is either a QNaN or SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Software should ensure VCOMISS is encoded with VEX.L=0. Encoding VCOMISS with VEX.L=1 may encounter unpredictable behavior across different processor generations.

**Operation UCOMISS (all versions)**

RESULT  $\leftarrow$  UnorderedCompare(DEST[31:0]  $\leq$  SRC[31:0]) {

(\* Set EFLAGS \*) CASE (RESULT) OF

UNORDERED: ZF, PF, CF  $\leftarrow$  111;

GREATER\_THAN: ZF, PF, CF  $\leftarrow$  000;

LESS THAN: ZF, PF, CF  $\leftarrow$  001;

EQUAL: ZF, PF, CF  $\leftarrow$  100;

ESAC; OF, AF, SF  $\leftarrow$  0; }

Intel C/C++ Compiler Intrinsic Equivalent

int \_mm\_ucomieq\_ss(\_\_m128 a, \_\_m128 b)

int \_mm\_ucomilt\_ss(\_\_m128 a, \_\_m128 b)

int \_mm\_ucomile\_ss(\_\_m128 a, \_\_m128 b)

int \_mm\_ucomigt\_ss( $\_m128$  a,  $\_m128$  b)

int \_mm\_ucomige\_ss(\_\_m128 a, \_\_m128 b)

int \_mm\_ucomineq\_ss(\_\_m128 a, \_\_m128 b)

#### SIMD Floating-Point Exceptions

Invalid (if SNaN Operands), Denormal

### Other Exceptions

See Exceptions Type 3; additionally  $\#$ UD If VFX.vvvv  $!=$  1111B.

## UNPCKHPD- Unpack and Interleave High Packed Double-Precision Floating-Point Values



### **Description**

Performs an interleaved unpack of the high double-precision floating-point values from the first source operand and the second source operand. See Figure 4-15 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B,.

### **128-bit versions**

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

**VUNPCKHPD (VEX.256 encoded version)**  $DEST[63:0] \leftarrow$  SRC1[127:64]

 $DEST[127:64] \leftarrow SRC2[127:64]$ DEST[191:128]←SRC1[255:192] DEST[255:192] ← SRC2[255:192]

#### **VUNPCKHPD (VEX.128 encoded version)**

 $DEF [63:0] \leftarrow$  SRC1[127:64]  $\text{DEF127:}64] \leftarrow \text{SRC2}[127:64]$  $DEF[255:128] \leftarrow 0$ 

#### **UNPCKHPD (128-bit Legacy SSE version)**

 $DEF [63:0] \leftarrow$  SRC1[127:64]  $DEST[127:64] \leftarrow SRC2[127:64]$ DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPD \_\_m256d \_mm256\_unpackhi\_pd(\_\_m256d a, \_\_m256d b)

UNPCKHPD \_\_m128d \_mm\_unpackhi\_pd(\_\_m128d a, \_\_m128d b)

SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 4

## UNPCKHPS- Unpack and Interleave High Packed Single-Precision Floating-Point Values



### Description

Performs an interleaved unpack of the high single-precision floating-point values from the first source operand and the second source operand.

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced



#### Figure 5-29. VUNPCKHPS Operation

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

**VUNPCKHPS (VEX.256 encoded version)**  $DEST[31:0] \leftarrow SRC1[95:64]$  $DEST[63:32] \leftarrow$  SRC2[95:64]  $DEST[95:64] \leftarrow$  SRC1[127:96]  $\text{DEST}[127:96] \leftarrow \text{SRC2}[127:96]$ DEST[159:128] ← SRC1[223:192] DEST[191:160] ← SRC2[223:192] DEST[223:192] ← SRC1[255:224]  $DEST[255:224] \leftarrow$  SRC2[255:224]

#### **VUNPCKHPS (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow SRC1[95:64]$  $DEST[63:32] \leftarrow SRC2[95:64]$  $DEST[95:64] \leftarrow$  SRC1[127:96]  $DEF[127:96] \leftarrow$  SRC2[127:96]  $DEF[T255:128] \leftarrow 0$ 

#### **UNPCKHPS (128-bit Legacy SSE version)**

 $DES T[31:0] \leftarrow SRC1[95:64]$  $DEST[63:32] \leftarrow SRC2[95:64]$  $DEST[95:64] \leftarrow$  SRC1[127:96]  $DEST[127:96] \leftarrow SRC2[127:96]$ DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPS \_\_m256 \_mm256\_unpackhi\_ps (\_\_m256 a, \_\_m256 b);

UNPCKHPS \_\_m128 \_mm\_unpackhi\_ps (\_\_m128 a, \_\_m128 b);

SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 4

## UNPCKLPD- Unpack and Interleave Low Packed Double-Precision Floating-Point Values



### **Description**

Performs an interleaved unpack of the low double-precision floating-point values from the first source operand and the second source operand

#### **128-bit versions**:

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

**VUNPCKLPD (VEX.256 encoded version)**  $DEST[63:0] \leftarrow SRC1[63:0]$ 

 $DEST[127:64] \leftarrow$  SRC2[63:0] DEST[191:128] ← SRC1[191:128] DEST[255:192] ← SRC2[191:128]

**VUNPCKLPD (VEX.128 encoded version)**  $DES T[63:0] \leftarrow SRC1[63:0]$ 

DEST[127:64]  $\leftarrow$  SRC2[63:0]  $DEF[255:128] \leftarrow 0$ 

#### **UNPCKLPD (128-bit Legacy SSE version)**

 $DES T[63:0] \leftarrow SRC1[63:0]$  $DEST[127:64] \leftarrow SRC2[63:0]$ DEST[255:128] (Unmodified)

### Intel C/C++ Compiler Intrinsic Equivalent

UNPCKLPD \_\_m256d \_mm256\_unpacklo\_pd(\_\_m256d a, \_\_m256d b)

UNPCKLPD  $\mod{m128d}$  mm unpacklo pd( $\mod{m128d}$  a,  $\mod{m128d}$  b)

SIMD Floating-Point Exceptions

None

Other Exceptions See Exceptions Type 4

## UNPCKLPS- Unpack and Interleave Low Packed Single-Precision Floating-Point Values



### Description

Performs an interleaved unpack of the low single-precision floating-point values from the first source operand and the second source operand

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced



## Figure 5-30. VUNPCKLPS Operation

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

UNPCKLPS (VEX.256 encoded version)  $DEST[31:0] \leftarrow SRC1[31:0]$  $DEST[63:32] \leftarrow SRC2[31:0]$  $DEST[95:64] \leftarrow SRC1[63:32]$  $DEST[127:96] \leftarrow SRC2[63:32]$ DEST[159:128] ← SRC1[159:128]  $DEST[191:160] \leftarrow SRC2[159:128]$  $DEST[223:192] \leftarrow SRC1[191:160]$  $DEST[255:224] \leftarrow$  SRC2[191:160]

#### **VUNPCKLPS (VEX.128 encoded version)**

 $DEST[31:0] \leftarrow SRC1[31:0]$  $DEST[63:32] \leftarrow SRC2[31:0]$  $DES:T[95:64] \leftarrow$  SRC1[63:32]  $DEST[127:96] \leftarrow SRC2[63:32]$  $DEF[T255:128] \leftarrow 0$ 

#### **UNPCKLPS (128-bit Legacy SSE version)**

 $DEST[31:0] \leftarrow SRC1[31:0]$  $DEST[63:32] \leftarrow SRC2[31:0]$  $DES 564$   $\leftarrow$   $SRC1[63:32]$  $DEST[127:96] \leftarrow$  SRC2[63:32] DEST[255:128] (Unmodified)

#### Intel C/C++ Compiler Intrinsic Equivalent

UNPCKLPS \_\_m256 \_mm256\_unpacklo\_ps (\_\_m256 a, \_\_m256 b);

UNPCKLPS \_\_m128 \_mm\_unpacklo\_ps (\_\_m128 a, \_\_m128 b);

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4

## XORPD- Bitwise Logical XOR of Packed Double Precision Floating-Point Values



### **Description**

Performs a bitwise logical XOR of the two or four packed double-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VXORPD (VEX.256 encoded version)**

 $\text{DEF163:0}$   $\leftarrow$  SRC1[63:0] BITWISE XOR SRC2[63:0]  $\text{DEF}[127:64] \leftarrow \text{SRC}[127:64] \text{ BITWISE XOR} \text{SRC}[127:64]$ DEST[191:128] Å SRC1[191:128] BITWISE XOR SRC2[191:128]

#### DEST[255:192] Å SRC1[255:192] BITWISE XOR SRC2[255:192]

**VXORPD (VEX.128 encoded version)**

 $\text{DEF}[63:0] \leftarrow \text{SRC}1[63:0] \text{ BITWISE XOR} \text{SRC}2[63:0]$  $DEF[127:64] \leftarrow$  SRC1[127:64] BITWISE XOR SRC2[127:64]  $DEF[255:128] \leftarrow 0$ 

#### **XORPD (128-bit Legacy SSE version)**

 $\text{DEF}[63:0] \leftarrow \text{DEF}[63:0]$  BITWISE XOR SRC[63:0]  $\text{DEF127:}64$ ]  $\leftarrow$  DEST[127:64] BITWISE XOR SRC[127:64] DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VXORPD \_\_m256d \_mm256\_xor\_pd (\_\_m256d a, \_\_m256d b);

XORPD \_\_m128d \_mm\_xor\_pd (\_\_m128d a, \_\_m128d b);

## SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 4

## XORPS- Bitwise Logical XOR of Packed Single Precision Floating-Point Values



### **Description**

Performs a bitwise logical XOR of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

#### **Operation**

#### **VXORPS (VEX.256 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] \text{ BITWISE XOR} \text{SRC}[31:0]$  $\text{DEF1}[63:32] \leftarrow \text{SRC1}[63:32] \text{ BITWISE XOR} \text{SRC2}[63:32]$  $\text{DEF}$ [95:64]  $\leftarrow$  SRC1[95:64] BITWISE XOR SRC2[95:64] DEST[127:96] Å SRC1[127:96] BITWISE XOR SRC2[127:96] DEST[159:128] Å SRC1[159:128] BITWISE XOR SRC2[159:128] DEST[191:160]← SRC1[191:160] BITWISE XOR SRC2[191:160] DEST[223:192] Å SRC1[223:192] BITWISE XOR SRC2[223:192]  $DEF[255:224] \leftarrow$  SRC1[255:224] BITWISE XOR SRC2[255:224].

#### **VXORPS (VEX.128 encoded version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] \text{BITWISE XOR} \text{SRC}[31:0]$  $DEF [63:32] \leftarrow$  SRC1[63:32] BITWISE XOR SRC2[63:32]  $\text{DEF195:64} \leftarrow \text{SRC1}[95:64] \text{ BITWISE XOR} \text{SRC2}[95:64]$ DEST[127:96] Å SRC1[127:96] BITWISE XOR SRC2[127:96]  $DEFST[255:128] \leftarrow 0$ 

#### **XORPS (128-bit Legacy SSE version)**

 $\text{DEF}[31:0] \leftarrow \text{SRC}[31:0] \text{BITWISE XOR} \text{SRC}[31:0]$  $DEF [63:32] \leftarrow$  SRC1[63:32] BITWISE XOR SRC2[63:32]  $\text{DEF}[95:64] \leftarrow \text{SRC}1[95:64] \text{ BITWISE XOR} \text{SRC}2[95:64]$ DEST[127:96] Å SRC1[127:96] BITWISE XOR SRC2[127:96] DEST[255:128] (Unmodified)

Intel C/C++ Compiler Intrinsic Equivalent

VXORPS \_\_m256 \_mm256\_xor\_ps (\_\_m256 a, \_\_m256 b);

XORPS \_\_m128 \_mm\_xor\_ps (\_\_m128 a, \_\_m128 b);

#### SIMD Floating-Point Exceptions

**None** 

#### Other Exceptions

See Exceptions Type 4

## VZEROALL- Zero All YMM registers



#### Description

The instruction zeros contents of all XMM or YMM registers.

Note: VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

#### **Operation**

#### **VZEROALL (VEX.256 encoded version)**

IF (64-bit mode)

YMM0[255:0]  $\leftarrow$ YMM1[255:0]  $\leftarrow$ YMM2[255:0]  $\leftarrow$ YMM3[255:0]  $\leftarrow$ YMM4[255:0]  $\leftarrow$ YMM5[255:0]  $\leftarrow$ YMM6[255:0]  $\leftarrow$ YMM7[255:0]  $\leftarrow$ YMM8[255:0]  $\leftarrow$ YMM9[255:0]  $\leftarrow$ YMM10[255:0]  $\leftarrow$ YMM11[255:0]  $\leftarrow$ YMM12[255:0]  $\leftarrow$ YMM13[255:0]  $\leftarrow$ YMM14[255:0]  $\leftarrow$ YMM15[255:0]  $\leftarrow$ ELSE YMM0[255:0]  $\leftarrow$ YMM1[255:0]  $\leftarrow$ YMM2[255:0]  $\leftarrow$ YMM3[255:0]  $\leftarrow$ YMM4[255:0]  $\leftarrow$ YMM5[255:0]  $\leftarrow$ YMM6[255:0]  $\leftarrow$ 

YMM7[255:0]  $\leftarrow$  0 YMM8-15: Unmodified

FI

Intel C/C++ Compiler Intrinsic Equivalent

VZEROALL \_mm256\_zeroall()

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 8

## VZEROUPPER- Zero Upper bits of YMM registers



#### Description

The instruction zeros the upper 128 bits of all YMM registers. The lower 128-bits of the registers (the corresponding XMM registers) are unmodified.

This instruction is recommended when transitioning between AVX and legacy SSE code - it will eliminate performance penalties caused by false dependencies.

Note: VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

#### **Operation**

**VZEROUPPER** 

IF (64-bit mode) YMM0[255:128]  $\leftarrow 0$ YMM1[255:128]  $\leftarrow$  0 YMM2[255:128]  $\leftarrow$  0 YMM3[255:128]  $\leftarrow 0$ YMM4[255:128]  $\leftarrow 0$ YMM5[255:128]  $\leftarrow$  0 YMM6[255:128]  $\leftarrow 0$ YMM7[255:128]  $\leftarrow 0$ YMM8[255:128]  $\leftarrow 0$ YMM9[255:128]  $\leftarrow 0$ YMM10[255:128]  $\leftarrow$  0 YMM11[255:128]  $\leftarrow 0$ YMM12[255:128]  $\leftarrow 0$ YMM13[255:128]  $\leftarrow 0$ YMM14[255:128]  $\leftarrow$  0 YMM15[255:128]  $\leftarrow 0$ ELSE YMM0[255:128]  $\leftarrow 0$ YMM1[255:128]  $\leftarrow 0$ YMM2[255:128]  $\leftarrow$  0 YMM3[255:128]  $\leftarrow 0$ 

YMM4[255:128]  $\leftarrow$ YMM5[255:128]  $\leftarrow$ YMM6[255:128]  $\leftarrow$ YMM7[255:128]  $\leftarrow$ YMM8-15: unmodified

FI

Intel C/C++ Compiler Intrinsic Equivalent

VZEROUPPER \_mm256\_zeroupper()

SIMD Floating-Point Exceptions

None

Other Exceptions

See Exceptions Type 8

#### INSTRUCTION SET REFERENCE

# CHAPTER 6 INSTRUCTION SET REFERENCE - FMA

# 6.1 FMA INSTRUCTION SET REFERENCE

This section describes FMA instructions in details. Conventions and notations of instruction format can be found in Section 5.1.

## VFMADD132PD/VFMADD213PD/VFMADD231PD - Fused Multiply-Add of Packed Double-Precision Floating-Point Values



### Description

Performs a set of SIMD multiply-add computation on packed double-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four
packed double-precision floating-point values to the destination operand (first source operand).

VFMADD213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand, adds the infinite precision intermediate result to the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMADD231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floatingpoint values in the third source operand, adds the infinite precision intermediate result to the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

## **VFMADD132PD DEST, SRC2, SRC3**

```
IF (VEX.128) THEN 
   MAXVI = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
```

```
\text{DEST}[n+63:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{DEST}[n+63:n]*\text{SRC}3[n+63:n] + \text{SRC}2[n+63:n])}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
```
#### **VFMADD213PD DEST, SRC2, SRC3**

```
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
   \text{DEST}[n+63:n] \leftarrow \text{RoundFPControl} MXCSR(SRC2[n+63:n]*DEST[n+63:n] + SRC3[n+63:n])
}
IF (VEX.128) THEN
DEFed 255:1281 \div 0FI
```

```
VFMADD231PD DEST, SRC2, SRC3
```

```
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i;
   \text{DEST}[n+63:n] \leftarrow \text{RoundFPControl MXCSR(SRC2[n+63:n]*SRC3[n+63:n] + DEST[n+63:n])}}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
```
### Intel C/C++ Compiler Intrinsic Equivalent

```
VFMADD132PD __m128d _mm_fmadd_pd (__m128d a, __m128d b, __m128d c);
VFMADD213PD __m128d _mm_fmadd_pd (__m128d a, __m128d b, __m128d c);
VFMADD231PD __m128d _mm_fmadd_pd (__m128d a, __m128d b, __m128d c);
VFMADD132PD __m256d _mm256_fmadd_pd (__m256d a, __m256d b, __m256d c);
VFMADD213PD m256d mm256 fmadd pd (m256d a, m256d b, m256d c);
```
VFMADD231PD \_\_m256d \_mm256\_fmadd\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMADD132PS/VFMADD213PS/VFMADD231PS - Fused Multiply-Add of Packed Single-Precision Floating-Point Values



## **Description**

Performs a set of SIMD multiply-add computation on packed single-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight

packed single-precision floating-point values to the destination operand (first source operand).

VFMADD213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand, adds the infinite precision intermediate result to the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting the four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMADD231PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

```
VFMADD132PS DEST, SRC2, SRC3
```
IF (VEX.128) THEN  $MAXVL = 4$ ELSEIF (VEX.256)  $MAXVI = 8$ FI For  $i = 0$  to MAXVL-1 {  $n = 32*$ i:  $\text{DEST}[n+31:n] \leftarrow \text{RoundFPControl}$   $\text{MXCSR}(\text{DEST}[n+31:n]*\text{SRC3}[n+31:n] + \text{SRC2}[n+31:n])$ 

```
}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFMADD213PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 \{n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{SRC2}[n+31:n]*\text{DEST}[n+31:n] + \text{SRC3}[n+31:n])}
IF (VEX.128) THEN
   DEF[T255:128] \leftarrow 0FI
VFMADD231PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
   n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl MXCSR(SRC2[n+31:n]*SRC3[n+31:n] + \text{DEST}[n+31:n])}}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
Intel C/C++ Compiler Intrinsic Equivalent
VFMADD132PS __m128 _mm_fmadd_ps (__m128 a, __m128 b, __m128 c);
VFMADD213PS m128 mm fmadd ps (m128 a, m128 b, m128 c);
VFMADD231PS \text{m128 mm} fmadd ps (\text{m128 a}, \text{m128 b}, \text{m128 c});
```
VFMADD132PS \_\_m256 \_mm256\_fmadd\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

VFMADD213PS  $m256$  mm256 fmadd ps ( $m256$  a,  $m256$  b,  $m256$  c);

VFMADD231PS \_\_m256 \_mm256\_fmadd\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

## VFMADD132SD/VFMADD213SD/VFMADD231SD - Fused Multiply-Add of Scalar Double-Precision Floating-Point Values



## **Description**

Performs a SIMD multiply-add computation on the low packed double-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFMADD213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand, adds the infinite precision intermediate result to the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFMADD231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 64-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

### **VFMADD132SD DEST, SRC2, SRC3**

 $\text{DEST}[63:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[63:0]*\text{SRC3}[63:0] + \text{SRC2}[63:0])$  $DEF[127:64] \leftarrow \text{DEF}[127:64]$  $DEF[T255:128] \leftarrow 0$ 

### **VFMADD213SD DEST, SRC2, SRC3**

DEST[63:0]  $\leftarrow$  RoundFPControl\_MXCSR(SRC2[63:0]\*DEST[63:0] + SRC3[63:0])  $\text{DEF}[127:64] \leftarrow \text{DEF}[127:64]$  $DEF[T255:128] \leftarrow 0$ 

## **VFMADD231SD DEST, SRC2, SRC3**

 $\text{DEF}[63:0] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[63:0]*SRC3[63:0] + DEST[63:0])}$  $\text{DEF}[127:64] \leftarrow \text{DEF}[127:64]$ DEST[255:128]  $\leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VFMADD132SD \_\_m128d \_mm\_fmadd\_sd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFMADD213SD \_\_m128d \_mm\_fmadd\_sd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFMADD231SD  $ml28d$  mm fmadd sd ( $ml28d$  a,  $ml28d$  b,  $ml28d$  c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions

See Exceptions Type 3

## VFMADD132SS/VFMADD213SS/VFMADD231SS - Fused Multiply-Add of Scalar Single-Precision Floating-Point Values



## **Description**

Performs a SIMD multiply-add computation on packed single-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMADD213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand, adds the infinite precision intermediate result to the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMADD231SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

### **VFMADD132SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[31:0] * \text{SRC3}[31:0] + \text{SRC2}[31:0])$  $DEF[127:32] \leftarrow \text{DEF}[127:32]$  $DEF[T255:128] \leftarrow 0$ 

#### **VFMADD213SS DEST, SRC2, SRC3**

DEST[31:0]  $\leftarrow$  RoundFPControl\_MXCSR(SRC2[31:0]\*DEST[31:0] + SRC3[31:0])  $\text{DEF}[127:32] \leftarrow \text{DEF}[127:32]$  $DEF[T255:128] \leftarrow 0$ 

#### **VFMADD231SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[31:0]*SRC3[63:0] + DEST[31:0])}$  $\text{DEF}[127:32] \leftarrow \text{DEF}[127:32]$ DEST[255:128]  $\leftarrow 0$ 

## Intel C/C++ Compiler Intrinsic Equivalent

VFMADD132SS \_\_m128 \_mm\_fmadd\_ss (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFMADD213SS \_\_m128 \_mm\_fmadd\_ss (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFMADD231SS  $m128$  mm fmadd ss ( $m128$  a,  $m128$  b,  $m128$  c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD - Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values



## Description

VFMADDSUB132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the

even double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMADDSUB213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMADDSUB231PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

## **VFMADDSUB132PD DEST, SRC2, SRC3**

IF (VEX.128) THEN

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[63:0] * \text{SRC3}[63:0] - \text{SRC2}[63:0])$ DEST[127:64] ← RoundFPControl\_MXCSR(DEST[127:64]\*SRC3[127:64] + SRC2[127:64])  $DEF[T255:128] \leftarrow 0$ 

ELSEIF (VEX.256)

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[63:0] * \text{SRC3}[63:0] - \text{SRC2}[63:0])$ DEST[127:64] ← RoundFPControl\_MXCSR(DEST[127:64]\*SRC3[127:64] + SRC2[127:64])

```
DEST[191:128] ← RoundFPControl_MXCSR(DEST[191:128]*SRC3[191:128] - SRC2[191:128])
DEST[255:192] Å RoundFPControl_MXCSR(DEST[255:192]*SRC3[255:192] + SRC2[255:192]
```
### **VFMADDSUB213PD DEST, SRC2, SRC3**

#### IF (VEX.128) THEN

FI

DEST[63:0] Å RoundFPControl\_MXCSR(SRC2[63:0]\*DEST[63:0] - SRC3[63:0])  $DEF[127:64] \leftarrow$  RoundFPControl\_MXCSR(SRC2[127:64]\*DEST[127:64] + SRC3[127:64])  $DEFST[255:128] \leftarrow 0$ ELSEIF (VEX.256)

```
DEST[63:0] ← RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] - SRC3[63:0])
   DEST[127:64] Å RoundFPControl_MXCSR(SRC2[127:64]*DEST[127:64] + SRC3[127:64])
   DEST[191:128] ← RoundFPControl_MXCSR(SRC2[191:128]*DEST[191:128] - SRC3[191:128])
   DEST[255:192] Å RoundFPControl_MXCSR(SRC2[255:192]*DEST[255:192] + SRC3[255:192]
FI
```
#### **VFMADDSUB231PD DEST, SRC2, SRC3**

IF (VEX.128) THEN DEST[63:0] Å RoundFPControl\_MXCSR(SRC2[63:0]\*SRC3[63:0] - DEST[63:0]) DEST[127:64] Å RoundFPControl\_MXCSR(SRC2[127:64]\*SRC3[127:64] + DEST[127:64])  $DEFST[255:128] \leftarrow 0$ ELSEIF (VEX.256)

DEST[63:0] Å RoundFPControl\_MXCSR(SRC2[63:0]\*SRC3[63:0] - DEST[63:0]) DEST[127:64] Å RoundFPControl\_MXCSR(SRC2[127:64]\*SRC3[127:64] + DEST[127:64]) DEST[191:128] ← RoundFPControl\_MXCSR(SRC2[191:128]\*SRC3[191:128] - DEST[191:128]) DEST[255:192] Å RoundFPControl\_MXCSR(SRC2[255:192]\*SRC3[255:192] + DEST[255:192]

FI

#### Intel C/C++ Compiler Intrinsic Equivalent

VFMADDSUB132PD \_\_m128d \_mm\_fmaddsub\_pd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFMADDSUB213PD  $\mu$  m128d mm fmaddsub pd ( $\mu$ m128d a,  $\mu$ 128d b,  $\mu$ n128d c);

VFMADDSUB231PD  $\_$ m128d  $\_$ mm fmaddsub pd ( $\_$ m128d a,  $\_$ m128d b,  $\_$ m128d c);

VFMADDSUB132PD \_\_m256d \_mm256\_fmaddsub\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

VFMADDSUB213PD  $m256d$  mm256 fmaddsub pd ( $m256d$  a,  $m256d$  b,  $m256d$  c);

VFMADDSUB231PD  $\_$ m256d  $\_mm256$  fmaddsub pd ( $\_m256$  a,  $\_m256$  b,  $\_m256$  c);

### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS - Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values



## Description

VFMADDSUB132PS: Multiplies the four or eight packed single-precision floatingpoint values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the

even single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMADDSUB213PS: Multiplies the four or eight packed single-precision floatingpoint values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMADDSUB231PS: Multiplies the four or eight packed single-precision floatingpoint values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

**VFMADDSUB132PS DEST, SRC2, SRC3**  IF (VEX.128) THEN  $MAXVI = 2$ ELSEIF (VEX.256)  $MAXVI = 4$ FI For  $i = 0$  to MAXVL -1{  $n = 64*$ i:

```
DEST[n+31:n] Å RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] - SRC2[n+31:n])
   \text{DEST}[n+63:n+32] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{DEST}[n+63:n+32]*\text{SRC}3:n+32] +SRC2[n+63:n+32])
}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFMADDSUB213PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL -1{
   n = 64*i;
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[n+31:n]*DEST[n+31:n] - SRC3[n+31:n])}\text{DEST}[n+63:n+32] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[n+63:n+32]*\text{DEST}[n+63:n+32]+SRC3[n+63:n+32])
}
IF (VEX.128) THEN
   DEST[255:128] \leftarrow 0FI
VFMADDSUB231PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL =2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL -1{
   n = 64*i;
   DEST[n+31:n] Å RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] - DEST[n+31:n])
   DEST[n+63:n+32] ← RoundFPControl_MXCSR(SRC2[n+63:n+32]*SRC3[n+63:n+32] +
DEST[n+63:n+32])
}
IF (VEX.128) THEN
   DEFST[255:128] \leftarrow 0FI
```
Intel C/C++ Compiler Intrinsic Equivalent

VFMADDSUB132PS  $\text{m128 mm\_fm}$  and  $\text{m128 a, } \text{m128 b, } \text{m128 c)}$ ;

VFMADDSUB213PS  $m128$  mm fmaddsub ps ( $m128$  a,  $m128$  b,  $m128$  c); VFMADDSUB231PS \_\_m128 \_mm\_fmaddsub\_ps (\_\_m128 a, \_\_m128 b, \_\_m128 c); VFMADDSUB132PS \_\_m256 \_mm256\_fmaddsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c); VFMADDSUB213PS  $m256$  mm256 fmaddsub ps ( $m256$  a,  $m256$  b,  $m256$  c); VFMADDSUB231PS \_\_m256 \_mm256\_fmaddsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD - Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values



## Description

VFMSUBADD132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the

even double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUBADD213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUBADD231PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFMSUBADD132PD DEST, SRC2, SRC3**

IF (VEX.128) THEN

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[63:0]*\text{SRC3}[63:0] + \text{SRC2}[63:0])$ DEST[127:64] Å RoundFPControl\_MXCSR(DEST[127:64]\*SRC3[127:64] - SRC2[127:64])  $DEF[T255:128] \leftarrow 0$ 

ELSEIF (VEX.256)

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{DEST}[63:0]*\text{SRC3}[63:0] + \text{SRC2}[63:0])$ DEST[127:64] Å RoundFPControl\_MXCSR(DEST[127:64]\*SRC3[127:64] - SRC2[127:64])

```
\text{DEF}[191:128] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{DEF}[191:128]*S\text{RC}3[191:128] + \text{SRC2}[191:128])DEST[255:192] Å RoundFPControl_MXCSR(DEST[255:192]*SRC3[255:192] - SRC2[255:192]
FI
```
### **VFMSUBADD213PD DEST, SRC2, SRC3**

#### IF (VEX.128) THEN

 $\text{DEST}[63:0] \leftarrow \text{RoundFPControl}-\text{MXCSR}( \text{SRC}2[63:0] * \text{DEFST}[63:0] + \text{SRC}3[63:0])$ DEST[127:64]  $\leftarrow$  RoundFPControl\_MXCSR(SRC2[127:64]\*DEST[127:64] - SRC3[127:64])  $DEFST[255:128] \leftarrow 0$ ELSEIF (VEX.256)

```
DEST[63:0] \leftarrow RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] + SRC3[63:0])
   DEST[127:64] ← RoundFPControl_MXCSR(SRC2[127:64]*DEST[127:64] - SRC3[127:64])
   DEST[191:128] Å RoundFPControl_MXCSR(SRC2[191:128]*DEST[191:128] + SRC3[191:128])
   DEST[255:192] Å RoundFPControl_MXCSR(SRC2[255:192]*DEST[255:192] - SRC3[255:192]
FI
```
#### **VFMSUBADD231PD DEST, SRC2, SRC3**



DEST[127:64] ← RoundFPControl\_MXCSR(SRC2[127:64]\*SRC3[127:64] - DEST[127:64]) DEST[191:128] Å RoundFPControl\_MXCSR(SRC2[191:128]\*SRC3[191:128] + DEST[191:128]) DEST[255:192] Å RoundFPControl\_MXCSR(SRC2[255:192]\*SRC3[255:192] - DEST[255:192]

FI

#### Intel C/C++ Compiler Intrinsic Equivalent

VFMSUBADD132PD \_\_m128d \_mm\_fmsubadd\_pd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFMSUBADD213PD  $\mu$  m128d mm fmsubadd pd ( $\mu$ m128d a,  $\mu$ 128d b,  $\mu$ n128d c);

VFMSUBADD231PD  $\_$ m128d  $\_$ mm fmsubadd pd ( $\_$ m128d a,  $\_$ m128d b,  $\_$ m128d c);

VFMSUBADD132PD \_\_m256d \_mm256\_fmsubadd\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

VFMSUBADD213PD  $m256d$  mm256 fmsubadd pd ( $m256d$  a,  $m256d$  b,  $m256d$  c);

VFMSUBADD231PD \_\_m256d \_mm256\_fmsubadd\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

## INSTRUCTION SET REFERENCE - FMA

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS - Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values



## Description

VFMSUBADD132PS: Multiplies the four or eight packed single-precision floatingpoint values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the

even single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMSUBADD213PS: Multiplies the four or eight packed single-precision floatingpoint values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMSUBADD231PS: Multiplies the four or eight packed single-precision floatingpoint values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFMSUBADD132PS DEST, SRC2, SRC3**

IF (VEX.128) THEN  $MAXVL =2$ ELSEIF (VEX.256)  $MAXVI = 4$ FI For  $i = 0$  to MAXVL-1{

```
n = 64*i;
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl MXCSR}(\text{DEST}[n+31:n]*\text{SRC}31:n] + \text{SRC2}[n+31:n])\text{DEST}[n+63:n+32] \leftarrow \text{RoundFPControl MXCSR}(\text{DEST}[n+63:n+32]*SRC3[n+63:n+32] -
SRC2[n+63:n+32])
}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFMSUBADD213PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL -1{
   n = 64*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[n+31:n]*DEST}[n+31:n] + SRC3[n+31:n])\text{DEF}[n+63:n+32] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[n+63:n+32]*\text{DEST}[n+63:n+32] -SRC3[n+63:n+32])
}
IF (VEX.128) THEN
   DEST[255:128] \leftarrow 0FI
VFMSUBADD231PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL =2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL -1{
   n = 64*i;
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] + DEST[n+31:n])}\text{DEST}[n+63:n+32] \leftarrow \text{RoundFPControl\_MXCSR(SRC2[n+63:n+32]*SRC}\text{SRC3}[n+63:n+32]DEST[n+63:n+32])
}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
```
Intel C/C++ Compiler Intrinsic Equivalent

VFMSUBADD132PS \_\_m128 \_mm\_fmsubadd\_ps (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFMSUBADD213PS  $m128$  mm fmsubadd ps ( $m128$  a,  $m128$  b,  $m128$  c); VFMSUBADD231PS \_\_m128 \_mm\_fmsubadd\_ps (\_\_m128 a, \_\_m128 b, \_\_m128 c); VFMSUBADD132PS \_\_m256 \_mm256\_fmsubadd\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c); VFMSUBADD213PS  $m256$  mm256 fmsubadd ps ( $m256$  a,  $m256$  b,  $m256$  c); VFMSUBADD231PS \_\_m256 \_mm256\_fmsubadd\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMSUB132PD/VFMSUB213PD/VFMSUB231PD - Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values



## **Description**

Performs a set of SIMD multiply-subtract computation on packed double-precision floating-point values using three source operands and writes the multiply-subtract results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMSUB132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four

packed double-precision floating-point values to the destination operand (first source operand).

VFMSUB213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUB231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floatingpoint values in the third source operand. From the infinite precision intermediate result, subtracts the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFMSUB132PD DEST, SRC2, SRC3**

```
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
   DEST[n+63:n] \leftarrow RoundFPControl_MXCSR(DEST[n+63:n]*SRC3[n+63:n] - SRC2[n+63:n])
```

```
}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
VFMSUB213PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 \{n = 64*i:
   DEST[n+63:n] \leftarrow RoundFPControl_MXCSR(SRC2[n+63:n]*DEST[n+63:n] - SRC3[n+63:n])
}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
VFMSUB231PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
   \text{DEST}[n+63:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{SRC2}[n+63:n]*\text{SRC3}[n+63:n] - \text{DEST}[n+63:n])}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
Intel C/C++ Compiler Intrinsic Equivalent
VFMSUB132PD __m128d _mm_fmsub_pd (__m128d a, __m128d b, __m128d c);
VFMSUB213PD m128d mm fmsub pd (m128d a, m128d b, m128d c);
VFMSUB231PD __m128d _mm_fmsub_pd (__m128d a, __m128d b, __m128d c);
VFMSUB132PD __m256d _mm256_fmsub_pd (__m256d a, __m256d b, __m256d c);
```

```
VFMSUB213PD m256d mm256 fmsub pd (m256d a, m256d b, m256d c);
```
## INSTRUCTION SET REFERENCE - FMA

VFMSUB231PD \_\_m256d \_mm256\_fmsub\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# VFMSUB132PS/VFMSUB213PS/VFMSUB231PS - Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values



## **Description**

Performs a set of SIMD multiply-subtract computation on packed single-precision floating-point values using three source operands and writes the multiply-subtract results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMSUB132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or

eight packed single-precision floating-point values to the destination operand (first source operand).

VFMSUB213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMSUB231PS: Multiplies the four or eight packed single-precision floating-point values from the second source to the four or eight packed single-precision floatingpoint values in the third source operand. From the infinite precision intermediate result, subtracts the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

## **VFMSUB132PS DEST, SRC2, SRC3**

IF (VEX.128) THEN  $MAXVL = 4$ ELSEIF (VEX.256)  $MAXVL = 8$ FI For  $i = 0$  to MAXVL-1 {  $n = 32*$ i:

```
\text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{DEST}[n+31:n]*\text{SRCSRC3}[n+31:n] - \text{SRC2}[n+31:n])}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFMSUB213PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVI = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
   n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{SRC2}[n+31:n]*\text{DEST}[n+31:n] - \text{SRC3}[n+31:n])}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFMSUB231PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
   n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(\text{SRC2}[n+31:n]*\text{SRC3}[n+31:n] - \text{DEST}[n+31:n])}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
Intel C/C++ Compiler Intrinsic Equivalent
VFMSUB132PS __m128 _mm_fmsub_ps (__m128 a, __m128 b, __m128 c);
```
VFMSUB213PS \_\_m128 \_mm\_fmsub\_ps (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFMSUB231PS \_\_m128 \_mm\_fmsub\_ps (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFMSUB132PS \_\_m256 \_mm256\_fmsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

VFMSUB213PS  $m256$  mm256 fmsub ps ( $m256$  a,  $m256$  b,  $m256$  c);

## INSTRUCTION SET REFERENCE - FMA

VFMSUB231PS \_\_m256 \_mm256\_fmsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal
# VFMSUB132SD/VFMSUB213SD/VFMSUB231SD - Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values



## **Description**

Performs a SIMD multiply-subtract computation on the low packed double-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMSUB132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFMSUB213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFMSUB231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point value in the first source operand, performs

rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 64-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

#### **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFMSUB132SD DEST, SRC2, SRC3**

 $DEFedationed$  MXCSR(DEST[63:0]\*SRC3[63:0] - SRC2[63:0])  $DEFST[127:64] \leftarrow$  DEST[127:64]  $DEF[T255:128] \leftarrow 0$ 

#### **VFMSUB213SD DEST, SRC2, SRC3**

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl MXCSR(SRC2[63:0]*\text{DEF}(63:0] - SRC3[63:0])}$  $DEF[127:64] \leftarrow \text{DEF}[127:64]$  $DEFST[255:128] \leftarrow 0$ 

#### **VFMSUB231SD DEST, SRC2, SRC3**

 $DEFedationed$  MXCSR(SRC2[63:0]\*SRC3[63:0] - DEST[63:0])  $DEF[127:64] \leftarrow \text{DEF}[127:64]$  $DEFed 255:1281 \div 0$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

VFMSUB132SD \_\_m128d \_mm\_fmsub\_sd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFMSUB213SD  $ml28d$  mm fmsub sd ( $ml28d$  a,  $ml28d$  b,  $ml28d$  c);

VFMSUB231SD \_\_m128d \_mm\_fmsub\_sd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

# Other Exceptions See Exceptions Type 3

# VFMSUB132SS/VFMSUB213SS/VFMSUB231SS - Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values



## **Description**

Performs a SIMD multiply-subtract computation on the low packed single-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMSUB132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the the low packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMSUB213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMSUB231SS: Multiplies the low packed single-precision floating-point value from the second source to the low packed single-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point value in the first source operand, performs

rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

#### **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFMSUB132SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl MXCSR}(\text{DEST}[31:0]*\text{SRC}3[31:0] - \text{SRC}2[31:0])$  $DEFST[127:32] \leftarrow \text{DEFT}[127:32]$  $DEF[T255:128] \leftarrow 0$ 

#### **VFMSUB213SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl MXCSR(SRC2[31:0]*\text{DEF}[31:0] - SRC3[31:0])}$  $\text{DEF}[127:32] \leftarrow \text{DEF}[127:32]$  $DEFST[255:128] \leftarrow 0$ 

#### **VFMSUB231SS DEST, SRC2, SRC3**

DEST[31:0] Å RoundFPControl\_MXCSR(SRC2[31:0]\*SRC3[63:0] - DEST[31:0])  $DEF[127:32] \leftarrow \text{DEF}[127:32]$  $DEF[T255:128] \leftarrow 0$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

VFMSUB132SS \_\_m128 \_mm\_fmsub\_ss (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFMSUB213SS  $m128$  mm fmsub ss ( $m128$  a,  $m128$  b,  $m128$  c);

VFMSUB231SS  $\text{m128 mm}$  fmsub\_ss ( $\text{m128 a}$ ,  $\text{m128 b}$ ,  $\text{m128 c}$ );

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 3

# VFNMADD132PD/VFNMADD213PD/VFNMADD231PD - Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values



## **Description**

VFNMADD132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFNMADD213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand, adds the negated infinite precision intermediate result to the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFNMADD231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floatingpoint values in the third source operand, adds the negated infinite precision intermediate result to the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

#### **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

```
VFNMADD132PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVI = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
   DEST[n+63:n] \leftarrow RoundFPControl_MXCSR(-(DEST[n+63:n]*SRC3[n+63:n]) + SRC2[n+63:n]
```

```
}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
VFNMADD213PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 \{n = 64*i:
   DEST[n+63:n] \leftarrow RoundFPControl_MXCSR(-(SRC2[n+63:n]*DEST[n+63:n]) + SRC3[n+63:n])
}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
VFNMADD231PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
   DEST[n+63:n] \leftarrow RoundFPControl_MXCSR(-(SRC2[n+63:n]*SRC3[n+63:n]) + DEST[n+63:n]}
IF (VEX.128) THEN
DEF[255:128] \leftarrow 0FI
Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD132PD __m128d _mm_fnmadd_pd (__m128d a, __m128d b, __m128d c);
VFNMADD213PD \mu m128d mm finmadd pd (\mum128d a, \mum128d b, \mun128d c);
VFNMADD231PD \_ m128d \_mm fnmadd\_pd (\_m128d a, \_m128d b, \_m128d c);
VFNMADD132PD __m256d _mm256_fnmadd_pd (__m256d a, __m256d b, __m256d c);
```
VFNMADD213PD  $m256d$  mm256 fnmadd pd ( $m256d$  a,  $m256d$  b,  $m256d$  c);

#### INSTRUCTION SET REFERENCE - FMA

VFNMADD231PD \_\_m256d \_mm256\_fnmadd\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

# SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 2

# VFNMADD132PS/VFNMADD213PS/VFNMADD231PS - Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values



## Description

VFNMADD132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or

eight packed single-precision floating-point values to the destination operand (first source operand).

VFNMADD213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand, adds the negated infinite precision intermediate result to the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting the four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFNMADD231PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0)

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

```
VFNMADD132PS DEST, SRC2, SRC3
```
IF (VEX.128) THEN  $MAXVL = 4$ ELSEIF (VEX.256)  $MAXVI = 8$ FI For  $i = 0$  to MAXVL-1 {  $n = 32*$ i:  $\text{DEST}[n+31:n] \leftarrow \text{RoundFPControl\_MXCSR}(-(\text{DEST}[n+31:n]*\text{SRCS}[n+31:n]) + \text{SRC2}[n+31:n])$ 

```
}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFNMADD213PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVI = 8FI
For i = 0 to MAXVL-1 \{n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl\_MXCSR}(-(\text{SRC2}[n+31:n]*\text{DEST}[n+31:n]) + \text{SRC3}[n+31:n])}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFNMADD231PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
   n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR}(- (\text{SRC2}[n+31:n]*\text{SRC3}[n+31:n]) + \text{DEST}[n+31:n])}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD132PS __m128 _mm_fnmadd_ps (__m128 a, __m128 b, __m128 c);
VFNMADD213PS m128 mm fnmadd ps (m128 a, m128 b, m128 c);
VFNMADD231PS \_m128 mm fnmadd ps (\_m128 a, \_m128 b, \_m128 c);
VFNMADD132PS __m256 _mm256_fnmadd_ps (__m256 a, __m256 b, __m256 c);
```

```
VFNMADD213PS m256 mm256 fnmadd ps (m256 a, m256 b, m256 c);
```
#### INSTRUCTION SET REFERENCE - FMA

VFNMADD231PS \_\_m256 \_mm256\_fnmadd\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

# SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 2



# VFNMADD132SD/VFNMADD213SD/VFNMADD231SD - Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values

# **Description**

VFNMADD132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMADD213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMADD231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 64-bit

memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

#### .Operation

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFNMADD132SD DEST, SRC2, SRC3**

 $\text{DEST}[63:0] \leftarrow \text{RoundFPControl\_MXCSR}(-(\text{DEST}[63:0]*\text{SRC3}[63:0]) + \text{SRC2}[63:0])$  $DEST[127:64] \leftarrow DEST[127:64]$  $DEFed 255:1281 \div 0$ 

#### **VFNMADD213SD DEST, SRC2, SRC3**

 $\text{DEF}[63:0] \leftarrow \text{RoundFPControl\_MXCSR}(-\left(\text{SRC2}[63:0]*\text{DEF}[63:0]\right) + \text{SRC3}[63:0])$  $\text{DEF127:}64$ ]  $\leftarrow$  DEST[127:64]  $DEFed 255:1281 \div 0$ 

#### **VFNMADD231SD DEST, SRC2, SRC3**

 $\text{DEF}[63:0] \leftarrow \text{RoundFPControl\_MXCSR}(- (\text{SRC2}[63:0]*\text{SRC3}[63:0]) + \text{DEF}[63:0])$  $\text{DEF}[127:64] \leftarrow \text{DEF}[127:64]$  $DEF[T255:128] \leftarrow 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VFNMADD132SD \_\_m128d \_mm\_fnmadd\_sd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFNMADD213SD  $\_m128d$   $\_mm$  fnmadd $\_sd$  ( $\_m128d$  a,  $\_m128d$  b,  $\_m128d$  c);

VFNMADD231SD  $m128d$  mm finmadd sd ( $m128d$  a,  $m128d$  b,  $m128d$  c);

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### Other Exceptions

See Exceptions Type 3

# VFNMADD132SS/VFNMADD213SS/VFNMADD231SS - Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values



# **Description**

VFNMADD132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFNMADD213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFNMADD231SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

#### **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFNMADD132SS DEST, SRC2, SRC3**

 $\text{DEST}[31:0] \leftarrow \text{RoundFPControl\_MXCSR}(\text{-}( \text{DEST}[31:0]^\ast \text{SRC3}[31:0]) + \text{SRC2}[31:0])$  $\text{DEF127:32}$   $\leftarrow$  DEST[127:32]  $DEF[T255:128] \leftarrow 0$ 

#### **VFNMADD213SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl\_MXCSR}(-\text{(SRC2}[31:0]*\text{DEST}[31:0]) + \text{SRC3}[31:0])$  $\text{DEF127:32}$   $\leftarrow$  DEST[127:32]  $DEFed 255:1281 \div 0$ 

#### **VFNMADD231SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl\_MXCSR}(-(\text{SRC2}[31:0]*\text{SRC3}[63:0]) + \text{DEF}[31:0])$  $DEST[127:32] \leftarrow DEST[127:32]$  $DEFed 255:1281 \div 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VFNMADD132SS  $\_m128$  mm fnmadd ss ( $\_m128$  a,  $\_m128$  b,  $\_m128$  c);

VFNMADD213SS \_\_m128 \_mm\_fnmadd\_ss (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFNMADD231SS  $m128$  mm fnmadd ss ( $m128$  a,  $m128$  b,  $m128$  c);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

**Other Exceptions** 

See Exceptions Type 3

# VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD - Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values



## **Description**

VFNMSUB132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From negated infinite precision

intermediate results, subtracts the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUB213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From negated infinite precision intermediate results, subtracts the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).

VFMSUB231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floatingpoint values in the third source operand. From negated infinite precision intermediate results, subtracts the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128 bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

## **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

**VFNMSUB132PD DEST, SRC2, SRC3**  IF (VEX.128) THEN  $MAXVL =2$ ELSEIF (VEX.256)  $MAXVL = 4$ FI For  $i = 0$  to MAXVL-1 {

```
n = 64*i;
   DEST[n+63:n] \leftarrow RoundFPControl_MXCSR( - (DEST[n+63:n]*SRC3[n+63:n]) - SRC2[n+63:n]}
IF (VEX.128) THEN
DEF[T255:128] \leftarrow 0FI
VFNMSUB213PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVI = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i;
   \text{DEST}[n+63:n] \leftarrow \text{RoundFPControl} \text{MXCSR} ( - \text{SRC2}[n+63:n]*\text{DEF}[n+63:n] ) - \text{SRC3}[n+63:n]}
IF (VEX.128) THEN
DEF[T255:128] \leftarrow 0FI
VFNMSUB231PD DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 2ELSEIF (VEX.256)
   MAXVL = 4FI
For i = 0 to MAXVL-1 {
   n = 64*i:
   DEST[n+63:n] Å RoundFPControl_MXCSR( - (SRC2[n+63:n]*SRC3[n+63:n]) - DEST[n+63:n])
}
IF (VEX.128) THEN
DEF[T255:128] \leftarrow 0FI
```
#### Intel C/C++ Compiler Intrinsic Equivalent

```
VFNMSUB132PD __m128d _mm_fnmsub_pd (__m128d a, __m128d b, __m128d c);
VFNMSUB213PD m128d mm filmsub pd (m128d a, m128d b, m128d c);
VFNMSUB231PD \equiv m128d \equiv mm finmsub pd (\equiv m128d a, \equiv m128d b, \equiv m128d c);
VFNMSUB132PD __m256d _mm256_fnmsub_pd (__m256d a, __m256d b, __m256d c);
```
VFNMSUB213PD \_\_m256d \_mm256\_fnmsub\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

VFNMSUB231PD \_\_m256d \_mm256\_fnmsub\_pd (\_\_m256d a, \_\_m256d b, \_\_m256d c);

SIMD Floating-Point Exceptions Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 2

# VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS - Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values



## **Description**

VFNMSUB132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From negated infinite precision

intermediate results, subtracts the four or eight packed single-precision floatingpoint values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFNMSUB213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From negated infinite precision intermediate results, subtracts the four or eight packed single-precision floatingpoint values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFNMSUB231PS: Multiplies the four or eight packed single-precision floating-point values from the second source to the four or eight packed single-precision floatingpoint values in the third source operand. From negated infinite precision intermediate results, subtracts the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg\_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm\_field.

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm\_field. The upper 128 bits of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

## **Operation**

In the operations below, "+" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFNMSUB132PS DEST, SRC2, SRC3**

```
IF (VEX.128) THEN 
   MAXVL =4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
```

```
n = 32*i:
   DEST[n+31:n] \leftarrow RoundFPControl_MXCSR( - (DEST[n+31:n]*SRC3[n+31:n]) - SRC2[n+31:n])
}
IF (VEX.128) THEN
   DEF[255:128] \leftarrow 0FI
VFNMSUB213PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
   n = 32*i;
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR} ( - \text{SRC2}[n+31:n]*\text{DEST}[n+31:n] - \text{SRC3}[n+31:n])
}
IF (VEX.128) THEN
   DEST[255:128] \leftarrow 0FI
VFNMSUB231PS DEST, SRC2, SRC3 
IF (VEX.128) THEN 
   MAXVL = 4ELSEIF (VEX.256)
   MAXVL = 8FI
For i = 0 to MAXVL-1 {
   n = 32*i:
   \text{DEST}[n+31:n] \leftarrow \text{RoundFPControl} \text{MXCSR} ( - \text{SRC2}[n+31:n]*\text{SRC3}[n+31:n] - \text{DEF}[n+31:n])
}
IF (VEX.128) THEN
   DEST[255:128] \leftarrow 0FI
```
#### Intel C/C++ Compiler Intrinsic Equivalent

VFNMSUB132PS \_\_m128 \_mm\_fnmsub\_ps (\_\_m128 a, \_\_m128 b, \_\_m128 c); VFNMSUB213PS  $m128$  mm fnmsub ps ( $m128$  a,  $m128$  b,  $m128$  c); VFNMSUB231PS  $\text{m128 mm}$  filmsub\_ps ( $\text{m128 a, m128 b, m128 c}$ ); VFNMSUB132PS \_\_m256 \_mm256\_fnmsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c); VFNMSUB213PS \_\_m256 \_mm256\_fnmsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

VFNMSUB231PS \_\_m256 \_mm256\_fnmsub\_ps (\_\_m256 a, \_\_m256 b, \_\_m256 c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions See Exceptions Type 2

# VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD - Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values



# Description

VFNMSUB132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMSUB213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VFNMSUB231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 64-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

#### **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFNMSUB132SD DEST, SRC2, SRC3**

DEST[63:0]  $\leftarrow$  RoundFPControl\_MXCSR(- (DEST[63:0]\*SRC3[63:0]) - SRC2[63:0])  $DEF[T127:64] \leftarrow \text{DEF}[127:64]$  $DEFed 255:1281 \div 0$ 

#### **VFNMSUB213SD DEST, SRC2, SRC3**

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl\_MXCSR}(-\text{(SRC2}[63:0]*\text{DEST}[63:0]) - \text{SRC3}[63:0])$  $\text{DEF127:}64$ ]  $\leftarrow$  DEST[127:64]  $DEFed 255:1281 \div 0$ 

#### **VFNMSUB231SD DEST, SRC2, SRC3**

 $\text{DEF}(63:0] \leftarrow \text{RoundFPControl\_MXCSR}(-\text{(SRC2}[63:0]*\text{SRC3}[63:0]) - \text{DEF}(63:0])$  $DEST[127:64] \leftarrow DEST[127:64]$  $DEFed 255:1281 \div 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VFNMSUB132SD \_\_m128d \_mm\_fnmsub\_sd (\_\_m128d a, \_\_m128d b, \_\_m128d c);

VFNMSUB213SD  $\_m128d$   $\_mm$  finmsub $\_sd$  ( $\_m128d$  a,  $\_m128d$  b,  $\_m128d$  c);

VFNMSUB231SD  $m128d$  mm finmsub sd ( $m128d$  a,  $m128d$  b,  $m128d$  c);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### **Other Exceptions**

See Exceptions Type 3

# VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS - Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values



# Description

VFNMSUB132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFNMSUB213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFNMSUB231SS: Multiplies the low packed single-precision floating-point value from the second source to the low packed single-precision floating-point value in the third source operand. From negated infinite precision intermediate result, the low singleprecision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg\_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm\_field. The upper bits ([255:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also [Section 2.3.1, "FMA Instruction Operand Order and Arithmetic](#page-30-0)  [Behavior"](#page-30-0).

#### **Operation**

In the operations below, "-" and "\*" symbols represent multiplication and addition with infinite precision inputs and outputs (no rounding)

#### **VFNMSUB132SS DEST, SRC2, SRC3**

DEST[31:0]  $\leftarrow$  RoundFPControl\_MXCSR(- (DEST[31:0]\*SRC3[31:0]) - SRC2[31:0])  $\text{DEF127:32}$   $\leftarrow$  DEST[127:32]  $DEF[T255:128] \leftarrow 0$ 

#### **VFNMSUB213SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl\_MXCSR}(-(\text{SRC2}[31:0] \cdot \text{DEF}[31:0]) - \text{SRC3}[31:0])$  $\text{DEF127:32}$   $\leftarrow$  DEST[127:32]  $DEFed 255:1281 \div 0$ 

#### **VFNMSUB231SS DEST, SRC2, SRC3**

 $\text{DEF}[31:0] \leftarrow \text{RoundFPControl\_MXCSR}(-\text{(SRC2}[31:0]*\text{SRC3}[63:0]) - \text{DEF}[31:0])$  $DEST[127:32] \leftarrow DEST[127:32]$  $DEFed 255:1281 \div 0$ 

Intel C/C++ Compiler Intrinsic Equivalent

VFNMSUB132SS  $\text{m128 mm}$  filmsub\_ss ( $\text{m128 a, m128 b, m128 c}$ );

VFNMSUB213SS \_\_m128 \_mm\_fnmsub\_ss (\_\_m128 a, \_\_m128 b, \_\_m128 c);

VFNMSUB231SS  $m128$  mm finmsub ss ( $m128$  a,  $m128$  b,  $m128$  c);

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

#### **Other Exceptions**

See Exceptions Type 3

This page was intentionally left blank.

#### INSTRUCTION SET REFERENCE - FMA



Most SSE/SSE2/SSE3/SSSE3/SSE4 Instructions have been promoted to support VEX.128 encodings which, for non-memory-store versions implies support for zeroing upper bits of YMM registers. [Table A-1](#page-681-0) summarizes the promotion status for existing instructions. The column "VEX.256" indicates whether 256-bit vector form of the instruction using the VEX.256 prefix encoding is supported. The column "VEX.128" indicates whether the instruction using VEX.128 prefix encoding is supported.

<span id="page-681-0"></span>

# Table A-1. Promoted SSE/SSE2/SSE3/SSSE3/SSE4 Instructions

### INSTRUCTION SUMMARY




### INSTRUCTION SUMMARY









Description of Column "If No, Reason?"

**MMX**: Instructions referencing MMX registers do not support VEX

**Scalar:** Scalar instructions are not promoted to 256-bit

**integer:** integer instructions are not promoted.

**VI:** "Vector Integer" instructions are not promoted to 256-bit

**Note 1**: MOVLPD/PS and MOVHPD/PS are not promoted to 256-bit. The equivalent functionality are provided by VINSERTF128 and VEXTRACTF128 instructions as the existing instructions have no natural 256b extension

**Note 2**: BLENDVPD and BLENDVPS are superseded by the more flexible VBLENDVPD and VBLENDVPS.

**Note 3**: It is expected that using 128-bit INSERTPS followed by a VINSERTF128 would be better than promoting INSERTPS to 256-bit (for example).



# Table A-2. AVX, FMA and AES New Instructions























#### INSTRUCTION SUMMARY

# APPENDIX B INSTRUCTION OPCODE MAP

GREEN cells are existing instructions promoted to VEX.128 BLUE cells are existing instructions promoted to VEX.256 and VEX.128 RED cells are AVX and FMA new instructions YELLOW cells are Non-VEX encoded new instructions

#### 0F



66 0F



F2 0F



F3 0F



### 66 0F 38



### INSTRUCTION OPCODE MAP





F2 0F 38



66 0F 3A







This page was intentionally left blank.

# INDEX

# **A**



### **B**



# **C**







### **M**



#### **P**





### **R**



Floating-point Values[. 5-443](#page-548-0) RSQRTSS - Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value [5-446](#page-551-0)

# **S**



# **T**



### **U**

UCOMISD - Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS [5-482](#page-587-0) UCOMISS - Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAG[S](#page-589-0)  $5 - 484$ UNPCKHPD- Unpack and Interleave High Packed Double-Precision Floating-Point Values[. 5-486](#page-591-0)

UNPCKHPS- Unpack and Interleave High Packed Single-Precision Floating-Point Values[. .5-488](#page-593-0)<br>UNPCKLPD- Unpack and Interleave Low Packed Double-Precision Floating-Point Values[. .5-491](#page-596-0)<br>UNPCKLPS- Unpack and Interleave Low Packe

### **V**



### **X**

