



**AP-485**

**APPLICATION  
NOTE**

# **Intel Processor Identification and the CPUID Instruction**

**June 1997**

Order Number : 241618-007

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel's Intel Architecture processors (e.g., Pentium® processor, Pentium processor with MMX™ technology, and Pentium Pro processor) may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation  
P.O. Box 7641  
Mt. Prospect IL 60056-7641

or call 1-800-879-4683  
or visit Intel's website at <http://www.intel.com>

Copyright © Intel Corporation 1997.

\* Third-party brands and names are the property of their respective owners.

## CONTENTS

	PAGE
<b>1.0. INTRODUCTION .....</b>	<b>5</b>
1.1. Update Support.....	5
<b>2.0. DETECTING THE CPUID INSTRUCTION .....</b>	<b>5</b>
<b>3.0. OUTPUT OF THE CPUID INSTRUCTION .....</b>	<b>6</b>
3.1. Vendor ID String.....	8
3.2. Processor Signature.....	8
3.3. Feature Flags.....	10
3.4. Cache Size and Format Information.....	10
3.5. SYSENTER/SYSEXIT – SEP Features Bit .....	12
3.6. Pentium® Pro Processor Output Example .....	12
3.7. Pentium® II Processor Output Example.....	13
<b>4.0. USAGE GUIDELINES .....</b>	<b>13</b>
<b>5.0. PROPER IDENTIFICATION SEQUENCE.....</b>	<b>14</b>
<b>6.0. USAGE PROGRAM EXAMPLES .....</b>	<b>15</b>

**REVISION HISTORY**

<b>Revision</b>	<b>Revision History</b>	<b>Date</b>
-001	Original Issue.	05/93
-002	Modified Table 2, Intel486™ and Pentium® Processor Signatures.	10/93
003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors, and feature flag information updated	09/94
-004	Updated with Pentium Pro and OverDrive processors information. Modified Tables 1, 3 and 5. Inserted Tables 6, 7 and 8. Inserted Sections 3.4. and 3.5.	12/95
-005	Added Figures 1 and 3. Added Footnotes 1 and 2. Modified Figure 2. Added Assembly code example in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified cpuid3b.ASM and cpuid3b.C programs to determine if processor features MMX™ technology. Modified Figure 6.0.	11/96
-006	<p>Modified Table 3. Added reserved for future member of P6 family c processors entry. Modified table header to reflect Pentium II processor family. Modified Table 5. Added SEP bit definition. Added Section 3.5. Added Section 3.7 and Table 9. Corrected references of P6 family to reflect correct usage.</p> <p>Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code sections to check for SEP feature bit and to check for, and identify, the Pentium II processor. Added additional disclaimer related to designers and errata</p>	3/97

## 1.0. INTRODUCTION

As the Intel Architecture evolves with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386™, Intel486™, Pentium® processors, Pentium OverDrive® processors, Pentium processors with MMX™ technology, Pentium OverDrive processors with MMX technology, Pentium Pro processors and Pentium II processors), it is essential that Intel provide an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

1. Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
2. Later, with the advent of the Intel386 processor, Intel implemented processor signature identification which provided the processor family, model, and stepping numbers to software, but only upon reset.
3. As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

The evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models that have differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This application note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

### 1.1. Update Support

You can obtain new Intel processor signature and feature bits information from the developer's manual, programmer's reference manual or appropriate documentation for a processor. In addition, you can receive updated versions of the programming examples included in this application note; contact your Intel representative for more information.


## 2.0. DETECTING THE CPUID INSTRUCTION

Starting with the Intel486 family and subsequent Intel processors, Intel provides a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable.<sup>1</sup> See Figure 1.

---

### Footnotes

<sup>1</sup> Only in some Intel486™ and succeeding processors. Bit 21 in the Intel386™ processor's Eflag register cannot be changed by software, and the Intel386 processor cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.



**Figure 1. Flag Register Evolution**

The POPF, POPFD, PUSHF, and PUSHFD instructions are used to access the Flags, Eflags register. The program examples at the end of this application note show how you use the PUSHFD instruction to read and the POPFD instruction to change the value of the ID flag.

### 3.0. OUTPUT OF THE CPUID INSTRUCTION

Figure 2 summarizes the outputs of the CPUID instruction. The function of the CPUID instruction is fully dependent upon the contents of the EAX register. This means, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register (see Table 1). In order to determine the highest acceptable value for the EAX register input and CPUID operation, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows

```
MOV EAX, 00H
CPUID
```




Figure 2. CPUID Instruction Outputs

Table 1. Effects of EAX Contents on CPUID Instruction Output

Parameter	Outputs of CPUID
EAX = 0	EAX ← Highest value recognized by CPUID instruction
	EBX:EDX:ECX ← Vendor identification string
EAX = 1	EAX ← Processor signature
	EDX ← Feature flags

Table 1. Effects of EAX Contents on CPUID Instruction Output

Parameter	Outputs of CPUID
	EBX:ECX ← Intel reserved (Do not use.)
EAX = 2	EAX:EBX:ECX:EDX ← Processor configuration parameters
3 ≤ EAX ≤ highest value	Intel reserved
EAX > highest	EAX:EBX:ECX:EDX ← Undefined

**Table 1. Effects of EAX Contents on  
CPUID Instruction Output**

Parameter	Outputs of CPUID
value	(Do not use.)

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value. The values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.

### 3.1. Vendor ID String

In addition to returning the highest value in the EAX register, the Intel Vendor-ID string can be simultaneously verified as well. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 2). These registers contain the ASCII string:

GenuineIntel

While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. So the presence of the GenuineIntel string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.

### 3.2. Processor Signature

Beginning with the Intel486 processor family, the processor will return a processor identification signature value after reset in the EDX register (see Figure 3).

EDX	Reserved	Type	Family	Model	Stepping	
						000963

**Figure 3. EDX Register Value after RESET**

Processors that implement the CPUID instruction also return the processor identification signature after reset; however, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 3 shows the format of the signature for the Intel486, Pentium, Pentium Pro and Pentium II processors. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 2. Table 2 shows the values returned in the EAX register currently defined for these processors. (The high-order 18 bits are undefined and reserved.)

The processor type, specified in bit positions 12 and 13 of Table 3, indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system). Table 3 shows the processor type values returned in bits 12 and 13 of the EAX register.

The family values, specified in bit positions 8 through 11, indicates whether the processor belongs to the Intel386, Intel486, Pentium or P6 family of processors.

The model number, specified in bits 4 though 7, indicates the processor's family model number, while the stepping number in bits 0 through 3 indicates the revision number of that model.

**Table 2. Intel486™, Pentium® Processor Family, OverDrive®, Pentium Pro Processor and Pentium II Processor Signatures**

Type	Family	Model	Stepping	Description
00	0100	0000 and 0001	xxxx (1)	Intel486™ DX processors
00	0100	0010	xxxx (1)	Intel486 SX processors
00	0100	0011	xxxx (1)	Intel487™ processors
00	0100	0011	xxxx (1)	IntelDX2™ processors
00	0100	0011	xxxx (1)	IntelDX2 OverDrive® processors
00	0100	0100	xxxx (3)	Intel486 SL processor
00	0100	0101	xxxx (1)	IntelSX2™ processors
00	0100	0111	xxxx (3)	Write-Back Enhanced IntelDX2 processors
00	0100	1000	xxxx (3)	IntelDX4™ processors
00, 01	0100	1000	xxxx (3)	IntelDX4 OverDrive processors
00	0101	0001	xxxx (2)	Pentium® processors (60, 66)
00	0101	0010	xxxx (2)	Pentium processors (75, 90, 100, 120, 133, 150, 166, 200)
00	0101	0001	xxxx (2)	Pentium OverDrive processor for Pentium processor (60, 66)
01 (4)	0101	0010	xxxx (2)	Pentium OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
01	0101	0011	xxxx (2)	Pentium OverDrive processors for Intel486 processor-based systems
00	0101	0100	xxxx (2)	Pentium processor with MMX™ technology (166, 200)
01	0101	0100	xxxx (2)	Reserved for a future OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
00	0110	0001	xxxx (2)	Pentium Pro processor
00	0110	0011	xxxx (2)	Pentium II processor
00	0110	0101	xxxx (2)	Reserved for future member of P6 family of processors
01	0110	0011	xxxx (2)	Reserved for a future OverDrive processor for Pentium Pro processor

**NOTES:**

1. This processor does not implement the CPUID instruction.
2. Refer to the Intel486™ documentation, the *Pentium® Processor Specification Update* (Order Number 242480), the *Pentium® Pro Processor Specification Update* (Order Number 242689), or the *Pentium® II Processor Specification Update* (Order Number 243337) for the latest list of stepping numbers.
3. Stepping 3 implements the CPUID instruction.
4. The definition of the type field for the OverDrive® processor is 01h. An errata on the Pentium OverDrive processor will always return 00h as the type.

**Table 3. Processor Type  
(Bit Positions 13 and 12)**

Value	Description
00	Original OEM processor
01	OverDrive® processor
10	Dual processor
11	Intel reserved (Do not use.)

Older versions of Intel486 SX, Intel486 DX and IntelDX2 processors do not support the CPUID instruction,<sup>2</sup> so they can only return the processor signature at reset. Refer to Table 2 to determine which processors support the CPUID instruction.

Figure 4 shows the format of the processor signature for Intel386 processors, which are different from other processors. Table 4 shows the values currently defined for these Intel386 processors.

### 3.3. Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the

## Footnotes

<sup>2</sup> All Intel486 SK-enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 2.


processor signature in the EAX register) loads the EDX register with the feature flags. The current feature flags (when Flag = 1) indicate what features the processor supports. However, in future feature flags, a value of one may indicate a feature has been removed. Table 5 lists the currently defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in your applications to determine which processor features are supported. By using the CPUID feature flags to predetermine processor features, your software can detect and avoid incompatibilities.

### 3.4. Cache Size and Format Information

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processor's cache characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID has to be executed to obtain a complete image of the processor's caching systems. For example, the Pentium Pro processor returns a value of 1 in the lower 8 bits of the EAX register to indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.

**Figure 4. Processor Signature Format on Intel386™ Processors**

**Table 4. Intel386™ Processor Signatures**

Type	Family	Major Stepping	Minor Stepping	Description
0000	0011	0000	xxxx	Intel386™ DX processor
0010	0011	0000	xxxx	Intel386 SX processor
0010	0011	0000	xxxx	Intel386 CX processor
0010	0011	0000	xxxx	Intel386 EX processor
0100	0011	0000 and 0001	xxxx	Intel386 SL processor
0000	0011	0100	xxxx	RapidCAD® coprocessor

**Table 5. Feature Flag Values**

Bit	Name	Description when Flag = 1	Comments
0	FPU	Floating-point unit on-chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.
3	PSE	Page Size Extension	The processor supports 4-Mbyte pages.
4	TSC	Time Stamp Counter	The RDTSCL instruction is supported including the CR4.TSD bit for access/privilege control.
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.
7	MCE	Machine Check Exception	Machine Check Exception, Exception 18, and the CR4.MCE enable bit are supported
8	CX8	CMPXCHG8 Instruction Supported	The compare and exchange 8 bytes instruction is supported.
9	APIC	On-chip APIC Hardware Supported (1)	The processor contains a local APIC.
10	MTRR	Reserved	Do not count on their value.
11	SEP	Fast System Call	Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to Section 3.5. for further information regarding SYSENTER/SYSEXIT feature and SEP feature bit.
12	MTRR	Memory Type Range Registers	The Processor supports the Memory Type Range Registers specifically the MTRR_CAP register.
13	PGE	Page Global Enable	The global bit in the PDEs and PTEs and the CR4.PGE enable bit are supported.
14	MCA	Machine Check Architecture	The Machine Check Architecture is supported, specifically the MCG_CAP register.
15	CMOV	Conditional Move Instruction Supported	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOMI instructions.
16 – 22	—	Reserved	Do not count on their value.
23	MMX™ Technology	Intel Architecture MMX technology supported	The processor supports the MMX technology instruction set extensions to Intel Architecture.
24 – 31		Reserved	Do not count on their value.

**NOTE:**

1. The processor contains a software-accessible Local APIC.

The remainder of the EAX register, and the EBX, ECX, and EDX registers, contain valid 8 bit descriptors. Table 6 shows that a most significant bit of zero indicates a valid 8-bit descriptor. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Table 7 lists the current descriptor values and their respective cache characteristics. This list will be extended in the future as necessary.

**Table 6. Descriptor Formats**

Register MSB	Descriptor Type	Description
1	Reserved	Reserved for future use.
0	8 bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.

**Table 7. Descriptor Decode Values**

Descriptor Value	Cache Description
00h	Null
01h	Instruction TLB, 4K pages, 4-way set associative, 32 entries
02h	Instruction TLB, 4M pages, 4-way set associative, 4 entries
03h	Data TLB, 4K pages, 4-way set associative, 64 entries
04h	Data TLB, 4M pages, 4-way set associative, 8 entries
06h	Instruction cache, 8K, 4-way set associative, 32 byte line size
08h	16KB instruction cache, 4-way set associative, 32 byte line size
0Ah	Data cache, 8K, 2-way set associative, 32 byte line size
0Ch	16KB data cache, 2-way set associative, 32 byte line size
40h	No L2 cache
41h	Unified cache, 32 byte cache line, 4-way set associative, 128K
42h	Unified cache, 32 byte cache line, 4-way set associative, 256K
43h	Unified cache, 32 byte cache line, 4-way set associative, 512K

### 3.5. SYSENTER/SYSEXIT – SEP Features Bit

The presence of this facility is indicated by the SYSENTER Present (SEP) bit 11 of CPUID. An operating system that detects the presence of the SEP bit must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present:

```
If (CPUID SEP bit is set) {
If (Family == 6) AND (Model < 3) AND
    (Stepping < 3) {
        THEN
        Fast System Call is NOT supported
    }
    ELSE Fast System Call is
        supported
}
```

The Pentium Pro processor (Model = 1) returns a set SEP CPUID feature bit, but should not be used by software.

### 3.6. Pentium® Pro Processor Output Example

The Pentium Pro processor returns the values shown in Table 8. As the value of AL = 1, it is valid to interpret the remainder of the registers according to Table 7. Table 8 also shows that the MSB of the EAX register is 0. This indicates that the upper 8 bits constitute an 8 bit descriptor. The remaining register values in Table 8 show that the Pentium Pro processor has the following cache characteristics:

- A data TLB that maps 4K pages, is 4 way set associative, and has 64 entries.
- An instruction TLB that maps 4M pages, is 4 way set associative, and has 4 entries.
- An instruction TLB that maps 4K pages, is 4 way set associative, and has 32 entries.
- An instruction cache that is 8K, is 4 way set associative, and has a 32 byte line size.
- A data TLB that maps 4M pages, is 4 way set associative, and has 8 entries.
- A data cache that is 8K, is 2 way set associative, and has a 32 byte line size.
- A unified cache that is 256K, is 4 way set associative, and has a 32 byte line size.

**Table 8. Pentium® Pro Processor,with 256K L2 Cache, CPUID (EAX=2) Example Return Values**

	31	23	15	7	0
EAX	03h	02h	01h	01h	
EBX	0	0	0	0	
ECX	0	0	0	0	
EDX	06h	04h	0Ah	42h	

### 3.7. Pentium® II Processor Output Example

The Pentium II processor returns the values shown in Table 9. If the value of AL=1, it is valid to interpret the remainder of the registers according to Table 7. Table 9 also shows the MSB of EAX register is 0. As with the Pentium Pro processor this indicates the upper 8 bits constitute an 8 bit descriptor. The remaining register values in Table 9 shows the Pentium II processor has the following cache characteristics:

- A data TLB that maps 4K pages, is 4 way set associative, and has 64 entries.
- An instruction TLB that maps 4M pages, is 4 way set associative, and has 4 entries.
- An instruction TLB that maps 4K pages, is 4 way set associative, and has 32 entries.
- A data cache that is 16K, is 4 way set associative, and has a 32 byte line size.
- A data TLB that maps 4M pages, is 4 way set associative, and has 8 entries.
- An instruction cache that is 16K, is 4 way set associative, and has a 32 byte line size.
- A unified cache that is 512K, is 4 way set associative, and has a 32 byte line size.

### 4.0. USAGE GUIDELINES

This document presents Intel-recommended feature-detection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2.0, and shown in Section 5.0.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination.
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (Pentium Pro processor) may not necessarily have all the features of a processor with a family value of 5.

**Table 9. Pentium® Processor with 512K L2 Cache, CPUID (EAX=2) Example Return Values**

	31	23	15	7	0
EAX	03h	02h	01h	01h	
EBX	0	0	0	0	
ECX	0	0	0	0	

**Table 9. Pentium® Processor with 512K L2 Cache, CPUID (EAX=2) Example Return Values**

EDX	0Ch	04h	08h	43h
-----	-----	-----	-----	-----


- Do not assume that the features in the OverDrive processors are the same as those in the OEM version of the processor. Internal caches and instruction execution might vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with B-step. Some software attempted to execute these instructions and depended on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.
- Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and do not write clock-dependent code, such as timing loops. For instance, an OverDrive Processor could operate at a higher internal frequency and still report the same family and/or model. Instead, use the system's timers to measure elapsed time. For processors that support the TSC (Time Stamp Counter) functionality, system timers can more directly calibrate the processor core block.
- Processor model-specific registers may differ among processors, including in various models of the Pentium processor. Do not use these registers unless identified for the installed processor. This is particularly important for systems upgradeable with an OverDrive processor. Only use Model Specific registers that are defined in the BIOS writers guide for that processor.
- Do rely on the result of CPUID algorithm when executed in virtual 8086 mode.
- Do not assume any ordering of stepping numbers. They are assigned arbitrarily.

## 5.0. PROPER IDENTIFICATION SEQUENCE

The `cpuid3a.asm` program example demonstrates the correct use of the CPUID instruction. (See Example 1.) It also shows how to identify earlier processor generations that do not implement the processor signature or CPUID instruction. (See Figure 5.) This program example contains the following two procedures:

- `get_cpu_type` identifies the processor type. Figure 5 illustrates the flow of this procedure.
- `get_fpu_type` determines the type of floating-point unit (FPU) or math coprocessor (MCP).

This procedure has been tested with 8086, 80286, Intel386, Intel486, Pentium processor, Pentium processor with MMX technology, OverDrive processor with MMX technology, Pentium Pro processors and Pentium II processors with MMX technology. This program example is written in assembly language and is suitable for inclusion in a run-time library, or as system calls in operating systems.


Figure 5. Flow of Processor `get_cpu_type` Procedure

## 6.0. USAGE PROGRAM EXAMPLES

The `cpuid3b.asm` or `cpuid3.c` program examples demonstrate applications that call `get_cpu_type` and `get_fpu_type` procedures and interpret the returned information. This code is shown in Example 2 and Example 3. The results, which are displayed on the monitor, identify the installed

processor and features. The `cpuid3b.asm` example is written in assembly language and demonstrates an application that displays the returned information in the DOS environment. The `cpuid3.c` example is written in the C language (see Example 2 and Example 3). Figure 6 presents an overview of the relationship between the three program examples.

### cpuid3b.ASM or cpuid3.C



000964

Figure 6. Flow of Processor Identification Extraction Procedure

### Example 1. Processor Identification Extraction Procedure

```
;     Filename:    cpuid3a.asm
;     Copyright 1993, 1994, 1995, 1996, 1997 by Intel Corp.
;
;     This program has been developed by Intel Corporation.  Intel
;     has various intellectual property rights which it may assert
;     under certain circumstances, such as if another
;     manufacturer's processor mis-identifies itself as being
;     "GenuineIntel" when the CPUID instruction is executed.
;
;     Intel specifically disclaims all warranties, express or
;     implied, and all liability, including consequential and other
;     indirect damages, for the use of this program, including
;     liability for infringement of any proprietary rights,
;     and including the warranties of merchantability and fitness
;     for a particular purpose.  Intel does not assume any
;     responsibility for any errors which may appear in this program
;     nor any responsibility to update it.
;
;     This code contains two procedures:
;     _get_cpu_type: Identifies processor type in _cpu_type:
;         0=8086/8088 processor
;         2=Intel 286 processor
;         3=Intel386(TM) family processor
;         4=Intel486(TM) family processor
;         5=Pentium(R) family processor
;         6=P6 family of processors
;
;     _get_fpu_type: Identifies FPU type in _fpu_type:
;         0=FPU not present
;         1=FPU present
;         2=287 present (only if _cpu_type=3)
;         3=387 present (only if _cpu_type=3)
;
;     This program has been tested with the Microsoft Developer Studio.
;     This code correctly detects the current Intel 8086/8088,
;     80286, 80386, 80486, Pentium(R), Pentium(R) Pro, and Pentium(R) II
;     processors in the real-address mode only.
;
;     To assemble this code with TASM, add the JUMPS directive.
;     jumps                                ; Uncomment this line for TASM
;
;
; TITLE cpuid3a
;
; comment this line for 32-bit segments
;
; DOSSEG
;
; uncomment the following 2 lines for 32-bit segments
;
;     .386
;     .model      flat
;
```

```

;      comment this line for 32-bit segments
;

.model      small

CPU_ID      MACRO
    db      0fh          ; Hardcoded CPUID instruction
    db      0a2h
ENDM

.data
public      _cpu_type
public      _fpu_type
public      _v86_flag
public      _cpuid_flag
public      _intel_CPU
public      _vendor_id
public      _cpu_signature
public      _features_ecx
public      _features_edx
public      _features_ebx
public      _sep_flag

._cpu_type      db      0
._fpu_type      db      0
._v86_flag      db      0
._cpuid_flag     db      0
._intel_CPU     db      0
._sep_flag      db      0
._vendor_id     db      "-----"
.intel_id       db      "GenuineIntel"
._cpu_signature  dd      0
._features_ecx   dd      0
._features_edx   dd      0
._features_ebx   dd      0
fp_status       dw      0

.code
;

comment this line for 32-bit segments
;
.8086
;
uncomment this line for 32-bit segments
;
.386

*****public      _get_cpu_type
_get_cpu_type  proc

; This procedure determines the type of processor in a system
; and sets the _cpu_type variable with the appropriate
; value. If the CPUID instruction is available, it is used
; to determine more specific details about the processor.
; All registers are used by this procedure, none are preserved.

```

```
; To avoid AC faults, the AM bit in CR0 must not be set.

; Intel 8086 processor check
; Bits 12-15 of the FLAGS register are always set on the
; 8086 processor.

;
; For 32-bit segments comment the following lines down to the next
; comment line that says "STOP"

;check_8086:
    pushf                                ; push original FLAGS
    pop   ax                               ; get original FLAGS
    mov   cx, ax                           ; save original FLAGS
    and   ax, 0ffffh                      ; clear bits 12-15 in FLAGS
    push  ax                               ; save new FLAGS value on stack
    popf
    pushf                                ; replace current FLAGS value
    pop   ax                               ; get new FLAGS
    and   ax, 0f000h                      ; store new FLAGS in AX
    cmp   ax, 0f000h                      ; if bits 12-15 are set, then
    mov   _cpu_type, 0                     ; processor is an 8086/8088
    jne   check_80286                     ; turn on 8086/8088 flag
    push  sp                               ; go check for 80286
    pop   dx                               ; double check with push sp
    cmp   dx, sp                          ; if value pushed was different
    jne   end_cpu_type                   ; means it's really not an 8086
    mov   _cpu_type, 10h                  ; jump if processor is 8086/8088
    jmp   end_cpu_type                  ; indicate unknown processor

; Intel 286 processor check
; Bits 12-15 of the FLAGS register are always clear on the
; Intel 286 processor in real-address mode.

.286
check_80286:
    smsw  ax                                ; save machine status word
    and   ax, 1                             ; isolate PE bit of MSW
    mov   _v86_flag, al                     ; save PE bit to indicate V86

    or    cx, 0f000h                      ; try to set bits 12-15
    push  cx                               ; save new FLAGS value on stack
    popf
    pushf                                ; replace current FLAGS value
    pop   ax                               ; get new FLAGS
    and   ax, 0f000h                      ; store new FLAGS in AX
    mov   _cpu_type, 2                     ; if bits 12-15 are clear
    jz    end_cpu_type                   ; processor=80286, turn on 80286 flag
    jmp   end_cpu_type                  ; jump if processor is 80286

; Intel386 processor check
; The AC bit, bit #18, is a new bit introduced in the EFLAGS
; register on the Intel486 processor to generate alignment
; faults.
; This bit cannot be set on the Intel386 processor.
```

```

;
;           "STOP"
;
;                                         ; it is safe to use 386 instructions
;
check_80386:
    pushfd
    pop   eax
    mov   ecx, eax
    xor   eax, 40000h
    push  eax
    popfd
    pushfd
    pop   eax
    xor   eax, ecx
    mov   _cpu_type, 3
    jz    end_cpu_type
                                         ; push original EFLAGS
                                         ; get original EFLAGS
                                         ; save original EFLAGS
                                         ; flip AC bit in EFLAGS
                                         ; save new EFLAGS value on stack
                                         ; replace current EFLAGS value
                                         ; get new EFLAGS
                                         ; store new EFLAGS in EAX
                                         ; can't toggle AC bit, processor=80386
                                         ; turn on 80386 processor flag
                                         ; jump if 80386 processor

    push  ecx
    popfd
                                         ; restore AC bit in EFLAGS first

;
; Intel486 processor check
; Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
; which indicates the presence of a processor with the CPUID
; instruction.

        .486
check_80486:
    mov   _cpu_type, 4          ; turn on 80486 processor flag
    mov   eax, ecx
    xor   eax, 200000h
    push  eax
    popfd
    pushfd
    pop   eax
    xor   eax, ecx
    je    end_cpu_type
                                         ; get original EFLAGS
                                         ; flip ID bit in EFLAGS
                                         ; save new EFLAGS value on stack
                                         ; replace current EFLAGS value
                                         ; get new EFLAGS
                                         ; store new EFLAGS in EAX
                                         ; can't toggle ID bit,
                                         ; processor=80486

;
; Execute CPUID instruction to not determine vendor, family,
; model, stepping and features. For the purpose of this
; code, only the initial set of CPUID information is saved.

    mov   _cpuid_flag, 1         ; flag indicating use of CPUID inst.
    push  ebx
    push  esi
    push  edi
    mov   eax, 0
    CPU_ID
                                         ; save registers
                                         ; set up for CPUID instruction
                                         ; get and save vendor ID

    mov   dword ptr _vendor_id, ebx
    mov   dword ptr _vendor_id[+4], edx
    mov   dword ptr _vendor_id[+8], ecx

    cmp   dword ptr intel_id, ebx
    jne   end_cpuid_type
    cmp   dword ptr intel_id[+4], edx
    jne   end_cpuid_type

```

```
    cmp    dword ptr intel_id[+8], ecx
    jne    end_cpuid_type           ; if not equal, not an Intel processor

    mov    _intel_CPU, 1            ; indicate an Intel processor
    cmp    eax, 1                  ; make sure 1 is valid input for CPUID
    jl    end_cpuid_type          ; if not, jump to end
    mov    eax, 1                  ; get family/model/stepping/features
    CPU_ID
    mov    _cpu_signature, eax
    mov    _features_ebx, ebx
    mov    _features_edx, edx
    mov    _features_ecx, ecx

    shr    eax, 8                 ; isolate family
    and    eax, 0fh
    mov    _cpu_type, al           ; set _cpu_type with family

end_cpuid_type:
    pop    edi                   ; restore registers
    pop    esi
    pop    ebx

;
; comment this line for 32-bit segments
;
.8086
end_cpu_type:
    ret
_get_cpu_type      endp

; ****
public      _get_fpu_type
_get_fpu_type     proc

; This procedure determines the type of FPU in a system
; and sets the _fpu_type variable with the appropriate value.
; All registers are used by this procedure, none are preserved.

; Coprocessor check
; The algorithm is to determine whether the floating-point
; status and control words are present. If not, no
; coprocessor exists. If the status and control words can
; be saved, the correct coprocessor is then determined
; depending on the processor type. The Intel386 processor can
; work with either an Intel287 NDP or an Intel387 NDP.
; The infinity of the coprocessor must be checked to determine
; the correct coprocessor type.

fninit           ; reset FP status word
mov    fp_status, 5a5ah   ; initialize temp word to non-zero
fnstsw    fp_status      ; save FP status word
mov    ax, fp_status      ; check FP status word
cmp    al, 0               ; was correct status written
mov    _fpu_type, 0         ; no FPU present
jne    end_fpu_type
```

```

check_control_word:
    fnstcw    fp_status           ; save FP control word
    mov     ax, fp_status         ; check FP control word
    and     ax, 103fh             ; selected parts to examine
    cmp     ax, 3fh               ; was control word correct
    mov     _fpu_type, 0          ; incorrect control word, no FPU
    jne     end_fpu_type
    mov     _fpu_type, 1

;   80287/80387 check for the Intel386 processor

check_infinity:
    cmp     _cpu_type, 3
    jne     end_fpu_type
    fld1
    fldz
    fdiv
    fld    st
    fchs
    fcompp
    fstsw fp_status
    mov     ax, fp_status
    mov     _fpu_type, 2
    sahf
    jz      end_fpu_type
    mov     _fpu_type, 3
    ; store Intel287 NDP for FPU type
    ; see if infinities matched
    ; jump if 8087 or Intel287 is present
    ; store Intel387 NDP for FPU type

end_fpu_type:
    ret
_get_fpu_type      endp
end

```

### Example 2. Processor Identification Procedure in Assembly Language

```

;   Filename:  cpuid3b.asm
;   Copyright 1993, 1994, 1995, 1996, 1997 by Intel Corp.
;
;   This program has been developed by Intel Corporation.  Intel
;   has various intellectual property rights which it may assert
;   under certain circumstances, such as if another
;   manufacturer's processor mis-identifies itself as being
;   "GenuineIntel" when the CPUID instruction is executed.
;
;   Intel specifically disclaims all warranties, express or
;   implied, and all liability, including consequential and
;   other indirect damages, for the use of this program,
;   including liability for infringement of any proprietary
;   rights, and including the warranties of merchantability and
;   fitness for a particular purpose.  Intel does not assume any
;   responsibility for any errors which may appear in this
;   program nor any responsibility to update it.
;
;   This program contains three parts:
Part 1:      Identifies processor type in the variable
                _cpu_type:

```

```
;      Part 2:      Identifies FPU type in the variable _fpu_type:  
;  
;      Part 3:      Prints out the appropriate message.  This part is  
;                      specific to the DOS environment and uses the DOS  
;                      system calls to print out the messages.  
;  
;      This program has been tested with the Microsoft Developer Studio. If  
;      this code is assembled with no options specified and linked  
;      with the cpuid3a module, it correctly identifies the current  
;      Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro,  
;      and Pentium(R) II processors in the real-address mode.  
;  
;      To assemble this code with TASM, add the JUMPS directive.  
;      jumps           ; Uncomment this line for TASM  
  
TITLE cpuid3b  
;  
;      comment this line for 32-bit segments  
;  
DOSSEG  
;  
;      uncomment the following 2 lines for 32-bit segments  
;  
;.386  
.model    flat  
;  
;      comment the following line for 32-bit segments  
;  
.model    small  
.stack    100h  
  
.data  
extrn    _cpu_type:     byte  
extrn    _fpu_type:     byte  
extrn    _cpuid_flag:   byte  
extrn    _intel_CPU:   byte  
extrn    _vendor_id:   byte  
extrn    _sep_flag:    byte  
extrn    _cpu_signature: dword  
extrn    _features_ecx: dword  
extrn    _features_edx: dword  
extrn    _features_ebx: dword  
  
;  
;      The purpose of this code is to identify the processor and  
;      coprocessor that is currently in the system.  The program  
;      first determines the processor type.  Then it determines  
;      whether a coprocessor exists in the system.  If a  
;      coprocessor or integrated coprocessor exists, the program  
;      identifies the coprocessor type.  The program then prints  
;      the processor and floating point processors present and type.  
  
.code  
;  
;      comment this line for 32-bit segments  
.8086  
start:  
;      comment the next three lines for 32-bit segments
```

```

    mov  ax, @data
    mov  ds, ax                      ; set segment register
    mov  es, ax                      ; set segment register
    and  sp, not 3                  ; align stack to avoid AC fault
    call _get_cpu_type              ; determine processor type
    call _get_fpu_type
    call print
    mov  ax, 4c00h                   ; terminate program
    int  21h

; ****
extrn _get_cpu_type: proc
; ****
extrn _get_fpu_type: proc
; ****

FPU_FLAG      equ 0001h
VME_FLAG      equ 0002h
DE_FLAG       equ 0004h
PSE_FLAG      equ 0008h
TSC_FLAG      equ 0010h
MSR_FLAG      equ 0020h
PAE_FLAG      equ 0040h
MCE_FLAG      equ 0080h
CX8_FLAG      equ 0100h
APIC_FLAG     equ 0200h
SEP_FLAG      equ 0800h
MTRR_FLAG     equ 1000h
PGE_FLAG      equ 2000h
MCA_FLAG      equ 4000h
CMOV_FLAG     equ 8000h
MMX_FLAG      equ 800000h

.data
id_msg        db "This system has a$"
cp_error      db "n unknown processor$"
cp_8086       db "n 8086/8088 processor$"
cp_286        db "n 80286 processor$"
cp_386        db "n 80386 processor$"

cp_486         db "n 80486DX, 80486DX2 processor or"
                db " 80487SX math coprocessor$"
cp_486sx      db "n 80486SX processor$"

fp_8087       db " and an 8087 math coprocessor$"
fp_287        db " and an 80287 math coprocessor$"
fp_387        db " and an 80387 math coprocessor$"

intel486_msg  db " Genuine Intel486(TM) processor$"
intel486dx_msg db " Genuine Intel486(TM) DX processor$"
intel486sx_msg db " Genuine Intel486(TM) SX processor$"
inteldx2_msg  db " Genuine IntelDX2(TM) processor$"

```

```
intelsx2_msg      db      " Genuine IntelSX2(TM) processor$"
intelDX4_msg      db      " Genuine IntelDX4(TM) processor$"
intelDX2wb_msg    db      " Genuine Write-Back Enhanced"
db      " IntelDX2(TM) processor$"
pentium_msg       db      " Genuine Intel Pentium(R) processor$"
pentiumpro_msg   db      " Genuine Intel Pentium(R) Pro processor$"
pentiumii_msg    db      " Genuine Intel Pentium(R) II processor$"
unknown_msg       db      "n unknown Genuine Intel processor$"

; The following 16 entries must stay intact as an array
intel_486_0        dw      offset intel486dx_msg
intel_486_1        dw      offset intel486dx_msg
intel_486_2        dw      offset intel486sx_msg
intel_486_3        dw      offset intelDX2_msg
intel_486_4        dw      offset intel486_msg
intel_486_5        dw      offset intelsx2_msg
intel_486_6        dw      offset intel486_msg
intel_486_7        dw      offset intelDX2wb_msg
intel_486_8        dw      offset intelDX4_msg
intel_486_9        dw      offset intel486_msg
intel_486_a        dw      offset intel486_msg
intel_486_b        dw      offset intel486_msg
intel_486_c        dw      offset intel486_msg
intel_486_d        dw      offset intel486_msg
intel_486_e        dw      offset intel486_msg
intel_486_f        dw      offset intel486_msg
;

;     comment the above entries for the array & uncomment the entries below for
;     for 32-bit segments
;

;intel_486_0        dd      offset intel486dx_msg
;intel_486_1        dd      offset intel486dx_msg
;intel_486_2        dd      offset intel486sx_msg
;intel_486_3        dd      offset intelDX2_msg
;intel_486_4        dd      offset intel486_msg
;intel_486_5        dd      offset intelsx2_msg
;intel_486_6        dd      offset intel486_msg
;intel_486_7        dd      offset intelDX2wb_msg
;intel_486_8        dd      offset intelDX4_msg
;intel_486_9        dd      offset intel486_msg
;intel_486_a        dd      offset intel486_msg
;intel_486_b        dd      offset intel486_msg
;intel_486_c        dd      offset intel486_msg
;intel_486_d        dd      offset intel486_msg
;intel_486_e        dd      offset intel486_msg
;intel_486_f        dd      offset intel486_msg

; end of array

family_msg         db      13,10,"Processor Family: $"
model_msg          db      13,10,"Model:                 $"
stepping_msg       db      13,10,"Stepping:              "
cr_lf              db      13,10,"$"
turbo_msg          db      13,10,"The processor is an OverDrive(R)"
db      " upgrade processor$"
dp_msg             db      13,10,"The processor is the upgrade"
```

```

fpu_msg           db      " processor in a dual processor system$"
                  db      13,10,"The processor contains an on-chip"
                  db      " FPU$"
vme_msg           db      13,10,"The processor supports Virtual"
                  db      " Mode Extensions$"
de_msg            db      13,10,"The processor supports Debugging"
                  db      " Extensions$"
pse_msg           db      13,10,"The processor supports Page Size"
                  db      " Extensions$"
tsc_msg           db      13,10,"The processor supports Time Stamp"
                  db      " Counter$"
msr_msg           db      13,10,"The processor supports Model"
                  db      " Specific Registers$"
pae_msg           db      13,10,"The processor supports Physical"
                  db      " Address Extensions$"
mce_msg           db      13,10,"The processor supports Machine"
                  db      " Check Exceptions$"
cx8_msg           db      13,10,"The processor supports the"
                  db      " CMPXCHG8B instruction$"
apic_msg          db      13,10,"The processor contains an on-chip"
                  db      " APIC$"
sep_msg           db      13,10,"The processor supports Fast System"
                  db      " Call$"
no_sep_msg        db      13,10,"The processor does not support Fast"
                  db      " System Call$"
mttr_msg          db      13,10,"The processor supports Memory Type"
                  db      " Range Registers$"
pge_msg           db      13,10,"The processor supports Page Global"
                  db      " Enable$"
mca_msg           db      13,10,"The processor supports Machine"
                  db      " Check Architecture$"
cmov_msg          db      13,10,"The processor supports Conditional"
                  db      " Move Instruction$"
mmx_msg           db      13,10,"The processor supports Intel Architecture"
                  db      " MMX(TM) Technology$"

not_intel         db      "at least an 80486 processor."
                  db      13,10,"It does not contain a Genuine"
                  db      "Intel part and as a result,"
                  db      "the",13,10,"CPUID"
                  db      " detection information cannot be"
                  db      "determined at this time.$"

```

```

ASC_MSG      MACRO msg
              LOCAL ascii_done
              add    al, 30h
              cmp    al, 39h
              jle    ascii_done
              add    al, 07h
ascii_done:
              mov    byte ptr msg[20], al
              mov    dx, offset msg
              mov    ah, 9h
              int    21h
ENDM

```

```
.code
;
; comment the following line for 32-bit segments
;
;.8086
;
; uncomment the following line for 32-bit segments
;
;.386
;
print proc
;
; This procedure prints the appropriate cpuid string and
; numeric processor presence status. If the CPUID instruction
; was used, this procedure prints out the CPUID info.
; All registers are used by this procedure, none are
; preserved.
;
; In the balance of the assembly code there are lines that are required for
; tools that support 32-bit segments only. If problems occur during the
; build process, try uncommenting the lines that are near duplicates of the
; lines following them. These will be the necessary changes to get code for
; 32-bit segments.
;
mov edx, offset id_msg
mov dx, offset id_msg ; print initial message
mov ah, 9h
int 21h

cmp _cpuid_flag, 1 ; if set to 1, processor
; supports CPUID instruction
je print_cpuid_data ; print detailed CPUID info

print_86:
cmp _cpu_type, 0
jne print_286
mov dx, offset cp_8086
mov ah, 9h
int 21h
cmp _fpu_type, 0
je end_print
;
mov edx, offset fp_8087
mov dx, offset fp_8087
mov ah, 9h
int 21h
jmp end_print

print_286:
cmp _cpu_type, 2
jne print_386
;
mov edx, offset cp_286
mov dx, offset cp_286
mov ah, 9h
int 21h
cmp _fpu_type, 0
je end_print
```

```

print_287:
;     mov edx, offset fp_287
;     mov dx, offset fp_287
;     mov ah, 9h
;     int 21h
;     jmp end_print

print_386:
    cmp _cpu_type, 3
    jne print_486
;     mov edx, offset cp_386
;     mov dx, offset cp_386
;     mov ah, 9h
;     int 21h
;     cmp _fpu_type, 0
;     je end_print
;     cmp _fpu_type, 2
;     je print_287
;     mov edx, offset fp_387
;     mov dx, offset fp_387
;     mov ah, 9h
;     int 21h
;     jmp end_print

print_486:
    cmp _cpu_type, 4
    jne print_unknown           ; Intel processors will have
;     mov edx, offset cp_486sx
;     mov dx, offset cp_486sx      ; CPUID instruction
;     cmp _fpu_type, 0
;     je print_486sx
;     mov edx, offset cp_486
;     mov dx, offset cp_486

print_486sx:
    mov ah, 9h
    int 21h
    jmp end_print

print_unknown:
;     mov edx, offset cp_error
;     mov dx, offset cp_error
;     jmp print_486sx

print_cpuid_data:
    .486
    cmp _intel_CPU, 1           ; check for genuine Intel
    jne not_GenuineIntel        ; processor

print_486_type:
    cmp _cpu_type, 4             ; if 4, print 80486 processor
    jne print_pentium_type
;     mov eax, dword ptr _cpu_signature
;     mov ax, word ptr _cpu_signature
;     shr ax, 4

```

```

        and    eax, 0fh                                ; isolate model
;      mov    edx, intel_486_0[eax*2]
        mov    dx, intel_486_0[eax*2]
        jmp    print_common

print_pentium_type:
        cmp    _cpu_type, 5                            ; if 5, print Pentium processor
        jne    print_pentiumpro_type
;      mov    edx, offset pentium_msg
        mov    dx, offset pentium_msg
        jmp    print_common

print_pentiumpro_type:
        cmp    _cpu_type, 6                            ; if 6 & model 1, print Pentium
;                                         ; Pro processor
        jne    print_unknown_type
;      mov    eax, dword ptr _cpu_signature
        mov    ax, word ptr _cpu_signature
        shr    ax, 4
        and    eax, 0fh                                ; isolate model
        cmp    eax, 3
        jge    print_pentiumii_type
        cmp    eax, 1
        jne    print_unknown_type           ; incorrect model number = 2
        mov    _sep_flag, 0              ; does not support Fast System
                                         ; Call
;      mov    edx, offset pentiumpro_msg
        mov    dx, offset pentiumpro_msg
        jmp    print_common

print_pentiumii_type:
        cmp    eax, 3                            ; if 6 & model 3, print Pentium
                                         ; II processor
        jne    print_unknown_type
;      mov    eax, dword ptr _cpu_signature
        mov    ax, word ptr _cpu_signature
        and    al, 0fh                                ; isolate stepping
        cmp    al, 3
        jl     no_sep
        mov    _sep_flag, 1
;      mov    edx, offset pentiumii_msg
        mov    dx, offset pentiumii_msg
        jmp    print_common

no_sep:
        mov    _sep_flag, 0              ; stepping does not support
                                         ; Fast System Call
;      mov    edx, offset pentiumii_msg
        mov    dx, offset pentiumii_msg
        jmp    print_common

print_unknown_type:
;      mov    edx, offset unknown_msg
        mov    dx, offset unknown_msg          ; if neither, print unknown

print_common:

```

```

        mov    ah, 9h
        int    21h

; print family, model, and stepping

print_family:
        mov    al, _cpu_type
        ASC_MSG      family_msg           ; print family msg

print_model:
;       mov    eax, dword ptr _cpu_signature
        mov    ax, word ptr _cpu_signature
        shr    ax, 4
        and    al, 0fh
        ASC_MSG      model_msg          ; print model msg

print_stepping:
;       mov    eax, dword ptr _cpu_signature
        mov    ax, word ptr _cpu_signature
        and    al, 0fh
        ASC_MSG      stepping_msg        ; print stepping msg

print_upgrade:
;       mov    eax, dword ptr _cpu_signature
        mov    ax, word ptr _cpu_signature
        test   ax, 1000h                 ; check for turbo upgrade
        jz    check_dp
;       mov    edx, offset turbo_msg
        mov    dx, offset turbo_msg
        mov    ah, 9h
        int    21h
        jmp    print_features

check_dp:
        test   ax, 2000h                 ; check for dual processor
        jz    print_features
;       mov    edx, offset dp_msg
        mov    dx, offset dp_msg
        mov    ah, 9h
        int    21h

print_features:
;       mov    eax, dword ptr _features_edx
        mov    ax, word ptr _features_edx
        and    ax, FPU_FLAG             ; check for FPU
        jz    check_VME
;       mov    edx, offset fpu_msg
        mov    dx, offset fpu_msg
        mov    ah, 9h
        int    21h

check_VME:
;       mov    eax, dword ptr _features_edx
        mov    ax, word ptr _features_edx
        and    ax, VME_FLAG              ; check for VME
        jz    check_DE

```

```
;     mov    eax, offset vme_msg
;     mov    dx, offset vme_msg
;     mov    ah, 9h
;     int    21h

check_DE:
;     mov    eax, dword ptr _features_edx
;     mov    ax, word ptr _features_edx
;     and    ax, DE_FLAG           ; check for DE
;     jz     check_PSE
;     mov    edx, offset de_msg
;     mov    dx, offset de_msg
;     mov    ah, 9h
;     int    21h

check_PSE:
;     mov    eax, dword ptr _features_edx
;     mov    ax, word ptr _features_edx
;     and    ax, PSE_FLAG          ; check for PSE
;     jz     check_TSC
;     mov    edx, offset pse_msg
;     mov    dx, offset pse_msg
;     mov    ah, 9h
;     int    21h

check_TSC:
;     mov    eax, dword ptr _features_edx
;     mov    ax, word ptr _features_edx
;     and    ax, TSC_FLAG          ; check for TSC
;     jz     check_MSR
;     mov    edx, offset tsc_msg
;     mov    dx, offset tsc_msg
;     mov    ah, 9h
;     int    21h

check_MSR:
;     mov    eax, dword ptr _features_edx
;     mov    ax, word ptr _features_edx
;     and    ax, MSR_FLAG          ; check for MSR
;     jz     check_PAE
;     mov    edx, offset msr_msg
;     mov    dx, offset msr_msg
;     mov    ah, 9h
;     int    21h

check_PAE:
;     mov    eax, dword ptr _features_edx
;     mov    ax, word ptr _features_edx
;     and    ax, PAE_FLAG           ; check for PAE
;     jz     check_MCE
;     mov    edx, offset pae_msg
;     mov    dx, offset pae_msg
;     mov    ah, 9h
;     int    21h

check_MCE:
```

```

;      mov    eax, dword ptr _features_edx
;      mov    ax, word ptr _features_edx
;      and   ax, MCE_FLAG                      ; check for MCE
;      jz    check_CX8
;      mov    edx, offset mce_msg
;      mov    dx, offset mce_msg
;      mov    ah, 9h
;      int    21h

check_CX8:
;      mov    eax, dword ptr _features_edx
;      mov    ax, word ptr _features_edx
;      and   ax, CX8_FLAG                     ; check for CMPXCHG8B
;      jz    check_APIC
;      mov    edx, offset cx8_msg
;      mov    dx, offset cx8_msg
;      mov    ah, 9h
;      int    21h

check_APIC:
;      mov    eax, dword ptr _features_edx
;      mov    ax, word ptr _features_edx
;      and   ax, APIC_FLAG                    ; check for APIC
;      jz    check_SEP
;      mov    edx, offset apic_msg
;      mov    dx, offset apic_msg
;      mov    ah, 9h
;      int    21h

check SEP:
    cmp    _sep_flag, 1
    jne    print_no_sep
;      mov    edx, offset sep_msg
;      mov    dx, offset sep_msg
;      mov    ah, 9h
;      int    21h
    jmp    check_MTRR

print_no_sep:
;      mov    edx, offset _no_sep_msg
;      mov    dx, offset no_sep_msg
;      mov    ah, 9h
;      int    21h

check_MTRR:
;      mov    eax, dword ptr _features_edx
;      mov    ax, word ptr _features_edx
;      and   ax, MTRR_FLAG                  ; check for MTRR
;      jz    check_PGE
;      mov    edx, offset mtrr_msg
;      mov    dx, offset mtrr_msg
;      mov    ah, 9h
;      int    21h

check_PGE:
;      mov    eax, dword ptr _features_edx

```

```
        mov    ax, word ptr _features_edx
        and    ax, PGE_FLAG           ; check for PGE
        jz     check_MCA
;
        mov    edx, offset pge_msg
        mov    dx, offset pge_msg
        mov    ah, 9h
        int   21h

check_MCA:
;
        mov    eax, dword ptr _features_edx
        mov    ax, word ptr _features_edx
        and    ax, MCA_FLAG          ; check for MCA
        jz     check_CMOV
;
        mov    edx, offset mca_msg
        mov    dx, offset mca_msg
        mov    ah, 9h
        int   21h

check_CMOV:
;
        mov    eax, dword ptr _features_edx
        mov    ax, word ptr _features_edx
        and    ax, CMOV_FLAG         ; check for CMOV
        jz     check_mmxx
;
        mov    edx, offset cmov_msg
        mov    dx, offset cmov_msg
        mov    ah, 9h
        int   21h

Check_MMX:
;
        mov    eax, dword ptr _features_edx
        mov    eax, word ptr _features_edx
        and    eax, MMX_FLAG         ; check for MMX technology
        jz     endprint
;
        mov    edx, offset mmx_msg
        mov    dx, offset mmx_msg
        mov    ah, 9h
        int   21h

        jmp   end_print

not_GenuineIntel:
;
        mov    edx, offset not_intel
        mov    dx, offset not_intel
        mov    ah, 9h
        int   21h

end_print:
;
        mov    edx, offset cr_lf
        mov    dx, offset cr_lf
        mov    ah, 9h
        int   21h
        ret
print endp

        end   start
```

### Example 3. Processor Identification Procedure in the C Language

```

/* Filename:      cpuid3.c
 * Copyright 1994, 1995, 1996, 1997 by Intel Corp.
 */
/*
 * This program has been developed by Intel Corporation. Intel has
 * various intellectual property rights which it may assert under
 * certain circumstances, such as if another manufacturer's
 * processor mis-identifies itself as being "GenuineIntel" when
 * the CPUID instruction is executed.
 */
/*
 * Intel specifically disclaims all warranties, express or implied,
 * and all liability, including consequential and other indirect
 * damages, for the use of this program, including liability for
 * infringement of any proprietary rights, and including the
 * warranties of merchantability and fitness for a particular
 * purpose. Intel does not assume any responsibility for any
 * errors which may appear in this program nor any responsibility
 * to update it.
 */
/*
 */
/* This program contains three parts:
 * Part 1: Identifies CPU type in the variable _cpu_type:
 */
/*
 * Part 2: Identifies FPU type in the variable _fpu_type:
 */
/*
 * Part 3: Prints out the appropriate message.
 */
/*
 * This program has been tested with the Microsoft Developer Studio.
 * If this code is compiled with no options specified and linked
 * with the cpuid3a module, it correctly identifies the current
 * Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro
 * processors and Pentium(R) II processors in the real-address mode. */
#define FPU_FLAG          0x0001
#define VME_FLAG          0x0002
#define DE_FLAG           0x0004
#define PSE_FLAG          0x0008
#define TSC_FLAG          0x0010
#define MSR_FLAG          0x0020
#define PAE_FLAG          0x0040
#define MCE_FLAG          0x0080
#define CX8_FLAG          0x0100
#define APIC_FLAG         0x0200
#define SEP_FLAG          0x0800
#define MTRR_FLAG         0x1000
#define PGE_FLAG          0x2000
#define MCA_FLAG          0x4000
#define CMOV_FLAG         0x8000
#define MMX_FLAG          0x8000000

extern char cpu_type;
extern char fpu_type;
extern char cpuid_flag;
extern char intel_CPU;

```

```
extern char vendor_id[12];
extern long cpu_signature;
extern long features_ecx;
extern long features_edx;
extern long features_ebx;

main() {
    get_cpu_type();
    get_fpu_type();
    print();
}

print() {
    printf("This system has a");
    if (cpuid_flag == 0) {
        switch (cpu_type) {
        case 0:
            printf("\n 8086/8088 processor");
            if (fpu_type) printf(" and an 8087 math coprocessor");
            break;
        case 2:
            printf("\n 80286 processor");
            if (fpu_type) printf(" and an 80287 math coprocessor");
            break;
        case 3:
            printf("\n 80386 processor");
            if (fpu_type == 2)
                printf(" and an 80287 math coprocessor");
            else if (fpu_type)
                printf(" and an 80387 math coprocessor");
            break;
        case 4:
            if (fpu_type) printf("\n 80486DX, 80486DX2 processor or \
80487SX math coprocessor");
            else printf("\n 80486SX processor");
            break;
        default:
            printf("\n unknown processor");
        }
    } else {
        /* using cpuid instruction */
        if (intel_CPU) {
            if (cpu_type == 4) {
                switch ((cpu_signature>>4)&0xf) {
                case 0:
                case 1:
                    printf(" Genuine Intel486(TM) DX processor");
                    break;
                case 2:
                    printf(" Genuine Intel486(TM) SX processor");
                    break;
                case 3:
                    printf(" Genuine IntelDX2(TM) processor");
                    break;
                case 4:
                    printf(" Genuine Intel486(TM) processor");
                    break;
                }
            }
        }
    }
}
```

```

        break;
    case 5:
        printf(" Genuine IntelSX2(TM) processor");
        break;
    case 7:
        printf(" Genuine Write-Back Enhanced \
IntelDX2(TM) processor");
        break;
    case 8:
        printf(" Genuine IntelDX4(TM) processor");
        break;
    default:
        printf(" Genuine Intel486(TM) processor");
    }
} else if (cpu_type == 5)
    printf(" Genuine Intel Pentium(R) processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 1))
    printf(" Genuine Intel Pentium(R) Pro processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 3))
    printf(" Genuine Intel Pentium(R) II processor");
else
    printf("n unknown Genuine Intel processor");
printf("\nProcessor Family: %X", cpu_type);
printf("\nModel: %X", (cpu_signature>>4)&0xf);
printf("\nStepping: %X\n", cpu_signature&0xf);
if (cpu_signature & 0x1000)
    printf("\nThe processor is an OverDrive(R)upgrade \
processor");
else if (cpu_signature & 0x2000)
    printf("\nThe processor is the upgrade processor \
in a dual processor system");
if (features_edx & FPU_FLAG)
    printf("\nThe processor contains an on-chip FPU");
if (features_edx & VME_FLAG)
    printf("\nThe processor supports Virtual Mode \
Extensions");
if (features_edx & DE_FLAG)
    printf("\nThe processor supports the Debugging\
Extensions");
if (features_edx & PSE_FLAG)
    printf("\nThe processor supports Page Size \
Extensions");
if (features_edx & TSC_FLAG)
    printf("\nThe processor supports Time Stamp \
Counter");
if (features_edx & MSR_FLAG)
    printf("\nThe processor supports Model Specific \
Registers");
if (features_edx & PAE_FLAG)
    printf("\nThe processor supports Physical Address \
Extension");
if (features_edx & MCE_FLAG)
    printf("\nThe processor supports Machine Check \
Exceptions");
if (features_edx & CX8_FLAG)
    printf("\nThe processor supports the CMPXCHG8B \

```

```
instruction");
    if (features_edx & APIC_FLAG)
        printf("\nThe processor contains an on-chip APIC");
    if (features_edx & SEP_FLAG) {
        if ((cpu_type == 6) && (((cpu_signature >> 4) &0xf) < 3)
            && ((cpu_signature & 0xf) < 3))
            printf("\nThe processor does not support the Fast \
System Call");
        else
            printf("\nThe processor supports the Fast System \
Call");
    }
    if (features_edx & MTRR_FLAG)
        printf("\nThe processor supports the Memory Type \
Range Registers");
    if (features_edx & PGE_FLAG)
        printf("\nThe processor supports Page Global Enable");
    if (features_edx & MCA_FLAG)
        printf("\nThe processor supports the Machine Check \
Architecture");
    if (features_edx & CMOV_FLAG)
        printf("\nThe processor supports the Conditional \
Move Instruction");
    if (features_edx & MMX_FLAG)
        printf("\nThe processor supports Intel Architecture \
MMX technology");
    } else {
        printf("at least an 80486 processor.\nIt does not \
contain a Genuine Intel part and as a result, the\nCPUID detection \
information cannot be determined at this time.");
    }
}
printf("\n");
}
```