

AP-485

APPLICATION NOTE

Intel Processor Identification and the CPUID Instruction

March 1997

Order Number: 241618-006

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel's Intel Architecture processors (e.g., Pentium® processor, Pentium processor with MMX™ technology, and Pentium Pro processor) may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Such errata are not covered by Intel's warranty. Current characterized errata are available on request.Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect IL 60056-7641

or call 1-800-879-4683 or visit Intel's website at http:\\www.intel.com

Copyright @ Intel Corporation 1997.

* Third-party brands and names are the property of their respective owners.



CONTENTS

	PAGE
1.0. INTRODUCTION	
2.0. DETECTING THE CPUID INSTRUCTION	5
3.0. OUTPUT OF THE CPUID INSTRUCTION	6
3.1. Vendor ID String	7
3.2. Processor Signature	7
3.3. Feature Flags	9
3.4. Cache Size and Format Information	9
3.5. SYSENTER/SYSEXIT – SEP Features Bit	
3.6. Pentium [®] Pro Processor Output Example	11
3.7. Pentium [®] II Processor Output Example	
4.0. USAGE GUIDELINES	12
5.0. PROPER IDENTIFICATION SEQUENCE	13
6.0. USAGE PROGRAM EXAMPLES	15



REVISION HISTORY

Revision	Revision History	Date
-001	Original Issue.	05/93
-002	Modified Table 2, Intel486™ and Pentium ® Processor Signatures.	10/93
003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors, and feature flag information updated.	09/94
-004	Updated with Pentium Pro and OverDrive processors information. Modified Tables1, 3 and 5. Inserted Tables 6, 7 and 8. Inserted Sections 3.4. and 3.5.	12/95
-005	Added Figures 1 and 3. Added Footnotes 1 and 2. Modified Figure 2. Added Assembly code example in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified cpuid3b.ASM and cpuid3b.C programs to determine if processor features MMX™ technology. Modified Figure 6.0.	11/96
-006	Modified Table 3. Added reserved for future member of P6 family of processors entry. Modified table header to reflect Pentium II processor family. Modified Table 5. Added SEP bit definition. Added Section 3.5. Added Section 3.7 and Table 9. Corrected references of P6 family to reflect correct usage.	3/97
	Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code sections to check for SEP feature bit and to check for, and identify, the Pentium II processor. Added additional disclaimer related to designers and errata.	



1.0. INTRODUCTION

As the Intel Architecture evolves with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386 $^{\rm Im}$, Intel486 $^{\rm Im}$, Pentium processors, Pentium OverDrive processors, Pentium OverDrive processors with MMX technology, Pentium OverDrive processors with MMX technology, Pentium Pro processors and Pentium II processors), it is essential that Intel provide an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

- Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
- Later, with the advent of the Intel386 processor, Intel implemented processor signature identification which provided the processor family, model, and stepping numbers to software, but only upon reset.
- As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

The evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models that have differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This application note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

1.1. Update Support

You can obtain new Intel processor signature and feature bits information from the developer's manual, programmer's reference manual or appropriate documentation for a processor. In addition, you can receive updated versions of the programming examples included in this application note; contact your Intel representative for more information.

2.0. DETECTING THE CPUID INSTRUCTION

Starting with the Intel486 family and subsequent Intel processors, Intel provides a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable. ¹ See Figure 1.




Figure 1. Flag Register Evolution

Footnotes

1 Only in some Intel486™ and succeeding processors. Bit 21 in the Intel386™ processor's Eflag register cannot be changed by software, and the Intel386 processor cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.



The POPF, POPFD, PUSHF, and PUSHFD instructions are used to access the Flags, Eflags register. The program examples at the end of this application note show how you use the PUSHFD instruction to read and the POPFD instruction to change the value of the ID flag.

3.0. OUTPUT OF THE CPUID INSTRUCTION

Figure 2 summarizes the outputs of the CPUID instruction. The function of the CPUID instruction is

fully dependent upon the contents of the EAX register. This means, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register (see Table 1). In order to determine the highest acceptable value for the EAX register input and CPUID operation, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows

MOV EAX, 00H CPUID




Figure 2. CPUID Instruction Outputs



Table 1.	Effects of EAX	Contents on
CP	UID Instruction	Output

Parameter	Outputs of CPUID
EAX = 0	EAX ← Highest value recognized by CPUID instruction
	EBX:EDX:ECX ← Vendor identification string
EAX = 1	EAX ← Processor signature
	EDX ← Feature flags
	EBX:ECX ← Intel reserved (Do not use.)
EAX = 2	EAX:EBX:ECX:EDX ← Processor configuration parameters
3 ≤ EAX ≤ highest value	Intel reserved
EAX > highest value	EAX:EBX:ECX:EDX ← Undefined (Do not use.)

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value. The values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.

3.1. Vendor ID String

In addition to returning the highest value in the EAX register, the Intel Vendor-ID string can be simultaneously verified as well. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 2). These registers contain the ASCII string:

GenuineIntel

While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. So the presence of the GenuineIntel string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.

3.2. Processor Signature

Beginning with the Intel486 processor family, the processor will return a processor identification signature value after reset in the EDX register (see Figure 3).




Figure 3. EDX Register Value after RESET

Processors that implement the CPUID instruction also return the processor identification signature after reset; however, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 3 shows the format of the signature for the Intel486, Pentium, Pentium Pro and Pentium II processors. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 2. Table 2 shows the values returned in the EAX register currently defined for these processors. (The high-order 18 bits are undefined and reserved.)

The processor type, specified in bit positions 12 and 13 of Table 3, indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system). Table 3 shows the processor type values returned in bits 12 and 13 of the EAX register.

The family values, specified in bit positions 8 through 11, indicates whether the processor belongs to the Intel386, Intel486, Pentium or P6 family of processors.

The model number, specified in bits 4 though 7, indicates the processor's family model number, while the stepping number in bits 0 through 3 indicates the revision number of that model.



Table 2. Intel486™, Pentium® Processor Family, OverDrive®, Pentium Pro Processor and Pentium II Processor Signatures

Туре	Family	Model	Stepping	Description
00	0100	0000 and 0001	xxxx (1)	Intel486 [™] DX processors
00	0100	0010	xxxx (1)	Intel486 SX processors
00	0100	0011	XXXX (1)	Intel487™ processors
00	0100	0011	xxxx (1)	IntelDX2™ processors
00	0100	0011	XXXX (1)	IntelDX2 OverDrive® processors
00	0100	0100	XXXX (3)	Intel486 SL processor
00	0100	0101	XXXX (1)	IntelSX2™ processors
00	0100	0111	XXXX (3)	Write-Back Enhanced IntelDX2 processors
00	0100	1000	XXXX (3)	IntelDX4 [™] processors
00, 01	0100	1000	XXXX (3)	IntelDX4 OverDrive processors
00	0101	0001	XXXX (2)	Pentium® processors (60, 66)
00	0101	0010	xxxx ⁽²⁾	Pentium processors (75, 90, 100, 120, 133, 150, 166, 200)
00	0101	0001	XXXX (2)	Pentium OverDrive processor for Pentium processor (60, 66)
01 (4)	0101	0010	XXXX (2)	Pentium OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
01	0101	0011	XXXX (2)	Pentium OverDrive processors for Intel486 processor- based systems
00	0101	0100	XXXX (2)	Pentium processor with MMX [™] technology (166, 200)
01	0101	0100	xxxx (2)	Reserved for a future OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
00	0110	0001	XXXX (2)	Pentium Pro processor
00	0110	0011	xxxx (2)	Pentium II processor
00	0110	0101	xxxx (2)	Reserved for future member of P6 family of processors
01	0110	0011	XXXX (2)	Reserved for a future OverDrive processor for Pentium Pro processor

NOTES:

- 1. This processor does not implement the CPUID instruction.
- Refer to the Intel486™ documentation, the Pentium® Processor Specification Update (Order Number 242480), the Pentium® Pro Processor Specification Update (Order Number 242689), or the Pentium® II Processor Specification Update (Order Number 243337) for the latest list of stepping numbers.
- 3. Stepping 3 implements the CPUID instruction.
- 4. The definition of the type field for the OverDrive® processor is 01h. An errata on the Pentium OverDrive processor will always return 00h as the type.



Table	3. I	Proc	ess	or 1	Гуре
(Bit P	ositi	ions	13	and	12)

Value	Description	
00	Original OEM processor	
01	OverDrive® processor	
10	Dual processor	
11	Intel reserved (Do not use.)	

Older versions of Intel486 SX, Intel486 DX and IntelDX2 processors do not support the CPUID instruction, 2 so they can only return the processor signature at reset. Refer to Table 2 to determine which processors support the CPUID instruction.

Figure 4 shows the format of the processor signature for Intel386 processors, which are different from other processors. Table 4 shows the values currently defined for these Intel386 processors.

3.3. Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the processor

Footnotes

2 All Intel486 SK-enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 2. signature in the EAX register) loads the EDX register with the feature flags. The current feature flags (when Flag = 1) indicate what features the processor supports. However, in future feature flags, a value of one may indicate a feature has been removed. Table 5 lists the currently defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in your applications to determine which processor features are supported. By using the CPUID feature flags to predetermine processor features, your software can detect and avoid incompatibilities.

3.4. Cache Size and Format Information

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processor's cache characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID has to be executed to obtain a complete image of the processor's caching systems. For example, the Pentium Pro processor returns a value of 1 in the lower 8 bits of the EAX register to indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.




Figure 4. Processor Signature Format on Intel386™ Processors



Table 4. Intel386™ Processor Signatures

Туре	Family	Major Stepping	Minor Stepping	Description
0000	0011	0000	XXXX	Intel386™ DX processor
0010	0011	0000	XXXX	Intel386 SX processor
0010	0011	0000	XXXX	Intel386 CX processor
0010	0011	0000	XXXX	Intel386 EX processor
0100	0011	0000 and 0001	XXXX	Intel386 SL processor
0000	0011	0100	XXXX	RapidCAD® coprocessor

Table 5. Feature Flag Values

Bit	Name	Description when Flag = 1	Comments
0	FPU	Floating-point unit on- chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.
3	PSE	Page Size Extension	The processor supports 4-Mbyte pages.
4	TSC	Time Stamp Counter	The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control.
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.
7	MCE	Machine Check Exception	Machine Check Exception, Exception 18, and the CR4.MCE enable bit are supported
8	CX8	CMPXCHG8 Instruction Supported	The compare and exchange 8 bytes instruction is supported.
9	APIC	On-chip APIC Hardware Supported (1)	The processor contains a local APIC.
10	MTRR	Reserved	Do not count on their value.
11	SEP	Fast System Call	Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to Section 3.5. for further information regarding SYSENTER/SYSEXIT feature and SEP feature bit.
12	MTRR	Memory Type Range Registers	The Processor supports the Memory Type Range Registers specifically the MTRR_CAP register.
13	PGE	Page Global Enable	The global bit in the PDEs and PTEs and the CR4.PGE enable bit are supported.
14	MCA	Machine Check Architecture	The Machine Check Architecture is supported, specifically the MCG_CAP register.
15	CMOV	Conditional Move Instruction Supported	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOMI instructions.
16 – 22	_	Reserved	Do not count on their value.
23	MMX [™] Technology	Intel Architecture MMX technology supported	The processor supports the MMX technology instruction set extensions to Intel Architecture.
24 – 31		Reserved	Do not count on their value.

NOTE:

1. The processor contains a software-accessible Local APIC.



The remainder of the EAX register, and the EBX, ECX, and EDX registers, contain valid 8 bit descriptors. Table 6 shows that a most significant bit of zero indicates a valid 8-bit descriptor. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Table 7 lists the current descriptor values and their respective cache characteristics. This list will be extended in the future as necessary.

Table 6. Descriptor Formats

Register MSB	Descriptor Type	Description
1	Reserved	Reserved for future use.
0	8 bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.

Table 7. Descriptor Decode Values

Descriptor Value	Cache Description
00h	Null
01h	Instruction TLB, 4K pages, 4-way set associative, 32 entries
02h	Instruction TLB, 4M pages, 4-way set associative, 4 entries
03h	Data TLB, 4K pages, 4-way set associative, 64 entries
04h	Data TLB, 4M pages, 4-way set associative, 8 entries
06h	Instruction cache, 8K, 4-way set associative, 32 byte line size
08h	16KB instruction cache, 4-way set associative, 32 byte line size
0Ah	Data cache, 8K, 2-way set associative, 32 byte line size
0Ch	16KB data cache, 2-way set associative, 32 byte line size
40h	No L2 cache
41h	Unified cache, 32 byte cache line,4-way set associative, 128K
42h	Unified cache, 32 byte cache line, 4-way set associative, 256K
43h	Unified cache, 32 byte cache line, 4-way set associative, 512K

3.5. SYSENTER/SYSEXIT – SEP Features Bit

The presence of this facility is indicated by the SYSENTER Present (SEP) bit 11 of CPUID. An operating system that detects the presence of the SEP bit must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present:

The Pentium Pro processor (Model = 1) returns a set SEP CPUID feature bit, but should not be used by software.

3.6. Pentium® Pro Processor Output Example

The Pentium Pro processor returns the values shown in Table 8. As the value of AL = 1, it is valid to interpret the remainder of the registers according to Table 7. Table 8 also shows that the MSB of the EAX register is 0. This indicates that the upper 8 bits constitute an 8 bit descriptor. The remaining register values in Table 8 show that the Pentium Pro processor has the following cache characteristics:

- A data TLB that maps 4K pages, is 4 way set associative, and has 64 entries.
- An instruction TLB that maps 4M pages, is 4 way set associative, and has 4 entries.
- An instruction TLB that maps 4K pages, is 4 way set associative, and has 32 entries.
- An instruction cache that is 8K, is 4 way set associative, and has a 32 byte line size.
- A data TLB that maps 4M pages, is 4 way set associative, and has 8 entries.
- A data cache that is 8K, is 2 way set associative, and has a 32 byte line size.
- A unified cache that is 256K, is 4 way set associative, and has a 32 byte line size.



Table 8. Pentium® Pro Processor, with 256K L2 Cache, CPUID (EAX=2) Example Return Values

	31	23	15	7 0
EAX	03h	02h	01h	01h
EBX	0	0	0	0
ECX	0	0	0	0
EDX	06h	04h	0Ah	42h

3.7. Pentium® II Processor Output Example

The Pentium II processor returns the values shown in Table 9. If the value of AL=1, it is valid to interpret the remainder of the registers according to Table 7. Table 9 also shows the MSB of EAX register is 0. As with the Pentium Pro processor this indicates the upper 8 bits constitute an 8 bit descriptor. The remaining register values in Table 9 shows the Pentium II processor has the following cache characteristics:

- A data TLB that maps 4K pages, is 4 way set associative, and has 64 entries.
- An instruction TLB that maps 4M pages, is 4 way set associative, and has 4 entries.
- An instruction TLB that maps 4K pages, is 4 way set associative, and has 32 entries.
- A data cache that is 16K, is 4 way set associative, and has a 32 byte line size.
- A data TLB that maps 4M pages, is 4 way set associative, and has 8 entries.
- An instruction cache that is 16K, is 4 way set associative, and has a 32 byte line size.
- A unified cache that is 512K, is 4 way set associative, and has a 32 byte line size.

4.0. USAGE GUIDELINES

This document presents Intel-recommended feature-detection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2.0. and shown in Section 5.0.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination.
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (Pentium Pro processor) may not necessarily have all the features of a processor with a family value of 5.

Table 9. Pentium® Processor with 512K L2 Cache, CPUID (EAX=2) Example Return Values

	31	23	15	7 0
EAX	03h	02h	01h	01h
EBX	0	0	0	0
ECX	0	0	0	0
EDX	0Ch	04h	08h	43h



- Do not assume that the features in the OverDrive processors are the same as those in the OEM version of the processor. Internal caches and instruction execution might vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with B-step. Some software attempted to execute these instructions and depended on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.
- Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and do not write clock-dependent code, such as timing loops.
 For instance, an OverDrive Processor could operate at a higher internal frequency and still report the same family and/or model. Instead, use the system's timers to measure elapsed time. For processors that support the TSC (Time Stamp Counter) functionality, system timers can more directly calibrate the processor core block.

- Processor model-specific registers may differ among processors, including in various models of the Pentium processor. Do not use these registers unless identified for the installed processor. This is particularly important for systems upgradeable with an OverDrive processor. Only use Model Specific registers that are defined in the BIOS writers guide for that processor.
- Do rely on the result of CPUID algorithm when executed in virtual 8086 mode.
- Do not assume any ordering of stepping numbers.
 They are assigned arbitrarily.

5.0. PROPER IDENTIFICATION SEQUENCE

The cpuid3a.asm program example demonstrates the correct use of the CPUID instruction. (See Example 1.) It also shows how to identify earlier processor generations that do not implement the processor signature or CPUID instruction. (See Figure 5.) This program example contains the following two procedures:

- get_cpu_type identifies the processor type.
 Figure 5 illustrates the flow of this procedure.
- get_fpu_type determines the type of floatingpoint unit (FPU) or math coprocessor (MCP).

This procedure has been tested with 8086, 80286, Intel386, Intel486, Pentium processor, Pentium processor with MMX technology, OverDrive processor with MMX technology, Pentium Pro processors and Pentium II processors with MMX technology. This program example is written in assembly language and is suitable for inclusion in a run-time library, or as system calls in operating systems.






Figure 5. Flow of Processor get_cpu_type Procedure



6.0. USAGE PROGRAM EXAMPLES

The cpuid3b.asm or cpuid3.c program examples demonstrate applications that call <code>get_cpu_type</code> and <code>get_fpu_type</code> procedures and interpret the returned information. This code is shown in Example 2 and Example 3. The results, which are displayed on the monitor, identify the installed processor and features.

The cpuid3b.asm example is written in assembly language and demonstrates an application that displays the returned information in the DOS environment. The cpuid3.c example is written in the C language (see Example 2 and Example 3). Figure 6 presents an overview of the relationship between the three program examples.




Figure 6. Flow of Processor Identification Extraction Procedure

15



Example 1. Processor Identification Extraction Procedure

```
Filename:
                 cpuid3a.asm
     Copyright 1993, 1994, 1995, 1996, 1997 by Intel Corp.
     This program has been developed by Intel Corporation. Intel
     has various intellectual property rights which it may assert
     under certain circumstances, such as if another
     manufacturer's processor mis-identifies itself as being
     "GenuineIntel" when the CPUID instruction is executed.
     Intel specifically disclaims all warranties, express or
     implied, and all liability, including consequential and other
;
;
     indirect damages, for the use of this program, including
     liability for infringement of any proprietary rights,
;
     and including the warranties of merchantability and fitness
     for a particular purpose. Intel does not assume any
     responsibility for any errors which may appear in this program
     nor any responsibility to update it.
     This code contains two procedures:
     _get_cpu_type: Identifies processor type in _cpu_type:
           0=8086/8088 processor
           2=Intel 286 processor
           3=Intel386(TM) family processor
           4=Intel486(TM) family processor
           5=Pentium(R) family processor
           6=P6 family of processors
     _get_fpu_type: Identifies FPU type in _fpu_type:
           0=FPU not present
           1=FPU present
           2=287 present (only if _cpu_type=3)
           3=387 present (only if _cpu_type=3)
     This program has been tested with the Microsoft Developer Studio.
     This code correctly detects the current Intel 8086/8088,
     80286, 80386, 80486, Pentium(R), Pentium(R) Pro, and Pentium(R) II
;
     processors in the real-address mode only.
     To assemble this code with TASM, add the JUMPS directive.
     jumps
                                    ; Uncomment this line for TASM
     TITLE cpuid3a
     comment this line for 32-bit segments
     DOSSEG
     uncomment the following 2 lines for 32-bit segments
      .386
      .model
                 flat
     comment this line for 32-bit segments
```



```
.model
                 small
CPU_ID
           MACRO
           0fh
                                   ; Hardcoded CPUID instruction
     db
     db
           0a2h
ENDM
      .data
     public
                 _cpu_type
     public
                 _fpu_type
                 _v86_flag
     public
     public
                 _cpuid_flag
     public
                 _intel_CPU
                 _vendor_id
     public
                 _cpu_signature
     public
                 _features_ecx
     public
     public
                 _features_edx
     public
                 _features_ebx
     public
                 _sep_flag
                       db
                             0
     _cpu_type
     _fpu_type
                       db
                             0
     _v86_flag
                       db
                             0
     _cpuid_flag
                       db
                             0
                             0
     intel CPU
                       db
     _sep_flag
                       db
     _vendor_id
                       db
                            "GenuineIntel"
     intel_id
                       db
     _cpu_signature
                       dd
     _features_ecx
                       dd
                            0
                            0
     _features_edx
                       dd
     features ebx
                       dd
                            0
     fp_status
                       dw
      .code
     comment this line for 32-bit segments
;
      .8086
     uncomment this line for 32-bit segments
      .386
     public
                 _get_cpu_type
_get_cpu_type
                 proc
     This procedure determines the type of processor in a system
     and sets the _cpu_type variable with the appropriate
     value. If the CPUID instruction is available, it is used
     to determine more specific details about the processor.
     All registers are used by this procedure, none are preserved.
     To avoid AC faults, the AM bit in CRO must not be set.
```



```
Intel 8086 processor check
      Bits 12-15 of the FLAGS register are always set on the
      8086 processor.
      For 32-bit segments comment the following lines down to the next
     comment line that says "STOP"
check 8086:
     pushf
                                          ; push original FLAGS
     pop
                                          ; get original FLAGS
           ax
     mov
                                         ; save original FLAGS
           cx, ax
     and
           ax, Offfh
                                         ; clear bits 12-15 in FLAGS
                                         ; save new FLAGS value on stack
     push ax
                                         ; replace current FLAGS value
     fqoq
     pushf
                                         ; get new FLAGS
     pop ax
                                         ; store new FLAGS in AX
     and
           ax, 0f000h
                                        ; if bits 12-15 are set, then
      cmp ax, 0f000h
                                        ; processor is an 8086/8088
                                        ; turn on 8086/8088 flag
     mov
           _cpu_type, 0
     jne
           check_80286
                                         ; go check for 80286
      push sp
                                         ; double check with push sp
                                        ; if value pushed was different
      qoq
           dx
           dx, sp
                                      incars it's really not an 8086
i jump if processor is 8086/8088
i indicate
      cmp
                                        ; means it's really not an 8086
      jne end_cpu_type
     mov
           _cpu_type, 10h
                                        ; indicate unknown processor
      jmp end_cpu_type
     Intel 286 processor check
      Bits 12-15 of the FLAGS register are always clear on the
      Intel 286 processor in real-address mode.
      .286
check 80286:
                                         ; save machine status word
     smsw ax
           ax, 1
                                         ; isolate PE bit of MSW
      and
      mov
           _v86_flag, al
                                         ; save PE bit to indicate V86
           cx, 0f000h
                                         ; try to set bits 12-15
     or
     push cx
                                         ; save new FLAGS value on stack
                                         ; replace current FLAGS value
     popf
     pushf
                                         ; get new FLAGS
                                         ; store new FLAGS in AX
     qoq
      and
           ax, 0f000h
                                        ; if bits 12-15 are clear
     mov
           _cpu_type, 2
                                        ; processor=80286, turn on 80286 flag
      jz
           end_cpu_type
                                        ; jump if processor is 80286
     Intel386 processor check
     The AC bit, bit #18, is a new bit introduced in the EFLAGS
     register on the Intel486 processor to generate alignment
;
      faults.
     This bit cannot be set on the Intel386 processor.
      .386
      "STOP"
```



```
; it is safe to use 386 instructions
check 80386:
     pushfd
                                        ; push original EFLAGS
                                        ; get original EFLAGS
     pop
          eax
     mov
          ecx, eax
                                       ; save original EFLAGS
                                       ; flip AC bit in EFLAGS
     xor
          eax, 40000h
     push eax
                                       ; save new EFLAGS value on stack
     popfd
                                        ; replace current EFLAGS value
                                        ; get new EFLAGS
     pushfd
     pop
          eax
                                       ; store new EFLAGS in EAX
                                       ; can't toggle AC bit, processor=80386
     xor
         eax, ecx
     mov cpu type, 3
                                       ; turn on 80386 processor flag
     jz
         end cpu type
                                       ; jump if 80386 processor
     push ecx
                                        ; restore AC bit in EFLAGS first
     popfd
     Intel486 processor check
     Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
     which indicates the presence of a processor with the CPUID
     instruction.
     .486
check_80486:
                             ; turn on 80486 processor flag
     mov
           _cpu_type, 4
     mov
          eax, ecx
                                        ; get original EFLAGS
          eax, 200000h
                                        ; flip ID bit in EFLAGS
     xor
     push eax
                                        ; save new EFLAGS value on stack
                                        ; replace current EFLAGS value
     popfd
     pushfd
                                        ; get new EFLAGS
     pop
                                        ; store new EFLAGS in EAX
          eax
                                        ; can't toggle ID bit,
     xor
         eax, ecx
          end cpu type
                                        ; processor=80486
     Execute CPUID instruction to not determine vendor, family,
     model, stepping and features. For the purpose of this
     code, only the initial set of CPUID information is saved.
     mov
           _cpuid_flag, 1
                                       ; flag indicating use of CPUID inst.
     push ebx
                                        ; save registers
     push esi
     push edi
          eax, 0
                                        ; set up for CPUID instruction
     mov
     CPU_ID
                                        ; get and save vendor ID
           dword ptr _vendor_id, ebx
     mov
     mov
           dword ptr _vendor_id[+4], edx
     mov
           dword ptr _vendor_id[+8], ecx
     cmp
           dword ptr intel_id, ebx
     ine
           end_cpuid_type
     cmp
           dword ptr intel_id[+4], edx
     jne
           end_cpuid_type
           dword ptr intel_id[+8], ecx
     cmp
     ine
           end_cpuid_type
                                        ; if not equal, not an Intel processor
           _intel_CPU, 1
     mov
                                       ; indicate an Intel processor
```



```
eax, 1
                                       ; make sure 1 is valid input for CPUID
     cmp
     jl 
           end_cpuid_type
                                       ; if not, jump to end
     mov
           eax, 1
     CPU ID
                                       ; get family/model/stepping/features
          _cpu_signature, eax
     mov
          _features_ebx, ebx
     mov
          _features_edx, edx
     mov
           _features_ecx, ecx
     mov
     shr
          eax, 8
                                      ; isolate family
     and
          eax, 0fh
     mov
          _cpu_type, al
                                      ; set cpu type with family
end_cpuid_type:
     pop
           edi
                                       ; restore registers
     qoq
           esi
     pop
         ebx
;
     comment this line for 32-bit segments
     .8086
end_cpu_type:
     ret
                      endp
_get_cpu_type
_get_fpu_type
     public
_get_fpu_type
                proc
;
     This procedure determines the type of FPU in a system
     and sets the _fpu_type variable with the appropriate value.
;
;
     All registers are used by this procedure, none are preserved.
;
     Coprocessor check
;
     The algorithm is to determine whether the floating-point
;
     status and control words are present. If not, no
;
     coprocessor exists. If the status and control words can
     be saved, the correct coprocessor is then determined
;
     depending on the processor type. The Intel386 processor can
     work with either an Intel287 NDP or an Intel387 NDP.
     The infinity of the coprocessor must be checked to determine
     the correct coprocessor type.
                                 ; reset FP status word
     fninit.
     mov fp_status, 5a5ah
                                ; initialize temp word to non-zero
              fp_status
                                ; save FP status word
     mov ax, fp_status
                                ; check FP status word
     cmp al, 0
                                ; was correct status written
     mov
          _fpu_type, 0
                                 ; no FPU present
     jne end_fpu_type
check_control_word:
                              ; save FP control word
; check FP control word
     fnstcw
              fp_status
     mov ax, fp_status
     and ax, 103fh
                                ; selected parts to examine
     cmp ax, 3fh
                                 ; was control word correct
```



```
_fpu_type, 0
     mov
           end_fpu_type
     ine
                              ; incorrect control word, no FPU
     mov
           _fpu_type, 1
     80287/80387 check for the Intel386 processor
check_infinity:
     cmp
           _cpu_type, 3
     ine
           end_fpu_type
     fld1
                                   ; must use default control from FNINIT
     fldz
                                   ; form infinity
     fdiv
                                  ; 8087/Intel287 NDP say + inf = -inf
     fld
          st
                                  ; form negative infinity
     fchs
                                  ; Intel387 NDP says +inf <> -inf
                                  ; see if they are the same
     fcompp
     fstsw fp_status
                                  ; look at status from FCOMPP
     mov
           ax, fp_status
     mov
           _fpu_type, 2
                                 ; store Intel287 NDP for FPU type
     sahf
                                 ; see if infinities matched
                                 ; jump if 8087 or Intel287 is present
     iz
           end_fpu_type
                                 ; store Intel387 NDP for FPU type
     mov
           _fpu_type, 3
end_fpu_type:
     ret
_get_fpu_type
                      endp
     end
```

Example 2. Processor Identification Procedure in Assembly Language

```
;
     Filename: cpuid3b.asm
;
     Copyright 1993, 1994, 1995, 1996, 1997 by Intel Corp.
     This program has been developed by Intel Corporation. Intel
     has various intellectual property rights which it may assert
     under certain circumstances, such as if another
     manufacturer's processor mis-identifies itself as being
     "GenuineIntel" when the CPUID instruction is executed.
     Intel specifically disclaims all warranties, express or
     implied, and all liability, including consequential and
     other indirect damages, for the use of this program,
     including liability for infringement of any proprietary
     rights, and including the warranties of merchantability and
;
     fitness for a particular purpose. Intel does not assume any
     responsibility for any errors which may appear in this
     program nor any responsibility to update it.
     This program contains three parts:
     Part 1:
                 Identifies processor type in the variable
                 _cpu_type:
     Part 2:
                 Identifies FPU type in the variable _fpu_type:
     Part 3:
                 Prints out the appropriate message. This part is
                 specific to the DOS environment and uses the DOS
                 system calls to print out the messages.
```



```
This program has been tested with the Microsoft Developer Studio. If
;
      this code is assembled with no options specified and linked
;
      with the cpuid3a module, it correctly identifies the current
      Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro,
;
      and Pentium(R) II processors in the real-address mode.
;
      To assemble this code with TASM, add the JUMPS directive.
                                          ; Uncomment this line for TASM
;
      jumps
     TITLE cpuid3b
;
;
      comment this line for 32-bite segments
;
      DOSSEG
      uncomment the following 2 lines for 32-bit segments
;
      .386
      .model
                  flat
      comment the following line for 32-bit segments
      .model
                  small
      .stack
                  100h
      .data
                  _cpu_type:
      extrn
                                    byte
      extrn
                 _fpu_type:
                                    byte
                 _cpuid_flag:
      extrn
                                    byte
                 _intel_CPU:
      extrn
                                    byte
                 _vendor_id:
      extrn
                                    byte
                 _sep_flag:
                                    byte
      extrn
                 _cpu_signature:
                                    dword
      extrn
                  features ecx:
                                    dword
      extrn
                  _features_edx:
                                    dword
      extrn
                  _features_ebx:
      extrn
                                    dword
;
     The purpose of this code is to identify the processor and
;
      coprocessor that is currently in the system. The program
      first determines the processor type. Then it determines
      whether a coprocessor exists in the system. If a
      coprocessor or integrated coprocessor exists, the program
      identifies the coprocessor type. The program then prints
      the processor and floating point processors present and type.
      .code
      comment this line for 32-bit segments
start:
      comment the next three lines for 32-bit segments
      mov
           ax, @data
      mov
           ds, ax
                                          ; set segment register
           es, ax
                                         ; set segment register
      mov
      and
           sp, not 3
                                         ; align stack to avoid AC fault
      call _get_cpu_type
                                         ; determine processor type
      call _get_fpu_type
      call print
```



```
ax, 4c00h
                             ; terminate program
     mov
     int
          21h
extrn _get_cpu_type: proc
extrn _get_fpu_type: proc
FPU FLAG
               equ 0001h
VME_FLAG
              equ 0002h
              equ 0004h
DE FLAG
             equ 0008h
PSE_FLAG
TSC_FLAG
             equ 0010h
             equ 0020h
equ 0040h
equ 0080h
MSR_FLAG
PAE FLAG
MCE_FLAG
CX8_FLAG
             equ 0100h
             equ 0200h
APIC_FLAG
SEP_FLAG
             equ 0800h
            equ 1000h
equ 2000h
equ 4000h
equ 80000h
equ 800000h
MTRR_FLAG
PGE_FLAG
MCA FLAG
CMOV_FLAG
MMX FLAG
     .data
               db
                    "This system has a$"
id_msg
             db
                   "n unknown processor$"
cp error
             db
                   "n 8086/8088 processor$"
cp 8086
                   "n 80286 processor$"
cp_286
             db
                   "n 80386 processor$"
cp_386
              db
cp_486
               db
                    "n 80486DX, 80486DX2 processor or"
               db
                    " 80487SX math coprocessor$"
                    "n 80486SX processor$"
cp_486sx
              db
             db
                    " and an 8087 math coprocessor$"
fp_8087
fp_287
                    " and an 80287 math coprocessor$"
               db
fp_387
              db
                    " and an 80387 math coprocessor$"
intel486_msg db
                    " Genuine Intel486(TM) processor$"
                    " Genuine Intel486(TM) DX processor$"
intel486dx_msg db
intel486sx_msg db
                    " Genuine Intel486(TM) SX processor$"
             db
                    " Genuine IntelDX2(TM) processor$"
inteldx2_msg
                 " Genuine IntelSX2(TM) processor$"
" Genuine IntelDX4(TM) processor$"
" Genuine Write-Back Enhanced"
intelsx2_msg
              db
inteldx4_msg
             db
inteldx2wb_msg db
              db
                    " IntelDX2(TM) processor$"
                   " Genuine Intel Pentium(R) processor$"
pentium_msg db
db "Genuine Intel Pentium(R) II processor$"
pentiumii_msg
                    "n unknown Genuine Intel processor$"
unknown_msg
              db
```



```
; The following 16 entries must stay intact as an array
intel_486_0
                  dw
                        offset intel486dx_msg
                  dw
intel_486_1
                        offset intel486dx_msg
intel_486_2
                  dw
                        offset intel486sx_msg
intel 486 3
                  dw
                        offset inteldx2 msq
intel_486_4
                        offset intel486_msg
                  dw
intel_486_5
                        offset intelsx2_msg
                  dw
intel_486_6
                  dw
                        offset intel486_msg
intel_486_7
                  dw
                        offset inteldx2wb_msg
                  dw
                        offset inteldx4_msg
intel_486_8
intel 486 9
                  dw
                        offset intel486 msq
intel 486 a
                  dw
                        offset intel486 msq
                        offset intel486_msg
intel_486_b
                  dw
intel_486_c
                  dw
                        offset intel486_msg
intel_486_d
                  dw
                        offset intel486_msg
intel_486_e
                  dw
                        offset intel486_msg
intel_486_f
                  dw
                        offset intel486_msg
;
     comment the above entries for the array & uncomment the entries below for
     for 32-bit segments
;intel_486_0
                        dd
                               offset intel486dx_msg
;intel_486_1
                        dd
                               offset intel486dx_msg
;intel_486_2
                        dd
                               offset intel486sx_msg
;intel_486_3
                        dd
                               offset inteldx2_msg
intel 486 4
                        dd
                               offset intel486 msq
;intel_486_5
                        dd
                               offset intelsx2_msg
;intel_486_6
                               offset intel486_msg
                        dd
;intel_486_7
                        dd
                               offset inteldx2wb_msg
;intel_486_8
                        dd
                               offset inteldx4_msg
                        dd
                               offset intel486_msg
;intel_486_9
;intel 486 a
                        dd
                               offset intel486 msq
;intel 486 b
                        dd
                               offset intel486 msq
;intel_486_c
                               offset intel486_msg
                        dd
;intel_486_d
                        dd
                               offset intel486_msg
;intel_486_e
                        dd
                               offset intel486_msg
;intel_486_f
                        dd
                               offset intel486_msg
; end of array
                  db
                        13,10, "Processor Family:
family_msg
                  db
model_msg
                        13,10, "Model:
stepping_msg
                  db
                        13,10, "Stepping:
cr_lf
                  db
                        13,10,"$"
                  db
                        13,10, "The processor is an OverDrive(R)"
turbo_msg
                  db
                         " upgrade processor$"
dp msq
                  db
                        13,10,"The processor is the upgrade"
                  db
                         " processor in a dual processor system$"
fpu_msg
                  db
                        13,10,"The processor contains an on-chip"
                  db
                         " FPU$"
                  db
                        13,10,"The processor supports Virtual"
vme_msg
                  db
                         " Mode Extensions$"
                  db
                        13,10,"The processor supports Debugging"
de_msg
                  db
                         " Extensions$"
                  db
                        13,10,"The processor supports Page Size"
pse_msg
                  db
                         " Extensions$"
```



```
db
                         13,10,"The processor supports Time Stamp"
tsc msq
                  db
                         " Counter$"
                  db
                         13,10, "The processor supports Model"
msr_msg
                  db
                         " Specific Registers$"
pae_msg
                  db
                         13,10, "The processor supports Physical"
                         " Address Extensions$"
                  db
                         13,10, "The processor supports Machine"
                  db
mce_msg
                         " Check Exceptions$"
                  db
cx8_msg
                  db
                         13,10,"The processor supports the"
                  db
                         " CMPXCHG8B instruction$"
                         13,10,"The processor contains an on-chip"
                  db
apic_msg
                  db
                         " APIC$"
                  db
                         13,10,"The processor supports Fast System"
sep_msg
                  db
                         " Call$"
no_sep_msg
                  db
                         13,10,"The processor does not support Fast"
                  db
                         " System Call$"
                  db
                         13,10,"The processor supports Memory Type"
mtrr_msg
                  db
                         " Range Registers$"
                  db
                         13,10,"The processor supports Page Global"
pge_msg
                         " Enable$"
                  db
                  db
                         13,10,"The processor supports Machine"
mca_msg
                         " Check Architecture$"
                  db
cmov msq
                  db
                         13,10,"The processor supports Conditional"
                  db
                         " Move Instruction$"
                         13,10,"The processor supports Intel Architecture"
mmx_msg
                  db
                  db
                         " MMX(TM) Technology$"
not_intel
                  db
                         "t least an 80486 processor."
                  db
                         13,10,"It does not contain a Genuine"
                  db
                         "Intel part and as a result,"
                  db
                         "the", 13, 10, "CPUID"
                  db
                         " detection information cannot be"
                  db
                         "determined at this time.$"
ASC MSG
            MACRO msq
                                           ; local label
      LOCAL ascii done
      add
            al, 30h
      cmp
            al, 39h
                                           ; is it 0-9?
      jle
            ascii_done
      add
            al, 07h
ascii done:
            byte ptr msg[20], al
      mov
            dx, offset msg
      mov
      mov
            ah, 9h
      int
            21h
ENDM
      .code
;
;
      comment the following line for 32-bit segments
;
      .8086
;
      uncomment the following line for 32-bit segments
      .386
```



```
print proc
      This procedure prints the appropriate cpuid string and
;
      numeric processor presence status. If the CPUID instruction
      was used, this procedure prints out the CPUID info.
;
      All registers are used by this procedure, none are
;
;
      preserved.
;
      In the balance of the assembly code there are lines that are required for
;
      tools that support 32-bit segments only. If problems occur during the
;
      build process, try uncommenting the lines that are near duplicates of the
;
      lines following them. These will be the necessary changes to get code for
      32-bit segments.
            edx, offset id_msg
;
      mov
      mov
            dx, offset id_msg
                                         ; print initial message
            ah, 9h
      mov
      int
            21h
            cpuid flag, 1
                                          ; if set to 1, processor
      cmp
                                              supports CPUID instruction
            print_cpuid_data
                                          ; print detailed CPUID info
      ie
print_86:
      cmp
            _cpu_type, 0
      jne
            print_286
            dx, offset cp_8086
      mov
      mov
            ah, 9h
      int
            21h
      cmp
            _fpu_type, 0
      je
            end_print
            edx, offset fp_8087
     mov
      mov
            dx, offset fp 8087
            ah, 9h
      mov
      int
            21h
            end_print
      qmj
print 286:
            _cpu_type, 2
      cmp
      jne
            print_386
            edx, offset cp_286
      mov
            dx, offset cp_286
      mov
            ah, 9h
      mov
      int
            21h
      cmp
            _fpu_type, 0
            end_print
      je
print 287:
     mov edx, offset fp_287
            dx, offset fp_287
      mov
            ah, 9h
      mov
      int
            21h
      jmp
            end_print
print 386:
            _cpu_type, 3
      cmp
      jne
            print_486
```



```
edx, offset cp_386
     mov
     mov
           dx, offset cp_386
     mov
           ah, 9h
           21h
     int
     cmp
           _fpu_type, 0
           end print
     jе
           _fpu_type, 2
     cmp
           print_287
      je
     mov
           edx, offset fp_387
     mov
           dx, offset fp_387
     mov
           ah, 9h
     int
           21h
      qmr
           end print
print_486:
           _cpu_type, 4
     cmp
     jne
          print_unknown
                                         ; Intel processors will have
     mov
           edx, offset cp_486sx
                                        ; CPUID instruction
     mov
           dx, offset cp_486sx
           _fpu_type, 0
     cmp
           print_486sx
      je
           edx, offset cp_486
     mov
     mov
           dx, offset cp_486
print_486sx:
     mov
           ah, 9h
           21h
     int
     jmp
           end_print
print_unknown:
     mov
           edx, offset cp_error
     mov
           dx, offset cp_error
     qmr
          print 486sx
print_cpuid_data:
      .486
     cmp
           _intel_CPU, 1
                                        ; check for genuine Intel
      jne
           not_GenuineIntel
                                           processor
print_486_type:
                                         ; if 4, print 80486 processor
     cmp
           _cpu_type, 4
      jne
           print_pentium_type
           eax, dword ptr _cpu_signature
     mov
     mov
           ax, word ptr _cpu_signature
     shr
           ax, 4
                                         ; isolate model
     and
           eax, 0fh
           edx, intel_486_0[eax*2]
     mov
     mov
          dx, intel_486_0[eax*2]
     jmp
          print_common
print_pentium_type:
           _cpu_type, 5
                                         ; if 5, print Pentium processor
     cmp
      jne
          print_pentiumpro_type
     mov
          edx, offset pentium_msg
     mov dx, offset pentium_msg
      jmp
          print_common
```



```
print_pentiumpro_type:
      cmp
           _cpu_type, 6
                                        ; if 6 & model 1, print Pentium
                                        ; Pro processor
           print_unknown_type
      jne
     mov
           eax, dword ptr _cpu_signature
           ax, word ptr _cpu_signature
      mov
      shr
           ax, 4
           eax, 0fh
                                        ; isolate model
      and
      cmp
           eax, 3
      jge
           print_pentiumii_type
           eax, 1
      cmp
           print_unknown_type
                                       ; incorrect model number = 2
      ine
     mov
           _sep_flag, 0
                                  ; does not support Fast System
                                        ; Call
           edx, offset pentiumpro_msg
     mov
      mov
           dx, offset pentiumpro_msg
      jmp
           print_common
print_pentiumii_type:
                                        ; if 6 & model 3, print Pentium
     cmp
           eax, 3
                                        ; II processor
      jne
           print_unknown_type
     mov
           eax, dword ptr _cpu_signature
     mov
           ax, word ptr _cpu_signature
           al, Ofh
     and
                                        ; isolate stepping
      cmp
           al, 3
           no sep
     jl.
     mov
           _sep_flag, 1
           edx, offset pentiumii_msg
     mov
           dx, offset pentiumii_msg
     mov
     jmp
           print_common
no sep:
                                         ; stepping does not support
     mov
           _sep_flag, 0
                                         ; Fast System Call
     mov
           edx, offset pentiumii_msg
      mov
           dx, offset pentiumii_msg
      jmp
           print_common
print_unknown_type:
           edx, offset unknown_msg
     mov
           dx, offset unknown_msg ; if neither, print unknown
     mov
print_common:
           ah, 9h
     mov
           21h
     int
; print family, model, and stepping
print_family:
     mov al, _cpu_type
     ASC_MSG
                family_msg
                                ; print family msg
print_model:
           eax, dword ptr _cpu_signature
     mov
     mov ax, word ptr _cpu_signature
           ax, 4
     shr
```



```
al, Ofh
     and
               model_msg
                            ; print model msg
     ASC_MSG
print_stepping:
          eax, dword ptr _cpu_signature
           ax, word ptr _cpu_signature
     mov
          al, Ofh
     and
     ASC MSG
                                       ; print stepping msg
                stepping_msg
print_upgrade:
     mov
           eax, dword ptr _cpu_signature
           ax, word ptr _cpu_signature
     test ax, 1000h
                                         ; check for turbo upgrade
           check_dp
     jz
     mov
           edx, offset turbo_msg
     mov
           dx, offset turbo_msg
     mov
           ah, 9h
     int
           21h
     jmp print_features
check_dp:
     test ax, 2000h
                                       ; check for dual processor
     jz
           print_features
     mov
           edx, offset dp_msg
           dx, offset dp_msg
     mov
     mov
           ah, 9h
           21h
     int
print_features:
     mov
          eax, dword ptr _features_edx
     mov
           ax, word ptr _features_edx
                                         ; check for FPU
     and
         ax, FPU_FLAG
     jz
           check VME
     mov
           edx, offset fpu_msg
           dx, offset fpu_msg
     mov
           ah, 9h
     mov
     int
           21h
check_VME:
          eax, dword ptr _features_edx
           ax, word ptr _features_edx
     mov
           ax, VME_FLAG
                                       ; check for VME
     and
           check_DE
     jz
     mov
           eax, offset vme_msg
     mov
           dx, offset vme_msg
     mov
           ah, 9h
     int
           21h
check_DE:
           eax, dword ptr _features_edx
     mov
     mov
           ax, word ptr _features_edx
                                        ; check for DE
     and
           ax, DE_FLAG
     jz
           check_PSE
     mov
           edx, offset de_msg
           dx, offset de_msg
     mov
           ah, 9h
     mov
           21h
     int
```



```
check_PSE:
      mov
            eax, dword ptr _features_edx
            ax, word ptr _features_edx
      mov
      and
            ax, PSE_FLAG
                                           ; check for PSE
            check_TSC
      jz
            edx, offset pse_msg
      mov
            dx, offset pse_msg
      mov
      mov
            ah, 9h
      int
            21h
check TSC:
     mov
            eax, dword ptr _features_edx
            ax, word ptr _features_edx
      mov
            ax, TSC_FLAG
      and
                                           ; check for TSC
      jz
            check_MSR
      mov
            edx, offset tsc_msg
            dx, offset tsc_msg
      mov
      mov
            ah, 9h
            21h
      int
check_MSR:
      mov
            eax, dword ptr _features_edx
      mov
            ax, word ptr _features_edx
      and
            ax, MSR_FLAG
                                           ; check for MSR
      jz
            check PAE
      mov
            edx, offset msr_msg
            dx, offset msr_msg
      mov
            ah, 9h
      mov
      int
            21h
check_PAE:
      mov
            eax, dword ptr features edx
      mov
            ax, word ptr _features_edx
            ax, PAE_FLAG
                                           ; check for PAE
      and
      jz
            check_MCE
      mov
            edx, offset pae_msg
      mov
            dx, offset pae_msg
      mov
            ah, 9h
      int
            21h
check_MCE:
            eax, dword ptr _features_edx
      mov
      mov
            ax, word ptr _features_edx
                                           ; check for MCE
      and
            ax, MCE_FLAG
      jz
            check_CX8
      mov
            edx, offset mce_msg
      mov
            dx, offset mce_msg
            ah, 9h
      mov
      int
            21h
check_CX8:
      mov
            eax, dword ptr _features_edx
      mov
            ax, word ptr _features_edx
            ax, CX8_FLAG
                                           ; check for CMPXCHG8B
      and
      jz
            check_APIC
            edx, offset cx8_msg
      mov
```

30



```
dx, offset cx8_msg
      mov
      mov
            ah, 9h
      int
            21h
check_APIC:
            eax, dword ptr _features_edx
     mov
            ax, word ptr _features_edx
     mov
            ax, APIC_FLAG
                                          ; check for APIC
      and
      jz
           check_SEP
     mov
            edx, offset apic_msg
            dx, offset apic_msg
     mov
      mov
            ah, 9h
      int
            21h
check SEP:
            _sep_flag, 1
      cmp
      jne
           print_no_sep
            edx, offset sep_msg
     mov
      mov
            dx, offset sep_msg
            ah, 9h
     mov
            21h
      int
           check_MTRR
      jmp
print_no_sep:
     mov
            edx, offset _no_sep_msg
      mov
            dx, offset no_sep_msg
            ah, 9h
     mov
      int
            21h
check_MTRR:
     mov
          eax, dword ptr _features_edx
     mov
            ax, word ptr _features_edx
     and
            ax, MTRR FLAG
                                          ; check for MTRR
            check PGE
      jz
            edx, offset mtrr_msg
     mov
      mov
            dx, offset mtrr_msg
      mov
            ah, 9h
      int
            21h
check_PGE:
            eax, dword ptr _features_edx
     mov
            ax, word ptr _features_edx
     mov
            ax, PGE_FLAG
                                          ; check for PGE
      and
      jz
            check_MCA
     mov
            edx, offset pge_msg
            dx, offset pge_msg
     mov
      mov
            ah, 9h
      int
            21h
check_MCA:
     mov
            eax, dword ptr _features_edx
     mov
            ax, word ptr _features_edx
      and
            ax, MCA_FLAG
                                          ; check for MCA
      jz
            check CMOV
     mov
            edx, offset mca_msg
            dx, offset mca_msg
     mov
            ah, 9h
      mov
```



```
int
            21h
check_CMOV:
            eax, dword ptr _features_edx
      mov
            ax, word ptr _features_edx
      mov
      and
            ax, CMOV_FLAG
                                           ; check for CMOV
      jz
            {\tt check\_mmx}
      mov
            edx, offset cmov_msg
      mov
            dx, offset cmov_msg
            ah, 9h
      mov
            21h
      int
Check MMX:
            eax, dword ptr _features_edx
     mov
            eax, word ptr _features_edx
      mov
            eax, MMX_FLAG
                                           ; check for MMX technology
      and
            endprint
      jz
ï
     mov
            edx, offset mmx_msg
            dx, offset mmx_msg
      mov
      mov
            ah, 9h
      int
            21h
      jmp
            end_print
not_GenuineIntel:
            edx, offset not_intel
     mov
      mov
            dx, offset not_intel
            ah, 9h
      mov
      int
            21h
end_print:
            edx, offset cr_lf
      mov
      mov
            dx, offset cr_lf
      mov
            ah, 9h
      int
            21h
      ret
print endp
      end
            start
```



Example 3. Processor Identification Procedure in the C Language

```
* /
/* Copyright 1994, 1995, 1996, 1997 by Intel Corp.
* /
/*
/* This program has been developed by Intel Corporation. Intel has
/* various intellectual property rights which it may assert under
                                                                        * /
/* certain circumstances, such as if another manufacturer's
                                                                       * /
/* processor mis-identifies itself as being "GenuineIntel" when
                                                                       * /
/* the CPUID instruction is executed.
/*
                                                                        * /
                                                                       * /
/* Intel specifically disclaims all warranties, express or implied,
/* and all liability, including consequential and other indirect
                                                                        * /
/* damages, for the use of this program, including liability for
                                                                       * /
/* infringement of any proprietary rights, and including the
                                                                       * /
                                                                       * /
/* warranties of merchantability and fitness for a particular
/* purpose. Intel does not assume any responsibility for any
/* errors which may appear in this program nor any responsibility
                                                                        * /
/* to update it.
                                                                        * /
/*
                                                                        * /
/*
                                                                        * /
/* This program contains three parts:
                                                                       * /
                                                                       * /
/* Part 1: Identifies CPU type in the variable _cpu_type:
                                                                        * /
/* Part 2: Identifies FPU type in the variable _fpu_type:
                                                                        * /
                                                                       * /
/* Part 3: Prints out the appropriate message.
                                                                        * /
                                                                       * /
/* This program has been tested with the Microsoft Developer Studio.
/* If this code is compiled with no options specified and linked
/* with the cpuid3a module, it correctly identifies the current
/* Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro */
/* processors and Pentium(R) II processors in the real-address mode. */
#define FPU_FLAG
                        0 \times 0001
#define VME_FLAG
                        0x0002
#define DE FLAG
                        0 \times 0004
#define PSE FLAG
                        0x0008
#define TSC_FLAG
                        0 \times 0010
#define MSR_FLAG
                        0x0020
#define PAE_FLAG
                        0 \times 0040
#define MCE_FLAG
                        0x0080
#define CX8_FLAG
                        0x0100
#define APIC_FLAG
                        0x0200
#define SEP FLAG
                       0x0800
#define MTRR_FLAG
                       0x1000
#define PGE_FLAG
                       0x2000
#define MCA FLAG
                        0x4000
#define CMOV_FLAG
                       0x8000
#define MMX_FLAG
                       0x800000
extern char cpu_type;
extern char fpu_type;
extern char cpuid_flag;
extern char intel_CPU;
extern char vendor_id[12];
```



```
extern long cpu_signature;
extern long features ecx;
extern long features_edx;
extern long features_ebx;
main() {
    get_cpu_type();
    get_fpu_type();
    print();
print() {
    printf("This system has a");
    if (cpuid_flag == 0) {
      switch (cpu_type) {
      case 0:
          printf("n 8086/8088 processor");
          if (fpu_type) printf(" and an 8087 math coprocessor");
          break;
      case 2:
          printf("n 80286 processor");
          if (fpu_type) printf(" and an 80287 math coprocessor");
          break;
      case 3:
          printf("n 80386 processor");
          if (fpu_type == 2)
            printf(" and an 80287 math coprocessor");
          else if (fpu_type)
            printf(" and an 80387 math coprocessor");
          break;
      case 4:
          if (fpu_type) printf("n 80486DX, 80486DX2 processor or \
80487SX math coprocessor");
          else printf("n 80486SX processor");
          break;
      default:
          printf("n unknown processor");
    } else {
      /* using cpuid instruction */
      if (intel CPU) {
          if (cpu_type == 4) {
            switch ((cpu_signature>>4)&0xf) {
            case 0:
                printf(" Genuine Intel486(TM) DX processor");
                break;
            case 2:
                printf(" Genuine Intel486(TM) SX processor");
                break;
                printf(" Genuine IntelDX2(TM) processor");
                break;
                printf(" Genuine Intel486(TM) processor");
                break:
            case 5:
```



```
printf(" Genuine IntelSX2(TM) processor");
                break;
            case 7:
                printf(" Genuine Write-Back Enhanced \
IntelDX2(TM) processor");
                break;
            case 8:
                printf(" Genuine IntelDX4(TM) processor");
            default:
                printf(" Genuine Intel486(TM) processor");
          } else if (cpu_type == 5)
            printf(" Genuine Intel Pentium(R) processor");
          else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 1))
            printf(" Genuine Intel Pentium(R) Pro processor");
          else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 3))
            printf(" Genuine Intel Pentium(R) II processor");
            printf("n unknown Genuine Intel processor");
          printf("\nProcessor Family: %X", cpu_type);
                                      %X", (cpu_signature>>4)&0xf);
          printf("\nModel:
          printf("\nStepping:
                                      %X\n", cpu_signature&0xf);
          if (cpu_signature & 0x1000)
           printf("\nThe processor is an OverDrive(R)upgrade \
processor");
          else if (cpu signature & 0x2000)
           printf("\nThe processor is the upgrade processor \
in a dual processor system");
          if (features_edx & FPU_FLAG)
           printf("\nThe processor contains an on-chip FPU");
          if (features_edx & VME_FLAG)
           printf("\nThe processor supports Virtual Mode \
Extensions");
            if (features_edx & DE_FLAG)
           printf("\nThe processor supports the Debugging\
Extensions");
          if (features_edx & PSE_FLAG)
           printf("\nThe processor supports Page Size \
Extensions");
          if (features edx & TSC FLAG)
           printf("\nThe processor supports Time Stamp \
Counter");
          if (features edx & MSR FLAG)
           printf("\nThe processor supports Model Specific \
Registers");
          if (features_edx & PAE_FLAG)
           printf("\nThe processor supports Physical Address \
Extension");
          if (features_edx & MCE_FLAG)
           printf("\nThe processor supports Machine Check \
Exceptions");
          if (features_edx & CX8_FLAG)
           printf("\nThe processor supports the CMPXCHG8B \
instruction");
          if (features_edx & APIC_FLAG)
            printf("\nThe processor contains an on-chip APIC");
```



```
if (features_edx & SEP_FLAG) {
             if ((cpu_type == 6) && (((cpu_signature >> 4) &0xf) < 3)</pre>
                && ((cpu_signature & 0xf) < 3))
                   printf("\nThe processor does not support the Fast \
System Call");
                   printf("\nThe processor supports the Fast System \
Call");
          if (features_edx & MTRR_FLAG)
            printf("\nThe processor supports the Memory Type \
Range Registers");
          if (features edx & PGE FLAG)
            printf("\nThe processor supports Page Global Enable");
          if (features_edx & MCA_FLAG)
               printf("\nThe processor supports the Machine Check \
Architecture");
          if (features_edx & CMOV_FLAG)
           printf("\nThe processor supports the Conditional \
Move Instruction");
          if (features_edx & MMX_FLAG)
           printf("\nThe processor supports Intel Architecture \
MMX technology");
      } else {
          printf("t least an 80486 processor.\nIt does not \
contain a Genuine Intel part and as a result, the \nCPUID detection \
information cannot be determined at this time.");
   printf("\n");
```