

AMD64 Technology

AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions

Publication No. Revision Date

26568 3.13 September 2011



© 2002 - 2011 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. The information contained herein may be of a preliminary or advance nature and is subject to change without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD arrow logo, AMD Athlon, and AMD Opteron, and combinations thereof, AMD Virtualization and 3DNow! are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.

MMX is a trademark and Pentium is a registered trademark of Intel Corporation. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

Conte	nts		iii
Figure	es		. xix
Tables			. xxi
		tory	
110140		This Book	
		nce	
		zation	
		ntions and Definitions	
		d Documents	
1	Introd	luction	1
	1.1	Syntax and Notation	
	1.2	Extended Instruction Encoding	
		1.2.1 Immediate Byte Usage Unique to the SSE instructions	
	1.0	1.2.2 Instruction Format Examples	
	1.3	Enabling SSE Instruction Execution	
	1.4	AES Instructions	
		1.4.1 Coding Conventions	
		1.4.2 AES Data Structures	
		1.4.4 AES Operations	
		1.4.5 Initializing the Sbox and InvSBox Matrices.	
		1.4.6 Encryption and Decryption	
		1.4.7 The Cipher Function	
		1.4.8 The InvCipher Function	
		1.4.9 An Alternative Decryption Procedure	
		1.4.10 Computation of GFInv with Euclidean Greatest Common Divisor	
	1.5	String Compare Instructions	
		1.5.1 Source Data Format	
		1.5.2 Aggregation	
		1.5.3 Valid/Invalid Override of Comparisons	
		1.5.4 Complementation	
2	Instan	iction Reference	
4	mstru	ADDPD	37
		VADDPD	30
		ADDPS	37
		VADDPS	41
		ADDSD	
		VADDSD	43
		מטעה	

VADDSS	45
ADDSUBPD	
VADDSUBPD	47
ADDSUBPS	
VADDSUBPS	49
AESDEC	
VAESDEC	51
AESDECLAST	
VAESDECLAST	53
AESENC	
VAESENC	55
AESENCLAST	
VAESENCLAST	57
AESIMC	
VAESIMC	59
AESKEYGENASSIST	
VAESKEYGENASSIST	61
ANDNPD	
VANDNPD	63
ANDNPS	
VANDNPS	65
ANDPD	
VANDPD	67
ANDPS	
VANDPS	69
BLENDPD	
VBLENDPD	71
BLENDPS	
VBLENDPS	/3
BLENDVPD	7.5
VBLENDVPD	/3
BLENDVPS VBLENDVPS	77
	/ /
CMPPD VCMPPD	79
CMPPS	19
VCMPPS	91
CMPSD	02
VCMPSD	25
CMPSS	
VCMPSS	88
COMISD	
VCOMISD	Q1
COMISS	
VCOMISS	93
CVTDQ2PD	
VCVTDQ2PD	95



CVIDQ2PS
VCVTDQ2PS9°
CVTPD2DQ
VCVTPD2DQ99
CVTPD2PS
VCVTPD2PS
CVTPS2DQ
VCVTPS2DQ
CVTPS2PD
VCVTPS2PD
CVTSD2SI
VCVTSD2SI
CVTSD2SS
VCVTSD2SS
CVTSI2SD
VCVTSI2SD
CVTSI2SS
VCVTSI2SS
CVTSS2SD
VCVTSS2SD
CVTSS2SI
VCVTSS2SI
CVTTPD2DQ
VCVTTPD2DQ120
CVTTPS2DQ
VCVTTPS2DQ
CVTTSD2SI
VCVTTSD2SI
CVTTSS2SI
VCVTTSS2SI
DIVPD
VDIVPD
DIVPS
VDIVPS
DIVSD VDIVSD
VDIVSD
DIVSS VDIVSS
DPPD VDPPD
DPPS 13
VDPPS
EXTRACTPS
VEXTRACTPS
EXTRO
HADDPD
VHADDPD
11 אווא טומעמווי ט וועממווי ט וועממווי ט וועממווי ט וועממווי טוועמווי ט וועממווי ט וועממווי ט וועממווי ט וועממווי ט

HADDPS	
VHADDPS	49
HSUBPD	
VHSUBPD	51
HSUBPS	
VHSUBPS	53
INSERTPS	
VINSERTPS	55
INSERTQ15	57
LDDQU	
VLDDQU	59
LDMXCSR	
VLDMXCSR	61
MASKMOVDQU	
VMASKMOVDQU16	63
MAXPD	
VMAXPD	65
MAXPS	
VMAXPS16	67
MAXSD	
VMAXSD	69
MAXSS	
VMAXSS	71
MINPD	
VMINPD	73
MINPS	
VMINPS	75
MINSD	
VMINSD	77
MINSS	
VMINSS	/9
MOVAPD	0.1
VMOVAPD	31
MOVAPS	0.4
VMOVAPS	33
MOVD	0.5
VMOVD	50
	0-
VMOVDDUP	5 /
MOVDQA VMOVDQA	٥c
MOVDQU	37
VMOVDQU	<u>0 1</u>
MOVHLPS	7 I
VMOVHLPS	0:
MOVHPD	73
VMOVHPD19	95
- Y 1713 / Y 111 1/	



MOVHPS
VMOVHPS
MOVLHPS
VMOVLHPS
MOVLPD
VMOVLPD
MOVLPS
VMOVLPS
MOVMSKPD
VMOVMSKPD
MOVMSKPS
VMOVMSKPS
MOVNTDQ
VMOVNTDQ
MOVNTDQA
VMOVNTDQA21
MOVNTPD
VMOVNTPD21
MOVNTPS
VMOVNTPS
MOVNTSD
MOVNTSS
MOVQ
VMOVQ
MOVSD
VMOVSD
MOVSHDUP
VMOVSHDUP
MOVSLDUP
VMOVSLDUP
MOVSS
VMOVSS
MOVUPD
VMOVUPD
MOVUPS
VMOVUPS
MPSADBW
VMPSADBW
MULPD
VMULPD
MULPS
VMULPS
MULSD
VMULSD
MULSS
VMULSS
ORPD

VORPD	45
ORPS	
VORPS	47
PABSB	
VPABSB	49
PABSD	
VPABSD	51
PABSW	
VPABSW	53
PACKSSDW	
VPACKSSDW	55
PACKSSWB	
VPACKSSWB	57
PACKUSDW	
VPACKUSDW	59
PACKUSWB	-1
VPACKUSWB	61
PADDB	
VPADDB	53
PADDD VPA DDD	c 5
VPADDD	O.J
VPADDQ	67
PADDSB	07
VPADDSB	60
PADDSW	0)
VPADDSW	71
PADDUSB	, 1
VPADDUSB	73
PADDUSW	, .
VPADDUSW	75
PADDW	
VPADDW	77
PALIGNR	
VPALIGNR	79
PAND	
VPAND	81
PANDN	
VPANDN	83
PAVGB	
VPAVGB	85
PAVGW	
VPAVGW	87
PBLENDVB	
VPBLENDVB	89
PBLENDW	
VPBLENDW 29	91



PCLMULQDQ
VPCLMULQDQ
PCMPEQB
VPCMPEQB
PCMPEQD
VPCMPEQD
PCMPEQQ
VPCMPEQQ
PCMPEQW
VPCMPEQW30
PCMPESTRI
VPCMPESTRI
PCMPESTRM
VPCMPESTRM
PCMPGTB
VPCMPGTB
PCMPGTD
VPCMPGTD
PCMPGTQ
VPCMPGTQ
PCMPGTW VPCMPCTW
VPCMPGTW31 PCMPISTRI
VPCMPISTRI
PCMPISTRM
VPCMPISTRM
PEXTRB
VPEXTRB
PEXTRD
VPEXTRD
PEXTRO
VPEXTRQ
PEXTRW
VPEXTRW
PHADDD
VPHADDD
PHADDSW
VPHADDSW
PHADDW
VPHADDW
PHMINPOSUW
VPHMINPOSUW
PHSUBD
VPHSUBD
PHSUBSW
VPHSUBSW
PHSUBW

VPHSUBW	39
PINSRB	
VPINSRB	41
PINSRD	
VPINSRD	43
PINSRQ	
VPINSRQ	45
PINSRW	
VPINSRW	47
PMADDUBSW	
VPMADDUBSW	49
PMADDWD	
VPMADDWD	51
PMAXSB	
VPMAXSB	53
PMAXSD VPMAXGD	. ~ ~
VPMAXSD	ככי
PMAXSW VDMA VSW	, _ ~
VPMAXSW	15
VPMAXUB3	250
PMAXUD	133
VPMAXUD3	61
PMAXUW	01
VPMAXUW	363
PMINSB	05
VPMINSB	65
PMINSD	•
VPMINSD	67
PMINSW	
VPMINSW	669
PMINUB	
VPMINUB	71
PMINUD	
VPMINUD	373
PMINUW	
VPMINUW	75
PMOVMSKB	
VPMOVMSKB	77
PMOVSXBD	
VPMOVSXBD	79
PMOVSXBQ	_
VPMOVSXBQ	81
PMOVSXBW	
VPMOVSXBW	83
PMOVSXDQ	
VPMOVSXDQ	85



PMOVSXWD	
VPMOVSXWD	387
PMOVSXWQ	
VPMOVSXWQ	389
PMOVZXBD	
VPMOVZXBD	391
PMOVZXBQ	
VPMOVZXBQ	393
PMOVZXBW	
VPMOVZXBW	395
PMOVZXDQ	
VPMOVZXDQ	397
PMOVZXWD	
VPMOVZXWD	399
PMOVZXWQ	
VPMOVZXWQ	401
PMULDQ	40.0
VPMULDQ	403
PMULHRSW	405
VPMULHRSW	405
PMULHUW	407
VPMULHUWPMULHW	407
VPMULHWVPMULHW	400
PMULLD	409
VPMULLD	411
PMULLW	
VPMULLW	413
PMULUDQ	
VPMULUDQ	415
POR	
VPOR	417
PSADBW	
VPSADBW	419
PSHUFB	
VPSHUFB	421
PSHUFD	
VPSHUFD	423
PSHUFHW	
VPSHUFHW	425
PSHUFLW	
VPSHUFLW	427
PSIGNB	
VPSIGNB	429
PSIGND	
VPSIGND	431
PSIGNW	

VPSIGNW
PSLLD
VPSLLD
PSLLDQ
VPSLLDQ43
PSLLQ
VPSLLQ
PSLLW
VPSLLW
PSRAD
VPSRAD
PSRAW
VPSRAW
PSRLD
VPSRLD
PSRLDQ
VPSRLDQ
PSRLQ
VPSRLQ
PSRLW ASSETS OF THE PSRLW
VPSRLW 45.
PSUBB VPSUBB
VPSUBB
PSUBD VPSUBD
PSUBQ 45
VPSUBQ
PSUBSB
VPSUBSB
PSUBSW
VPSUBSW
PSUBUSB
VPSUBUSB
PSUBUSW
VPSUBUSW
PSUBW
VPSUBW
PTEST
VPTEST
PUNPCKHBW
VPUNPCKHBW
PUNPCKHDQ
VPUNPCKHDQ
PUNPCKHQDQ
VPUNPCKHQDQ47
PUNPCKHWD
VPUNPCKHWD479



PUNPCKLBW
VPUNPCKLBW
PUNPCKLDQ
VPUNPCKLDQ
PUNPCKLQDQ
VPUNPCKLQDQ
PUNPCKLWD
VPUNPCKLWD
PXOR
VPXOR
RCPPS
VRCPPS
RCPSS
VRCPSS
ROUNDPD
VROUNDPD495
ROUNDPS
VROUNDPS
ROUNDSD
VROUNDSD
ROUNDSS
VROUNDSS
RSQRTPS
VRSQRTPS
RSQRTSS
VRSQRTSS
SHUFPD
VSHUFPD
SHUFPS
VSHUFPS
SQRTPD
VSQRTPD
SQRTPS
VSQRTPS
SQRTSD VSQPTSD
VSQRTSD
SQRTSS VEORTSS
VSQRTSS
VSTMXCSR
SUBPD 520
VSUBPD
VSUBPS
VSUBSD
SUBSS
3UD33

VSUBSS	532
UCOMISD	
VUCOMISD	534
UCOMISS	
VUCOMISS	536
UNPCKHPD	
VUNPCKHPD	538
UNPCKHPS	
VUNPCKHPS	540
UNPCKLPD	
VUNPCKLPD	542
UNPCKLPS	
VUNPCKLPS	544
VBROADCASTF128	546
VBROADCASTSD	548
VBROADCASTSS	550
VCVTPS2PH	555
VEXTRACTF128	559
VFMADDPD	
VFMADD132PD	
VFMADD213PD	
VFMADD231PD	561
VFMADDPS	
VFMADD132PS	
VFMADD213PS	
VFMADD231PS	564
VFMADDSD	
VFMADD132SD	
VFMADD213SD	
VFMADD231SD.	567
VFMADDSS	
VFMADD132SS	
VFMADD213SS	
VFMADD231SS	570
VFMADDSUBPD	
VFMADDSUB132PD	
VFMADDSUB213PD	
VFMADDSUB231PD	5/3
VFMADDSUBPS	
VFMADDSUB132PS	
VFMADDSUB213PS	
VFMADDSUB231PS	5/6
VFMSUBADDPD	
VFMSUBADD132PD	
VFMSUBADD213PD	570
VFMSUBADD231PD	5/9
VFMSUBADDPS	



VFMSUBADD132PS
VFMSUBADD213PS
VFMSUBADD231PS
VFMSUBPD
VFMSUB132PD
VFMSUB213PD
VFMSUB231PD
VFMSUBPS
VFMSUB132PS
VFMSUB213PS
VFMSUB231PS
VFMSUBSD
VFMSUB132SD
VFMSUB213SD
VFMSUB231SD
VFMSUBSS
VFMSUB132SS
VFMSUB213SS
VFMSUB231SS
VFNMADDPD
VFNMADD132PD
VFNMADD213PD
VFNMADD231PD59
VFNMADDPS
VFNMADD132PS
VFNMADD213PS
VFNMADD231PS600
VFNMADDSD
VFNMADD132SD
VFNMADD213SD
VFNMADD231SD
VFNMADDSS
VFNMADD132SS
VFNMADD213SS
VFNMADD231SS
VFNMSUBPD
VFNMSUB132PD
VFNMSUB213PD
VFNMSUB231PD609
VFNMSUBPS
VFNMSUB132PS
VFNMSUB213PS
VFNMSUB231PS
VFNMSUBSD
VFNMSUB132SD
VFNMSUB213SD
VFNMSUB231SD61:

VFNMSUBSS	
VFNMSUB132SS	
VFNMSUB213SS	
VFNMSUB231SS	618
VFRCZPD	621
VFRCZPS	623
VFRCZSD	625
VFRCZSS	627
VINSERTF128	
VMASKMOVPD	631
VMASKMOVPS	
VPCMOV	
VPCOMB	
VPCOMD	
VPCOMQ	
VPCOMUB	
VPCOMUD	
VPCOMUQ	647
VPCOMUW	
VPCOMW	
VPERM2F128	
VPERMIL2PD.	
VPERMIL2PS	
VPERMILPD.	663
VPERMILPS	
VPHADDBD	
VPHADDBQ	
VPHADDBW	
VPHADDDQ	
VPHADDUBD	
VPHADDUBQ	
VPHADDUBW	
VPHADDUDQ	
VPHADDUWD	
VPHADDUWQ	
VPHADDWD	
VPHADDWQ	
VPHSUBBW	
VPHSUBDQ	
VPHSUBWD	
VPMACSDD	
VPMACSDQH	
VPMACSDQL	
VPMACSSDD	
VPMACSSDQH	
VPMACSSDQL	
VPMACSSWD	712



	VPMACSSWW714
	VPMACSWD716
	VPMACSWW
	VPMADCSSWD720
	VPMADCSWD722
	VPPERM
	VPROTB
	VPROTD728
	VPROTQ730
	VPROTW732
	VPSHAB
	VPSHAD736
	VPSHAQ738
	VPSHAW740
	VPSHLB
	VPSHLD
	VPSHLQ
	VPSHLW
	VTESTPD
	VTESTPS
	VZEROALL
	VZEROUPPER755
	XORPD
	VXORPD756
	XORPS
	VXORPS
	XGETBV760
	XRSTOR
	XSAVE763
	XSAVEOPT765
	XSETBV
3	Exception Summary
ınd	ex

AMD A A A A A B A B B	
AMD64 Technology	26568—Rev. 3.13—September 2011



AMD64 Technology

Figures

Figure 1-1.	Typical Descriptive Synopsis - Extended SSE Instructions	. 3
Figure 1-2.	GFMatrix Representation of 16-byte Block	10
Figure 1-3.	GFMatrix to Operand Byte Mappings	10
Figure 2-1.	Typical Instruction Description	37



AMD64	Technol	loav
$\neg m \cup \neg$	16611110	OU V



AMD64 Technology

Tables

Table 1-1.	Three-Operand Selection	6
Table 1-2.	Four-Operand Selection	
Table 1-3.	SBox Definition	
Table 1-4.	InvSBox Definition	19
Table 1-5.	Cipher Key, Round Sequence, and Round Key Length	20
Table 1-6.	Source Data Format	32
Table 1-7.	Comparison and Aggregation Method	33
Table 1-8.	End-of-String Comparison Override	34
Table 1-9.	Complementation	34
Table 1-10.	Indexed Comparison Output Selection	34
Table 1-11.	Masked Comparison Output Selection	35
Table 3-1.	Instructions By Exception Class	769

AMD	
AMD64 Technology	26568—Rev. 3.13—September 2011

Revision History

Date	Revision	Description
September 2011	3.13	Moved discussion of extended instruction encoding; VEX and XOP prefixes to Volume 3. Added FMA instructions. Described on the corresponding FMA4 reference page. Moved BMI and TBM instructions to Volume 3. Added XSAVEOPT instruction. Corrected descriptions of VSQRTSD and VSQRTSS.
May 2011	3.12	Added F16C, BMI, and TBM instructions.
December 2010	3.11	Complete revision and reformat accommodating 128-bit and 256-bit media instructions. Includes revised definitions of legacy SSE, SSE2, SSE3, SSE4.1, SSE4.2, and SSSE3 instructions, as well as new definitions of extended AES, AVX, CLMUL, FMA4, and XOP instructions. Introduction includes supplemental information concerning encoding of extended instructions, enhanced processor state management provided by the XSAVE/XRSTOR instructions, cryptographic capabilities of the AES instructions, and functionality of extended string comparison instructions.
September 2007	3.10	Added minor clarifications and corrected typographical and formatting errors.
July 2007	3.09	Added the following instructions: EXTRQ on page 149, INSERTQ on page 161, MOVNTSD on page 221, and MOVNTSS on page 223. Added misaligned exception mask (MXCSR.MM) information. Added imm8 values with corresponding mnemonics to CMPPD VCMPPD on page 83, CMPPS VCMPPS on page 86, CMPSD VCMPSD on page 89, and CMPSS VCMPSS on page 92. Reworded CPUID information in condition tables. Added minor clarifications and corrected typographical and formatting errors.
September 2006	3.08	Made minor corrections.
December 2005	3.07	Made minor editorial and formatting changes.
January 2005	3.06	Added documentation on SSE3 instructions. Corrected numerous minor factual errors and typos.
September 2003	3.05	Made numerous small factual corrections.
April 2003	3.04	Made minor corrections.

AMD64 Technology	26568—Rev. 3.13—September 2011

Preface

About This Book

This book is part of a multivolume work entitled the *AMD64 Architecture Programmer's Manual*. The complete set includes the following volumes.

Title	Order No.
Volume 1: Application Programming	24592
Volume 2: System Programming	24593
Volume 3: General-Purpose and System Instructions	24594
Volume 4: 128-Bit and 256-Bit Media Instructions	26568
Volume 5: 64-Bit Media and x87 Floating-Point Instructions	26569

Audience

This volume is intended for programmers who develop application or system software.

Organization

Volumes 3, 4, and 5 describe the AMD64 instruction set in detail, providing mnemonic syntax, instruction encoding, functions, affected flags, and possible exceptions.

The AMD64 instruction set is divided into five subsets:

- General-purpose instructions
- System instructions
- Streaming SIMD Extensions (includes 128-bit and 256-bit media instructions)
- 64-bit media instructions (MMXTM)
- x87 floating-point instructions

Several instructions belong to, and are described identically in, multiple instruction subsets.

This volume describes the Streaming SIMD Extensions (SSE) instruction set which includes 128-bit and 256-bit media instructions. SSE includes both legacy and extended forms. The index at the end cross-references topics within this volume. For other topics relating to the AMD64 architecture, and for information on instructions in other subsets, see the tables of contents and indexes of the other volumes.

Conventions and Definitions

The section which follows, **Notational Conventions**, describes notational conventions used in this volume. The next section, **Definitions**, lists a number of terms used in this volume along with their technical definitions. Some of these definitions assume knowledge of the legacy x86 architecture. See "Related Documents" on page xxxvii for further information about the legacy x86 architecture. Finally, the **Registers** section lists the registers which are a part of the system programming model.

Notational Conventions

"Syntax and Notation" on page 2 describes notation relating specifically to instruction encoding.

#GP(0)

An instruction exception—in this example, a general-protection exception with error code of 0.

1011b

A binary value, in this example, a 4-bit value.

F0EA_0B40h

A hexadecimal value, in this example a 32-bit value. Underscore characters may be used to improve readability.

128

Numbers without an alpha suffix are decimal unless the context indicates otherwise.

[7:4]

A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first. Commas may be inserted to indicate gaps.

#GP(0)

A general-protection exception (#GP) with error code of 0.

CPUID FnXXXX_XXXX_RRR[FieldName]

Support for optional features or the value of an implementation-specific parameter of a processor can be discovered by executing the CPUID instruction on that processor. To obtain this value, software must execute the CPUID instruction with the function code XXXX_XXXX in EAX and then examine the field FieldName returned in register RRR. If the "_RRR" notation is followed by "_xYYY", register ECX must be set to the value YYYh before executing CPUID. When FieldName is not given, the entire contents of register RRR contains the desired value. When determining optional feature support, if the bit identified by FieldName is set to a one, the feature is supported on that processor.

CR0-CR4

A register range, from register CR0 through CR4, inclusive, with the low-order register first.

CR4[OXSAVE]

The OXSAVE bit of the CR4 register.

CR0[PE] = 1

The PE bit of the CR0 register has a value of 1.

EFER[LME] = 0

The LME field of the EFER register is cleared (contains a value of 0).

DS:rSI

The content of a memory location whose segment address is in the DS register and whose offset relative to that segment is in the rSI register.

Definitions

128-bit media instruction

Instructions that operate on the various 128-bit vector data types. Supported within both the legacy SSE and extended SSE instruction sets.

256-bit media instruction

Instructions that operate on the various 256-bit vector data types. Supported within the extended SSE instruction set.

64-bit media instructions

Instructions that operate on the 64-bit vector data types. These are primarily a combination of MMX and 3DNow!TM instruction sets and their extensions, with some additional instructions from the SSE1 and SSE2 instruction sets.

16-bit mode

Legacy mode or compatibility mode in which a 16-bit address size is active. See *legacy mode* and *compatibility mode*.

32-bit mode

Legacy mode or compatibility mode in which a 32-bit address size is active. See *legacy mode* and *compatibility mode*.

64-bit mode

A submode of *long mode*. In 64-bit mode, the default address size is 64 bits and new features, such as register extensions, are supported for system and application software.

absolute

A displacement that references the base of a code segment rather than an instruction pointer. See *relative*.

AES

Advance Encryption Standard (AES) algorithm acceleration instructions; part of Streaming SIMD Extensions (SSE).

ASID

Address space identifier.

AVX

Extension of the SSE instruction set supporting 256-bit vector (packed) operands. See Streaming SIMD Extensions.

biased exponent

The sum of a floating-point value's exponent and a constant bias for a particular floating-point data type. The bias makes the range of the biased exponent always positive, which allows reciprocation without overflow.

byte

Eight bits.

clear, cleared

To write the value 0 to a bit or a range of bits. See set.

compatibility mode

A submode of *long mode*. In compatibility mode, the default address size is 32 bits, and legacy 16-bit and 32-bit applications run without modification.

commit

To irreversibly write, in program order, an instruction's result to software-visible storage, such as a register (including flags), the data cache, an internal write buffer, or memory.

CPL

Current privilege level.

direct

Referencing a memory address included in the instruction syntax as an immediate operand. The address may be an absolute or relative address. See *indirect*.

displacement

A signed value that is added to the base of a segment (absolute addressing) or an instruction pointer (relative addressing). Same as *offset*.

doubleword

Two words, or four bytes, or 32 bits.

double quadword

Eight words, or 16 bytes, or 128 bits. Also called *octword*.

effective address size

The address size for the current instruction after accounting for the default address size and any address-size override prefix.

effective operand size

The operand size for the current instruction after accounting for the default operand size and any operand-size override prefix.

element

See vector.

exception

An abnormal condition that occurs as the result of instruction execution. Processor response to an exception depends on the type of exception. For all exceptions except SSE floating-point exceptions and x87 floating-point exceptions, control is transferred to a handler (or service routine) for that exception as defined by the exception's vector. For floating-point exceptions defined by the IEEE 754 standard, there are both masked and unmasked responses. When unmasked, the exception handler is called, and when masked, a default response is provided instead of calling the handler.

extended SSE instructions

Enhanced set of SIMD instructions supporting 256-bit vector data types and allowing the specification of up to four operands. A subset of the *Streaming SIMD Extensions (SSE)*. Includes the AVX, FMA, FMA4, and XOP instructions. Compare *legacy SSE*.

flush

An often ambiguous term meaning (1) writeback, if modified, and invalidate, as in "flush the cache line," or (2) invalidate, as in "flush the pipeline," or (3) change a value, as in "flush to zero."

FMA4

Fused Multiply Add, four operand. Part of the extended SSE instruction set.

FMA

Fused Multiply Add. Part of the extended SSE instruction set.

GDT

Global descriptor table.

GIF

Global interrupt flag.

IDT

Interrupt descriptor table.

IGN

Ignored. Value written is ignored by hardware. Value returned on a read is indeterminate. See *reserved*.

indirect

Referencing a memory location whose address is in a register or other memory location. The address may be an absolute or relative address. See *direct*.

IRB

The virtual-8086 mode interrupt-redirection bitmap.

IST

The long-mode interrupt-stack table.

IVT

The real-address mode interrupt-vector table.

LDT

Local descriptor table.

legacy x86

The legacy x86 architecture.

legacy mode

An operating mode of the AMD64 architecture in which existing 16-bit and 32-bit applications and operating systems run without modification. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Legacy mode has three submodes, *real mode*, *protected mode*, and *virtual-8086 mode*.

legacy SSE instructions

All Streaming SIMD Extensions instructions prior to AVX, XOP, and FMA4. Legacy SSE instructions primarily utilize operands held in XMM registers. The legacy SSE instructions include the original Streaming SIMD Extensions (SSE1) and the subsequent extensions SSE2, SSE3, SSE4, SSE4A, SSE4.1, and SSE4.2. See *Streaming SIMD instructions*.

long mode

An operating mode unique to the AMD64 architecture. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Long mode has two submodes, 64-bit mode and compatibility mode.

lsb

Least-significant bit.

LSB

Least-significant byte.

main memory

Physical memory, such as RAM and ROM (but not cache memory) that is installed in a particular computer system.

mask

(1) A control bit that prevents the occurrence of a floating-point exception from invoking an exception-handling routine. (2) A field of bits used for a control purpose.

MBZ

Must be zero. If software attempts to set an MBZ bit to 1, a general-protection exception (#GP) occurs. See *reserved*.

memory

Unless otherwise specified, main memory.

moffset

A 16, 32, or 64-bit offset that specifies a memory operand directly, without using a ModRM or SIB byte.

msb

Most-significant bit.

MSB

Most-significant byte.

octword

Same as double quadword.

offset

Same as displacement.

overflow

The condition in which a floating-point number is larger in magnitude than the largest, finite, positive or negative number that can be represented in the data-type format being used.

packed

See vector.

PAE

Physical-address extensions.

physical memory

Actual memory, consisting of *main memory* and cache.

probe

A check for an address in processor caches or internal buffers. *External probes* originate outside the processor, and *internal probes* originate within the processor.

protected mode

A submode of *legacy mode*.

quadword

Four words, eight bytes, or 64 bits.

RAZ

Read as zero. Value returned on a read is always zero (0) regardless of what was previously written. See *reserved*.

real-address mode, real mode

A short name for real-address mode, a submode of legacy mode.

relative

Referencing with a *displacement* (offset) from an instruction pointer rather than the base of a code segment. See *absolute*.

reserved

Fields marked as reserved may be used at some future time.

To preserve compatibility with future processors, reserved fields require special handling when read or written by software. Software must not depend on the state of a reserved field (unless qualified as RAZ), nor upon the ability of such fields to return a previously written state.

If a field is marked reserved without qualification, software must not change the state of that field; it must reload that field with the same value returned from a prior read.

Reserved fields may be qualified as IGN, MBZ, RAZ, or SBZ (see definitions).

REX

A legacy instruction modifier prefix that specifies 64-bit operand size and provides access to additional registers.

RIP-relative addressing

Addressing relative to the 64-bit relative instruction pointer.

SBZ

Should be zero. An attempt by software to set an SBZ bit to 1 results in undefined behavior. See *reserved*.

scalar

An atomic value existing independently of any specification of location, direction, etc., as opposed to vectors.

set

To write the value 1 to a bit or a range of bits. See *clear*.

SIMD

Single instruction, multiple data. See *vector*.

Streaming SIMD Extensions (SSE)

Instructions that operate on scalar or vector (packed) integer and floating point numbers. The SSE instruction set comprises the legacy SSE and extended SSE instruction sets.

SSE1

Original SSE instruction set. Includes instructions that operate on vector operands in both the MMX and the XMM registers.

SSE2

Extensions to the SSE instruction set.

SSE3

Further extensions to the SSE instruction set.

SSSE3

Further extensions to the SSE instruction set.

SSE4.1

Further extensions to the SSE instruction set.

SSE4.2

Further extensions to the SSE instruction set.

SSE4A

A minor extension to the SSE instruction set adding the instructions EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD.

sticky bit

A bit that is set or cleared by hardware and that remains in that state until explicitly changed by software.

TSS

Task-state segment.

underflow

The condition in which a floating-point number is smaller in magnitude than the smallest nonzero, positive or negative number that can be represented in the data-type format being used.

vector

- (1) A set of integer or floating-point values, called *elements*, that are packed into a single operand. Most media instructions use vectors as operands. Also called *packed* or *SIMD* operands.
- (2) An interrupt descriptor table index, used to access exception handlers. See exception.

VEX prefix

Extended instruction encoding escape prefix. Introduces a two- or three-byte encoding escape sequence used in the encoding of AVX instructions. Opens a new extended instruction encoding space. Fields select the opcode map and allow the specification of operand vector length and an additional operand register. See *XOP prefix*.

virtual-8086 mode

A submode of *legacy mode*.

VMCB

Virtual machine control block.

VMM

Virtual machine monitor.

word

Two bytes, or 16 bits.

x86

See legacy x86.

XOP instructions

Part of the extended SSE instruction set using the XOP prefix. See Streaming SIMD Extensions.

XOP prefix

Extended instruction encoding escape prefix. Introduces a three-byte escape sequence used in the encoding of XOP instructions. Opens a new extended instruction encoding space distinct from the VEX opcode space. Fields select the opcode map and allow the specification of operand vector length and an additional operand register. See *VEX prefix*.

Registers

In the following list of registers, mnemonics refer either to the register itself or to the register content:

AH-DH

The high 8-bit AH, BH, CH, and DH registers. See [AL-DL].

AL-DL

The low 8-bit AL, BL, CL, and DL registers. See [AH–DH].

AL-r15B

The low 8-bit AL, BL, CL, DL, SIL, DIL, BPL, SPL, and [r8B-r15B] registers, available in 64-bit mode.

BP

Base pointer register.

CRn

Control register number n.

CS

Code segment register.

eAX-eSP

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers. See [rAX-rSP].

EFER

Extended features enable register.

eFLAGS

16-bit or 32-bit flags register. See *rFLAGS*.

EFLAGS

32-bit (extended) flags register.

eIP

16-bit or 32-bit instruction-pointer register. See *rIP*.

EIP

32-bit (extended) instruction-pointer register.

FLAGS

16-bit flags register.

GDTR

Global descriptor table register.

GPRs

General-purpose registers. For the 16-bit data size, these are AX, BX, CX, DX, DI, SI, BP, and SP. For the 32-bit data size, these are EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP. For the 64-bit data size, these include RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, and R8–R15.

IDTR

Interrupt descriptor table register.

IP

16-bit instruction-pointer register.

LDTR

Local descriptor table register.

MSR

Model-specific register.

r8-r15

The 8-bit R8B–R15B registers, or the 16-bit R8W–R15W registers, or the 32-bit R8D–R15D registers, or the 64-bit R8–R15 registers.

rAX-rSP

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers, or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers, or the 64-bit RAX, RBX, RCX, RDX, RDI, RSI, RBP, and RSP registers. Replace the placeholder *r* with nothing for 16-bit size, "E" for 32-bit size, or "R" for 64-bit size.

RAX

64-bit version of the EAX register.

RBP

64-bit version of the EBP register.

RBX

64-bit version of the EBX register.

RCX

64-bit version of the ECX register.

RDI

64-bit version of the EDI register.

RDX

64-bit version of the EDX register.

rFLAGS

16-bit, 32-bit, or 64-bit flags register. See *RFLAGS*.

RFLAGS

64-bit flags register. See rFLAGS.

rIP

16-bit, 32-bit, or 64-bit instruction-pointer register. See *RIP*.

RIP

64-bit instruction-pointer register.

RSI

64-bit version of the ESI register.

RSP

64-bit version of the ESP register.

SP

Stack pointer register.

SS

Stack segment register.

TPR

Task priority register (CR8).

TR

Task register.

YMM/XMM

Set of sixteen (eight accessible in legacy and compatibility modes) 256-bit wide registers that hold scalar and vector operands used by the SSE instructions.

Endian Order

The x86 and AMD64 architectures address memory using little-endian byte-ordering. Multibyte values are stored with the least-significant byte at the lowest byte address, and illustrated with their least significant byte at the right side. Strings are illustrated in reverse order, because the addresses of string bytes increase from right to left.

Related Documents

- Peter Abel, IBM PC Assembly Language and Programming, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Rakesh Agarwal, 80x86 Architecture & Programming: Volume II, Prentice-Hall, Englewood Cliffs, NJ, 1991.
- AMD, AMD-K6TM MMXTM Enhanced Processor Multimedia Technology, Sunnyvale, CA, 2000.
- AMD, 3DNow!TM Technology Manual, Sunnyvale, CA, 2000.
- AMD, AMD Extensions to the 3DNow!TM and MMXTM Instruction Sets, Sunnyvale, CA, 2000.
- Don Anderson and Tom Shanley, Pentium Processor System Architecture, Addison-Wesley, New York, 1995.

- Nabajyoti Barkakati and Randall Hyde, Microsoft Macro Assembler Bible, Sams, Carmel, Indiana, 1992.
- Barry B. Brey, 8086/8088, 80286, 80386, and 80486 Assembly Language Programming, Macmillan Publishing Co., New York, 1994.
- Barry B. Brey, *Programming the 80286, 80386, 80486, and Pentium Based Personal Computer*, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Ralf Brown and Jim Kyle, *PC Interrupts*, Addison-Wesley, New York, 1994.
- Penn Brumm and Don Brumm, 80386/80486 Assembly Language Programming, Windcrest McGraw-Hill, 1993.
- Geoff Chappell, *DOS Internals*, Addison-Wesley, New York, 1994.
- Chips and Technologies, Inc. Super386 DX Programmer's Reference Manual, Chips and Technologies, Inc., San Jose, 1992.
- John Crawford and Patrick Gelsinger, *Programming the 80386*, Sybex, San Francisco, 1987.
- Cyrix Corporation, 5x86 Processor BIOS Writer's Guide, Cyrix Corporation, Richardson, TX, 1995.
- Cyrix Corporation, M1 Processor Data Book, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, MX Processor MMX Extension Opcode Table, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, MX Processor Data Book, Cyrix Corporation, Richardson, TX, 1997.
- Ray Duncan, Extending DOS: A Programmer's Guide to Protected-Mode DOS, Addison Wesley, NY, 1991.
- William B. Giles, *Assembly Language Programming for the Intel 80xxx Family*, Macmillan, New York, 1991.
- Frank van Gilluwe, *The Undocumented PC*, Addison-Wesley, New York, 1994.
- John L. Hennessy and David A. Patterson, *Computer Architecture*, Morgan Kaufmann Publishers, San Mateo, CA, 1996.
- Thom Hogan, *The Programmer's PC Sourcebook*, Microsoft Press, Redmond, WA, 1991.
- Hal Katircioglu, *Inside the 486, Pentium, and Pentium Pro*, Peer-to-Peer Communications, Menlo Park, CA, 1997.
- IBM Corporation, 486SLC Microprocessor Data Sheet, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, 486SLC2 Microprocessor Data Sheet, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, 80486DX2 Processor Floating Point Instructions, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, 80486DX2 Processor BIOS Writer's Guide, IBM Corporation, Essex Junction, VT, 1995.

- IBM Corporation, *Blue Lightning 486DX2 Data Book*, IBM Corporation, Essex Junction, VT, 1994.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Binary Floating-Point Arithmetic*, ANSI/IEEE Std 754-1985.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Radix-Independent Floating-Point Arithmetic*, ANSI/IEEE Std 854-1987.
- Muhammad Ali Mazidi and Janice Gillispie Mazidi, 80X86 IBM PC and Compatible Computers, Prentice-Hall, Englewood Cliffs, NJ, 1997.
- Hans-Peter Messmer, The Indispensable Pentium Book, Addison-Wesley, New York, 1995.
- Karen Miller, An Assembly Language Introduction to Computer Architecture: Using the Intel Pentium, Oxford University Press, New York, 1999.
- Stephen Morse, Eric Isaacson, and Douglas Albert, *The 80386/387 Architecture*, John Wiley & Sons, New York, 1987.
- NexGen Inc., Nx586 Processor Data Book, NexGen Inc., Milpitas, CA, 1993.
- NexGen Inc., Nx686 Processor Data Book, NexGen Inc., Milpitas, CA, 1994.
- Bipin Patwardhan, *Introduction to the Streaming SIMD Extensions in the Pentium III*, www.x86.org/articles/sse_pt1/simd1.htm, June, 2000.
- Peter Norton, Peter Aitken, and Richard Wilton, *PC Programmer's Bible*, Microsoft Press, Redmond, WA, 1993.
- PharLap 386/ASM Reference Manual, Pharlap, Cambridge MA, 1993.
- PharLap TNT DOS-Extender Reference Manual, Pharlap, Cambridge MA, 1995.
- Sen-Cuo Ro and Sheau-Chuen Her, *i386/i486 Advanced Programming*, Van Nostrand Reinhold, New York, 1993.
- Jeffrey P. Royer, *Introduction to Protected Mode Programming*, course materials for an onsite class, 1992.
- Tom Shanley, *Protected Mode System Architecture*, Addison Wesley, NY, 1996.
- SGS-Thomson Corporation, 80486DX Processor SMM Programming Manual, SGS-Thomson Corporation, 1995.
- Walter A. Triebel, *The 80386DX Microprocessor*, Prentice-Hall, Englewood Cliffs, NJ, 1992.
- John Wharton, *The Complete x86*, MicroDesign Resources, Sebastopol, California, 1994.
- Web sites and newsgroups:
 - www.amd.com
 - news.comp.arch
 - news.comp.lang.asm.x86
 - news.intel.microprocessors
 - news.microsoft



AMD64	Technol	loav
$\neg m \cup \neg$	16611110	OU V

26568—Rev. 3.13—September 2011

1 Introduction

Processors capable of performing the same mathematical operation simultaneously on multiple data streams are classified as *single-instruction*, *multiple-data* (*SIMD*). Instructions that utilize this hardware capability are called SIMD instructions.

Software can utilize SIMD instructions to drastically increase the performance of media applications which typically employ algorithms that perform the same mathematical operation on a set of values in parallel. The original SIMD instruction set was called MMX and operated on 64-bit wide vectors of integer and floating-point elements. Subsequently a new SIMD instruction set called the Streaming SIMD Extensions (SSE) was added to the architecture.

The SSE instruction set defines a new programming model with its own array of vector data registers (YMM/XMM registers) and a control and status register (MXCSR). Most SSE instructions pull their operands from one or more YMM/XMM registers and store results in a YMM/XMM register, although some instructions use a GPR as either a source or destination. Most instructions allow one operand to be loaded from memory. The set includes instructions to load a YMM/XMM register from memory (aligned or unaligned) and store the contents of a YMM/XMM register.

An overview of the SSE instruction set is provided in Volume 1, Chapter 4.

This volume provides detailed descriptions of each instruction within the SSE instruction set. The SSE instruction set comprises the *legacy* SSE instructions and the *extended* SSE instructions.

Legacy SSE instructions comprise the following subsets:

- The original Streaming SIMD Extensions (herein referred to as SSE1)
- SSE2
- SSE3
- SSSE3
- SSE4.1
- SSE4.2
- SSE4A
- Advanced Encryption Standard (AES)

Extended SSE instructions comprise the following subsets:

- AVX
- FMA
- FMA4
- XOP

Legacy SSE architecture supports operations involving 128-bit vectors and defines the base programming model including the SSE registers, the Media Control and Status Register (MXCSR), and the instruction exception behavior.

The Streaming SIMD Extensions (SSE) instruction set is extended to include the AVX, FMA, FMA4, and XOP instruction sets. The AVX instruction set provides an extended form for most legacy SSE instructions and several new instructions. Extensions include providing for the specification of a unique destination register for operations with two or more source operands and support for 256-bit wide vectors. Some AVX instructions also provide enhanced functionality compared to their legacy counterparts.

A significant feature of the extended SSE instruction set architecture is the doubling of the width of the XMM registers. These registers are referred to as the YMM registers. The XMM registers overlay the lower octword (128 bits) of the YMM registers. Registers YMM/XMM0–7 are accessible in legacy and compatibility mode. Registers YMM/XMM8–15 are available in 64-bit mode (a subset of long mode). VEX/XOP instruction prefixes allow instruction encodings to address the additional registers.

The SSE instructions can be used in processor legacy mode or long (64-bit) mode. CPUID function 8000_0001h[LM] indicates the availability of long mode.

Compilation for execution in 64-bit mode offers the following advantages:

- Access to an additional eight YMM/XMM registers for a total of 16
- Access to an additional eight 64-bit general-purpose registers for a total of 16
- Access to the 64-bit virtual address space and the RIP-relative addressing mode

Hardware support for each of the subsets of SSE instructions listed above is indicated by CPUID feature bits. Refer to Volume 2, Chapter 11, "Determining Media and x87 Feature Support" for a list of feature bits. The CPUID feature bits that pertain to each instruction are also given in the instruction descriptions below.

The following chapter contains detailed descriptions of each instruction, organized in alphabetic order by mnemonic. In the instruction reference chapter that follows, the extended (AVX) form(s) of each legacy SSE instruction is (are) described together with the legacy instruction in one entry. For these instructions, the instruction reference page is located based on the instruction mnemonic of the legacy SSE and not the extended (AVX) form. Those AVX instructions without a legacy form are listed in order by their AVX mnemonic. The mnemonic for all extended SSE instructions including the FMA and XOP instructions begin with the letter V.

1.1 Syntax and Notation

The descriptive synopsis of opcode syntax for legacy SSE instructions follows the conventions described in *Volume 3: General Purpose and System Instructions*. See Chapter 2 and the section entitled "Notation."

For general information on the programming model and overview descriptions of the SSE instruction set, see:

- "Streaming SIMD Extensions Media and Scientific Programming" in Volume 1.
- "Summary of Registers and Data Types" in Volume 3.
- "Instruction Prefixes" in Volume 3

The syntax of the extended instruction sets requires an expanded synopsis. The expanded synopsis includes a mnemonic summary and a summary of prefix sequence fields. Figure 1-1 shows the descriptive synopsis of a typical XOP instruction. The synopsis of VEX-encoded instructions have the same format, differing only in regard to the instruction encoding escape prefix, that is, VEX instead of XOP.




Figure 1-1. Typical Descriptive Synopsis - Extended SSE Instructions

1.2 Extended Instruction Encoding

The legacy SSE instructions are encoded using the legacy encoding syntax and the extended instructions are encoded using an enhanced encoding syntax which is compatible with the legacy syntax. Both are described in detail in Chapter 1 of Volume 3.

As described in Volume 3, the extended instruction encoding syntax utilizes multi-byte escape sequences to both select alternate opcode maps as well as augment the encoding of the instruction. Multi-byte escape sequences are introduced by one of the two VEX prefixes or the XOP prefix.

The AVX instructions utilize either the two-byte (introduced by the VEX C5h prefix) or the three-byte (introduced by the VEX C4h prefix) encoding escape sequence. XOP instructions are encoded using a three-byte encoding escape sequence introduced by the XOP prefix (except for the XOP instruction VPERMIL2PS which is encoded using the VEX prefix). The XOP prefix is 8Fh. The three-byte encoding escape sequences utilize the map_select field of the second byte to select the opcode map used to interpret the opcode byte.

The two-byte VEX prefix sequence implicitly selects the secondary ("two-byte") opcode map.

1.2.1 Immediate Byte Usage Unique to the SSE instructions

An *immediate* is a value, typically an operand, explicitly provided within the instruction encoding. Depending on the opcode and the operating mode, the size of an immediate operand can be 1, 2, 4, or 8 bytes. Legacy and extended media instructions typically use an immediate byte operand (*imm8*).

A one-byte immediate is generally shown in the instruction synopsis as "ib" suffix. For extended SSE instructions with four source operands, the suffix "is4" is used to indicate the presence of the immediate byte used to select the fourth source operand.

The VPERMIL2PD/PS instructions utilize a fifth 2-bit operand which is encoded along with the fourth register select index in an immediate byte. For this special case the immediate byte will be shown in the instruction synopsis as "is5".

1.2.2 Instruction Format Examples

The following sections provide examples of two-, three-, and four-operand extended instructions. These instructions generally perform *nondestructive-source operations*, meaning that the result of the operation is written to a separately specified destination register rather than overwriting one of the source operands. This preserves the contents of the source registers. Most legacy SSE instructions perform *destructive-source operations*, in which a single register is both source and destination, so source content is lost.

1.2.2.1 XMM Register Destinations

The following general properties apply to YMM/XMM register destination operands.

- For legacy instructions that use XMM registers as a destination: When a result is written to a destination XMM register, bits [255:128] of the corresponding YMM register are not affected.
- For extended instructions that use XMM registers as a destination: When a result is written to a destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

1.2.2.2 Two Operand Instructions

Two-operand instructions use ModRM-based operand assignment. For most instructions, the first operand is the destination, selected by the ModRM.reg field, and the second operand is either a register or a memory source, selected by the ModRM.r/m field.

VCVTDQ2PD is an example of a two-operand AVX instruction.

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VCVTDQ2PD xmm1, xmm2/mem64	C4	RXB.01	0.1111.0.10	E6 /r
VCVTDQ2PD ymm1, xmm2/mem128	C4	RXB.01	0.1111.1.10	E6 /r

The destination register is selected by ModRM.reg. The size of the destination register is determined by VEX.L. The source is either an YMM/XMM register or a memory location specified by ModRM.r/m Because this instruction converts packed doubleword integers to double-precision floating-point values, the source data size is smaller than the destination data size.

VEX.vvvv is not used and must be set to 1111b.

1.2.2.3 Three-Operand Instructions

These extended instructions have two source operands and a destination operand.

VPROTB is an example of a three-operand XOP instruction.

There are versions of the instruction for variable-count rotation and for fixed-count rotation.

VPROTB dest, src, variable-count

VPROTB dest, src, fixed-count

Mnemonic		Encoding							
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode					
VPROTB xmm1, xmm2/mem128, xmm3	8F	RXB.09	0. <i>src</i> .0.00	90 /r					
VPROTB xmm1, xmm2, xmm3/mem128	8F	RXB.09	1. <i>src</i> .0.00	90 /r					
VPROTB xmm1, xmm2/mem128, imm8	8F	RXB.08	0.1111.0.00	90 /r ib					

For both versions of the instruction, the destination (*dest*) operand is an XMM register specified by ModRM.reg.

The variable-count version of the instruction rotates each byte of the source as specified by the corresponding byte element *variable-count*.

Selection of src and variable-count is controlled by XOP.W.

- When XOP.W = 0, *src* is either an XMM register or a 128-bit memory location specified by ModRM.r/m, and *variable-count* is an XMM register specified by XOP.vvvv.
- When XOP.W = 1, *src* is an XMM register specified by XOP.vvvv and *variable-count* is either an XMM register or a 128-bit memory location specified by ModRM.r/m.

Table 1-1 summarizes the effect of the XOP.W bit on operand selection.

Table 1-1. Three-Operand Selection

XOP.W	dest	src	variable-count
0	ModRM.reg	ModRM.r/m	XOP.vvvv
1	ModRM.reg	XOP.vvvv	ModRM.r/m

The fixed-count version of the instruction rotates each byte of *src* as specified by the immediate byte operand *fixed-count*. For this version, *src* is either an XMM register or a 128-bit memory location specified by ModRM.r/m. Because XOP.vvvv is not used to specify the source register, it must be set to 1111b or execution of the instruction will cause an Invalid Opcode (#UD) exception.

1.2.2.4 Four-Operand Instructions

Some extended instructions have three source operands and a destination operand. This is accomplished by using the VEX/XOP.vvvv field, the ModRM.reg and ModRM.r/m fields, and bits [7:4] of an immediate byte to select the operands. The opcode suffix "is4" is used to identify the immediate byte, and the selected operands are shown in the synopsis.

VFMSUBPD is an example of an four-operand FMA4 instruction.

VFMSUBPD dest, src1, src2, src3 dest = src1*src2 - src3

Mnemonic	ic Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VFMSUBPD xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.03	0. <i>src</i> .0.01	6D /r is4				
VFMSUBPD ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.03	0. <i>src</i> .1.01	6D /r is4				
VFMSUBPD xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.03	1. <i>src</i> .0.01	6D /r is4				
VFMSUBPD ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.03	1. <i>src</i> .1.01	6D /r is4				

The first operand, the destination (*dest*), is an XMM register or a YMM register (as determined by VEX.L) selected by ModRM.reg. The following three operands (*src1*, *src2*, *src3*) are sources.

The *src1* operand is an XMM or YMM register specified by VEX.vvvv.

VEX.W determines the configuration of the *src2* and *src3* operands.

- When VEX.W = 0, *src2* is either a register or a memory location specified by ModRM.r/m, and *src3* is a register specified by bits [7:4] of the immediate byte.
- When VEX.W = 1, *src2* is a register specified by bits [7:4] of the immediate byte and *src3* is either a register or a memory location specified by ModRM.r/m.

Table 1-1 summarizes the effect of the VEX.W bit on operand selection.

 VEX.W
 dest
 src1
 src2
 src3

 0
 ModRM.reg
 VEX.vvvv
 ModRM.r/m
 is4[7:4]

 1
 ModRM.reg
 VEX.vvvv
 is4[7:4]
 ModRM.r/m

Table 1-2. Four-Operand Selection

1.3 Enabling SSE Instruction Execution

Application software that utilizes the SSE instructions requires support from operating system software.

To enable and support SSE instruction execution, operating system software must:

- enable hardware for supported SSE subsets
- manage the SSE hardware architectural state, saving and restoring it as required during and after task switches

• provide exception handlers for all unmasked SSE exceptions.

See Volume 3, Chapter 11, for details on enabling SSE execution and managing its execution state.

1.4 AES Instructions

This section provides an overview of AMD64 instructions that support AES software implementation.

The U.S. National Institute of Standards and Technology has adopted the Rijndael algorithm, a block cipher that processes 16-byte data blocks using a shared key of variable length, as the Advanced Encryption Standard (AES). The standard is defined in Federal Information Processing Standards Publication 197 (FIPS 197), *Specification for the Advanced Encryption Standard (AES)*. There are three versions of the algorithm, based on key widths of 16 (AES-128), 24 (AES-192), and 32 (AES-256) bytes.

The following AMD64 instructions support AES implementation:

- AESDEC/VAESDEC and AESDECLAST/VAESDECLAST Perform one round of AES decryption
- AESENC/VAESENC and AESENCLAST/VAESENCLAST Perform one round of AES encryption
- AESIMC/VAESIMC

Perform the AES InvMixColumn transformation

- AESKEYGENASSIST/VAESKEYGENASSIST
 - Assist AES round key generation
- PCLMULQDQ, VPCLMULQDQ
 Perform carry-less multiplication

See Chapter 1, "Instruction Reference" for detailed descriptions of the instructions.

1.4.1 Coding Conventions

This overview uses descriptive code that has the following basic characteristics.

- Syntax and notation based on the C language
- Four numerical data types:
 - bool: The numbers 0 and 1, the values of the Boolean constants false and true
 - nat: The infinite set of all natural numbers, including bool as a subtype
 - int: The infinite set of all integers, including nat as a subtype
 - rat: The infinite set of all rational numbers, including int as a subtype
- Standard logical and arithmetic operators
- Enumeration (enum) types, arrays, structures (struct), and union types
- Global and local variable and constant declarations, initializations, and assignments
- Standard control constructs (if, then, else, for, while, switch, break, and continue)
- Function subroutines
- Macro definitions (#define)

1.4.2 AES Data Structures

The AES instructions operate on 16-byte blocks of text called the *state*. Each block is represented as a 4×4 matrix of bytes which is assigned the Galois field matrix data type (GFMatrix). In the AMD64 implementation, the matrices are formatted as 16-byte vectors in XMM registers or 128-bit memory locations. This overview represents each matrix as a sequence of 16 bytes in little-endian format (least significant byte on the right and most significant byte on the left).

Figure 1-2 shows a state block in 4×4 matrix representation.

$$GFMatrix = \begin{pmatrix} X_{3,0}X_{2,0}X_{1,0}X_{0,0} \\ X_{3,1}X_{2,1}X_{1,1}X_{0,1} \\ X_{3,2}X_{2,2}X_{1,2}X_{0,2} \\ X_{3,3}X_{2,3}X_{1,3}X_{0,3} \end{pmatrix}$$

Figure 1-2. GFMatrix Representation of 16-byte Block

Figure 1-3 shows the AMD64 AES format, with the corresponding mapping of FIPS 197 AES "words" to operand bytes.

XMM Register or 128-bit Memory Operand




Figure 1-3. GFMatrix to Operand Byte Mappings

1.4.3 Algebraic Preliminaries

AES operations are based on the Galois field $GF = GF(2^8)$, of order 256, constructed by adjoining a root of the irreducible polynomial

$$p(X) = X^8 + X^4 + X^3 + X + 1$$

to the field of two elements, \mathbb{Z}_2 . Equivalently, GF is the quotient field $\mathbb{Z}_2[X]/p(X)$ and thus may be viewed as the set of all polynomials of degree less than 8 in $\mathbb{Z}_2[X]$ with the operations of addition and multiplication modulo p(X). These operations may be implemented efficiently by exploiting the mapping from $\mathbb{Z}_2[X]$ to the natural numbers given by

$$a_n X^n + \dots + a_1 X + a_0 \rightarrow 2^n a_n + \dots + 2a_1 + a_0 \rightarrow a_n \dots a_1 a_0 b$$

For example:

$$1 \to 01h$$

$$X \to 02h$$

$$X^2 \to 04h$$

$$X^4 + X^3 + 1 \to 19h$$

$$p(X) \to 11Bh$$

Thus, each element of GF is identified with a unique byte. This overview uses the data type **GF256** as an alias of **nat**, to identify variables that are to be thought of as elements of GF.

The operations of addition and multiplication in GF are denoted by \oplus and \bigcirc , respectively. Since \mathbb{Z}_2 is of characteristic 2, addition is simply the "exclusive or" operation:

$$x \oplus y = x^{\wedge} y$$

In particular, every element of GF is its own additive inverse.

Multiplication in GF may be computed as a sequence of additions and multiplications by 2. Note that this operation may be viewed as multiplication in $\mathbb{Z}_2[X]$ followed by a possible reduction modulo p(X). Since 2 corresponds to the polynomial X and 11B corresponds to p(X), for any $x \in GF$,

$$2 \odot x = \begin{cases} x << 1 & \text{if } x < 80h \\ (x << 1) \oplus 11Bh & \text{if } x \ge 80h \end{cases}$$

Now, if $y = b_7 ... b_1 b_0 b$, then

$$x \odot y = 2 \odot (...(2 \odot (2 \odot (b_7 \odot x) \oplus b_6 \odot x)) \oplus b_5 \odot x) ...b_0$$

This computation is performed by the **GFMul()** function.

1.4.3.1 Multiplication in the Field GF

The **GFMul()** function operates on GF256 elements in SRC1 and SRC2 and returns a GF256 matrix in the destination.

```
GF256 GFMul(GF256 x, GF256 y) {
  nat sum = 0;
  for (int i=7; i>=0; i--) {
     // Multiply sum by 2. This amounts to a shift followed
     // by reduction mod 0x11B:
     sum <<= 1;
     if (sum > 0xFF) {sum = sum ^ 0x11B;}
     // Add y[i]*x:
     if (y[i]) {sum = sum ^ x;}
  }
  return sum;
}
```

Because the multiplicative group GF^* is of order 255, the inverse of an element x of GF may be computed by repeated multiplication as $x^{-1} = x^{254}$. A more efficient computation, however, is performed by the **GFInv()** function as an application of Euclid's greatest common divisor algorithm. See Section 1.4.10, "Computation of GFInv with Euclidean Greatest Common Divisor" for an analysis of this computation and the **GFInv()** function.

The AES algorithms operate on the vector space GF^4 , of dimension 4 over GF, which is represented by the array type **GFWord**. FIPS 197 refers to an object of this type as a *word*. This overview uses the term GF word in order to avoid confusion with the AMD64 notion of a 16-bit word.

A **GFMatrix** is an array of four *GF* words, which are viewed as the rows of a 4×4 matrix over *GF*.

The field operation symbols \oplus and \odot are used to denote addition and multiplication of matrices over *GF* as well. The **GFMatrixMul()** function computes the product A \odot B of 4×4 matrices.

1.4.3.2 Multiplication of 4x4 Matrices Over GF

```
GFMatrix GFMatrixMul(GFMatrix a, GFMatrix b) {
   GFMatrix c;
   for (nat i=0; i<4; i++) {
      for (nat j=0; j<4; j++) {
        c[i][j] = 0;
      for (nat k=0; k<4; k++) {
        c[i][j] = c[i][j] ^ GFMul(a[i][k], b[k][j]);
      }
    }
   return c;
}</pre>
```

1.4.4 AES Operations

The AES encryption and decryption procedures may be specified as follows, in terms of a set of basic operations that are defined later in this section. See the alphabetic instruction reference for detailed descriptions of the instructions that are used to implement the procedures.

Call the **Encrypt** or **Decrypt** procedure, which pass the same expanded key to the functions

TextBlock Cipher(TextBlock in, ExpandedKey w, nat Nk)

and

TextBlock InvCipher(TextBlock in, ExpandedKey w, nat Nk)

In both cases, the input text is converted by

```
GFMatrix Text2Matrix(TextBlock A)
```

to a matrix, which becomes the initial state of the process. This state is transformed through the sequence of $N_r + 1$ rounds and ultimately converted back to a linear array by

```
TextBlock Matrix2Text(GFMatrix M).
```

In each round i, the round key K_i is extracted from the expanded key w and added to the state by

GFMatrix AddRoundKey(GFMatrix state, ExpandedKey w, nat round).

Note that **AddRoundKey** does not explicitly construct K_i , but operates directly on the bytes of w.

The rounds of **Cipher** are numbered $0,...N_r$. Let X be the initial state an an execution, i.e., the input in matrix format, let S_i be the state produced by round i, and let $Y = S_{Nr}$ be the final state. Let Σ , R, and C denote the operations performed by **SubBytes**, **ShiftRows**, **MixColumns**, respectively. Then

The initial round is a simple addition:

$$S_0 = X \oplus K_0$$
;

Each of the next $N_r + 1$ rounds is a composition of four operations:

$$S_i = \mathcal{C}(\mathcal{R}(\Sigma(S_{i-1}))) \oplus K_i | \text{for } i = 1, \dots, N_r - 1;$$

The **MixColumns** transformation is omitted from the final round:

$$Y = S_{N_r} = \mathcal{R}(\Sigma(S_{N_r-1})) \oplus K_{N_r}.$$

Composing these expressions yields

$$Y = \mathcal{R}(\Sigma(\mathcal{C}(\mathcal{R}(\Sigma(\cdots(\mathcal{C}(\mathcal{R}(\Sigma(X \oplus K_0))) \oplus K_1)\cdots))) \oplus K_{N_r-1})) \oplus K_{N_r}.$$

Note that the rounds of **InvCipher** are numbered in reverse order, $N_r, ..., 0$. If Σ' and Y' are the initial and final states and S'_i is the state following round i, then

$$S_{N_r}' = X' \oplus K_{N_r};$$

$$S_i' = \mathcal{C}^{-1}(\Sigma^{-1}(\mathcal{R}^{-1}(S_{i+1}')) \oplus K_i) \quad \text{for} \quad i = N_r - 1, \dots, 1;$$

$$Y' = \Sigma^{-1}(\mathcal{R}^{-1}(S_1')) \oplus K_0.$$

Composing these expressions yields

$$Y' = \Sigma^{-1}(\mathcal{R}^{-1}(\mathcal{C}^{-1}(\Sigma^{-1}(\mathcal{R}^{-1}(\cdots(\mathcal{C}^{-1}(\Sigma^{-1}(\mathcal{R}^{-1}(X' \oplus K_{n_r}) \oplus K_{N_r-1}))\cdots)) \oplus K_1))) \oplus K_0.$$

In order to show that **InvCipher** is the inverse of **Cipher**, it is only necessary to combine these expanded expressions by replacing X' with Y and cancel inverse operations to yield Y' = X.

1.4.4.1 Sequence of Operations

- Use predefined **SBox** and **InvSBox** matrices or initialize the matrices using the **ComputeSBox** and **ComputeInvSBox** functions.
- Call the **Encrypt** or **Decrypt** procedure.
- For the **Encrypt** procedure:
- 1. Load the input **TextBlock** and **CipherKey**.
- 2. Expand the cipher key using the **KeyExpansion** function.
- 3. Call the **Cipher** function to perform the number of rounds determined by the cipher key length.
- 4. Perform round entry operations.
 - a. Convert input text block to state matrix using the **Text2Matrix** function.
 - b. Combine state and round key bytes by bitwise XOR using the AddRoundKey function.
- 5. Perform round iteration operations.
 - a. Replace each state byte with another by non-linear substitution using the SubBytes function.
 - b. Shift each row of the state cyclically using the **ShiftRows** function.
 - c. Combine the four bytes in each column of the state using the MixColumns function.
 - d. Perform AddRoundKey.
- 6. Perform round exit operations.
 - a. Perform SubBytes.
 - b. Perform ShiftRows.
 - c. Perform AddRoundKey.
 - d. Convert state matrix to output text block using the Matrix2Text function and return TextBlock.
- For the **Decrypt** procedure:
- 1. Load the input **TextBlock** and **CipherKey**.
- 2. Expand the cipher key using the **KeyExpansion** function.
- 3. Call the **InvCipher** function to perform the number of rounds determined by the cipher key length.
- 4. Perform round entry operations.
 - a. Convert input text block to state matrix using the **Text2Matrix** function.
 - b. Combine state and round key bytes by bitwise XOR using the **AddRoundKey** function.
- 5. Perform round iteration operations.
 - a. Shift each row of the state cyclically using the InvShiftRows function.
 - b. Replace each state byte with another by non-linear substitution using the InvSubBytes function.
 - c. Perform AddRoundKey.
 - d. Combine the four bytes in each column of the state using the **InvMixColumns** function.
- 6. Perform round exit operations.
 - a. Perform InvShiftRows.
 - b. Perform InvSubBytes (InvSubWord).
 - c. Perform AddRoundKey.
 - d. Convert state matrix to output text block using the **Matrix2Text** function and return **TextBlock**.

1.4.5 Initializing the Sbox and InvSBox Matrices

The AES makes use of a bijective mapping $\sigma : GF \to GF$, which is encoded, along with its inverse mapping, in the 16×16 arrays **SBox** (for encryption) and **InvSBox** (for decryption), as follows:

for all $x \in G$,

$$\sigma(x) = SBox[x[7:4], x[3:0]]$$

and

$$\sigma^{-1}(x) = \text{InvSBox}[x[7:4], x[3:0]]$$

While the FIPS 197 standard defines the contents of the **SBox[]** and **InvSbox[]** matrices, the matrices may also be initialized algebraically (and algorithmically) by means of the **ComputeSBox()** and **ComputeInvSBox()** functions, discussed below.

The bijective mappings for encryption and decryption are computed by the **SubByte()** and **InvSubByte()** functions, respectively:

SubByte() computation:

```
GF256 SubByte(GF256 x) {
   return SBox[x[7:4]][x[3:0]];
}
InvSubByte() computation:
GF256 InvSubByte(GF256 x) {
   return InvSBox[x[7:4]][x[3:0]];
}
```

1.4.5.1 Computation of SBox and InvSBox

Computation of SBox and InvSBox elements has a direct relationship to the cryptographic properties of the AES, but not to the algorithms that use the tables. Readers who prefer to view σ as a primitive operation may skip the remainder of this section.

The algorithmic definition of the bijective mapping σ is based on the consideration of GF as an 8-dimensional vector space over the subfield \mathbb{Z}_2 . Let φ be a linear operator on this vector space and let $M = [a_{ij}]$ be the matrix representation of φ with respect to the ordered basis $\{1, 2, 4, 10, 20, 40, 80\}$. Then φ may be encoded concisely as an array of bytes A of dimension 8, each entry of which is the concatenation of the corresponding row of M:

$$A[i] = a_{i} a_{i} a_{i} \dots a_{i} 0$$

This expression may be represented algorithmically by means of the **ApplyLinearOp()** function, which applies a linear operator to an element of GF. The **ApplyLinear Op()** function is used in the initialization of both the **sBox[]** and **InvSBox[]** matrices.

```
// The following function takes the array A representing a linear operator phi and
// an element x of G and returns phi(x):

GF256 ApplyLinearOp(GF256 A[8], GF256 x) {
   GF256 result = 0;
   for (nat i=0; i<8; i++) {
     bool sum = 0;
     for (nat j=0; j<8; j++) {
        sum = sum ^ (A[i][j] & x[j]);
     }
     result[i] = sum;
}
return result;
}</pre>
```

The definition of σ involves the linear operator φ with matrix

$$M = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}$$

In this case,

$$A = \{F1, E3, C7, 8F, 1F, 3E, 7C, F8\}.$$

Initialization of SBox[]

The mapping $\sigma: G \to G$ is defined by

$$\sigma(x) = \varphi(x^{-1}) \oplus 63$$

This computation is performed by **ComputeSBox()**.

ComputeSBox()

```
GF256[16][16] ComputeSBox() {
    GF256 result[16][16];
    GF256 A[8] = {0xF1, 0xE3, 0xC7, 0x8F, 0x1F, 0x3E, 0x7C, 0xF8};
    for (nat i=0; i<16; i++) {
        for (nat j=0; j<16; j++) {
            GF256 x = (i << 4) | j;
            result[i][j] = ApplyLinearOp(A, GFInv(x)) ^ 0x63;
        }
    }
    return result;
}
const GF256 SBox[16][16] = ComputeSBox();</pre>
```

Table 1-3 shows the resulting **SBox[]**, as defined in FIPS 197.

Table 1-3. SBox Definition

		S[3:0]															
		0	1	2	3	4	5	6	7	8	9	а	b	С	d	е	f
	0	63	7c	77	7b	f2	6b	6f	с5	30	01	67	2b	fe	d7	ab	76
	1	ca	82	с9	7d	fa	59	47	f0	ad	d4	a2	af	9с	a4	72	c0
	2	b7	fd	93	26	36	3f	f7	СС	34	а5	e5	f1	71	d8	31	а5
	3	04	с7	23	сЗ	18	96	05	9a	07	12	80	e2	eb	27	b2	75
	4	09	83	2c	1a	1b	6e	5a	a0	52	3b	d6	b3	29	е3	2f	84
	5	53	d1	00	ed	20	fc	b1	5b	6a	cb	be	39	4a	4c	58	cf
	6	d0	ef	aa	fb	43	4d	33	85	45	f9	02	7f	50	3c	9f	a8
S[7:4]	7	51	а3	40	8f	92	9d	38	f5	bc	b6	da	21	10	ff	f3	d2
	8	cd	0c	13	ес	5f	97	44	17	c4	а7	7e	3d	64	5d	19	73
	9	60	81	4f	dc	22	2a	90	88	46	ee	b8	14	de	5e	0b	db
	а	e0	32	3a	0a	49	06	24	5c	c2	d3	ac	62	91	95	e4	79
	b	e7	с8	37	6d	8d	d5	4e	a9	6c	56	f4	ea	65	7a	ae	08
	С	ba	78	25	2e	1c	а6	b4	c6	e8	dd	74	1f	4b	bd	8b	8a
	d	70	Зе	b5	66	48	03	f6	0e	61	35	57	b9	86	с1	1d	9e
	е	e1	f8	98	11	69	d9	8e	94	9b	1e	87	e9	се	55	28	df
	f	8c	a1	89	0d	bf	e6	42	68	41	99	2d	Of	b0	54	bb	16

1.4.5.2 Initialization of InvSBox[]

A straightforward calculation confirms that the matrix M is nonsingular with inverse.

Thus, φ is invertible and φ^{-1} is encoded as the array

$$\mathbf{M}^{-1} = \begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 \end{bmatrix}$$

$$B = \{A4, 49, 92, 25, 4A, 94, 29, 52\}.$$

If $y = \sigma(x)$, then

$$(\varphi^{-1}((y) \oplus 5)^{-1} = (\varphi^{-1}(y \oplus \varphi(5))^{-1}$$

$$= (\varphi^{-1}(y \oplus 63))^{-1}$$

$$= (\varphi^{-1}(\varphi(x^{-1}) \oplus 63 \oplus 63))^{-1}$$

$$= (\varphi^{-1}(\varphi(x^{-1})))^{-1}$$

$$= x,$$

and σ is a permutation of GF with

$$\sigma^{-1}(y) = (\varphi^{-1}(y) \oplus 5)^{-1}$$

This computation is performed by **ComputeInvSBox()**.

ComputeInvSBox()

```
GF256[16][16] ComputeInvSBox() {
   GF256 result[16][16];
   GF256 B[8] = {0xA4, 0x49, 0x92, 0x25, 0x4A, 0x94, 0x29, 0x52};
   for (nat i=0; i<16; i++) {
     for (nat j=0; j<16; j++) {
        GF256 y = (i << 4) | j;
        result[i][j] = GFInv(ApplyLinearOp(B, y) ^ 0x5);
     }
   }
   return result;
}
const GF256 InvSBox[16][16] = ComputeInvSBox();</pre>
```

Table 1-4 shows the resulting **InvSBox**[], as defined in the FIPS 197.

		S[3:0]															
		0	1	2	3	4	5	6	7	8	9	а	b	С	d	е	f
	0	52	09	6a	d5	30	36	a5	38	bf	40	a3	9e	81	f3	d7	fb
	1	7c	e3	39	82	9b	2f	ff	87	34	8e	43	44	с4	de	e9	cb
	2	54	7b	94	32	a6	c2	23	3d	ee	4c	95	0b	42	fa	с3	4e
	3	08	2e	a1	66	28	d9	24	b2	76	5b	a2	49	6d	8b	d1	25
	4	72	f8	f6	64	86	68	98	16	d4	a4	5c	СС	5d	65	b6	92
	5	6c	70	48	50	fd	ed	b9	da	5e	15	46	57	a7	8d	9d	84
	6	90	d8	ab	00	8c	bc	d3	0a	f7	e4	58	05	b8	b3	45	06
S[7:4]	7	d0	2c	1e	8f	ca	3f	Of	02	c1	af	bd	03	01	13	8a	6b
	8	3a	91	11	41	4f	67	dc	ea	97	f2	cf	се	f0	b4	e6	73
	9	96	ac	74	22	e7	ad	35	85	e2	f9	37	e8	1c	75	df	6e
	а	47	f1	1a	71	1d	29	c5	89	6f	b7	62	0e	aa	18	be	1b
	b	fc	56	3e	4b	с6	d2	79	20	9a	db	c0	fe	78	cd	5a	f4
	С	1f	dd	a8	33	88	07	с7	31	b1	12	10	59	27	80	ec	5f
	d	60	51	7f	a9	19	b5	4a	0d	2d	e5	7a	9f	93	с9	9c	ef
	е	a0	e0	3b	4d	ae	2a	f5	b0	с8	eb	bb	3с	83	53	99	61
	f	17	2b	04	7e	ba	77	d6	26	e1	69	14	63	55	21	0c	7d

Table 1-4. InvSBox Definition

1.4.6 Encryption and Decryption

The AMD64 architecture implements the AES algorithm by means of an iterative function called a *round* for both encryption and the inverse operation, decryption.

The top-level encryption and decryption procedures **Encrypt()** and **Decrypt()** set up the rounds and invoke the functions that perform them. Each of the procedures takes two 128-bit binary arguments:

- input data a 16-byte block of text stored in a source 128-bit XMM register
- *cipher key* a 16-, 24-, or 32-byte cipher key stored in either a second 128-bit XMM register or 128-bit memory location

1.4.6.1 The Encrypt() and Decrypt() Procedures

```
TextBlock Encrypt(TextBlock in, CipherKey key, nat Nk) {
  return Cipher(in, ExpandKey(key, Nk), Nk);
}

TextBlock Decrypt(TextBlock in, CipherKey key, nat Nk) {
  return InvCipher(in, ExpandKey(key, Nk), Nk);
}
```

The array types **TextBlock** and **CipherKey** are introduced to accommodate the text and key parameters. The 16-, 24-, or 32-byte cipher keys correspond to AES-128, AES-192, or AES-256 key sizes. The cipher key is logically partitioned into $N_k = 4$, 6, or 8 AES 32-bit words. N_k is passed as a parameter to determine the AES version to be executed, and the number of rounds to be performed.

Both the **Encrypt()** and **Decrypt()** procedures invoke the **ExpandKey()** function to expand the cipher key for use in round key generation. When key expansion is complete, either the **Cipher()** or **InvCipher()** functions are invoked.

The **Cipher()** and **InvCipher()** functions are the key components of the encryption and decryption process. See Section 1.4.7, "The Cipher Function" and Section 1.4.8, "The InvCipher Function" for detailed information.

1.4.6.2 Round Sequences and Key Expansion

Encryption and decryption are performed in a sequence of rounds indexed by $0, ..., N_r$, where N_r is determined by the number N_k of GF words in the cipher key. A key matrix called a *round key* is generated for each round. The number of GF words required to form $N_r + 1$ round keys is equal to , $4(N_r + 1)$. Table 1-5 shows the relationship between cipher key length, round sequence length, and round key length.

	-	
N_k	N _r	$4(N_r+1)$
4	10	44
6	12	52
8	14	60

Table 1-5. Cipher Key, Round Sequence, and Round Key Length

Expanded keys are generated from the cipher key by the **ExpandKey**() function, where the array type **ExpandedKey** is defined to accommodate 60 words (the maximum required) corresponding to $N_k = 8$.

The ExpandKey() Function

```
ExpandedKey ExpandKey(CipherKey key, nat Nk) {
  assert((Nk == 4) || (Nk == 6) || (Nk == 8));
  nat Nr = Nk + 6;
  ExpandedKey w;

// Copy key into first Nk rows of w:
  for (nat i=0; i<Nk; i++) {
    for (nat j=0; j<4; j++) {
      w[i][j] = key[4*i+j];
    }
}</pre>
```

```
// Write next row of w:
for (nat i=Nk; i<4*(Nr+1); i++) {

    // Encode preceding row:
    GFWord tmp = w[i-1];
    if (mod(i, Nk) == 0) {
        tmp = SubWord(RotWord(tmp));
        tmp[0] = tmp[0] ^ RCON[i/Nk];
    }
    else if ((Nk == 8) && (mod(i, Nk) == 4)) {
        tmp = SubWord(tmp);
    }

    // XOR tmp with w[i-Nk]:
    for (nat j=0; j<4; j++) {
        w[i][j] = w[i-Nk][j] ^ tmp[j];
    }
}
return w;
}</pre>
```

ExpandKey() begins by copying the input cipher key into the first $N_k GF$ words of the expanded key w. The remaining $4(N_r + 1) - N_k GF$ words are computed iteratively. For each $i \ge N_k$, w[i] is derived from the two GF words w[i-1] and $w[i-N_k]$. In most cases, w[i] is simply the sum $w[i-1] \oplus w[i-N_k]$. There are two exceptions:

• If i is divisible by N_k , then before adding it to $w[i-N_k]$, w[i-1] is first rotated by one position to the left by **RotWord()**, then transformed by the substitution **SubWord()**, and an element of the array **RCON** is added to it.

```
RCON[11] = \{00h, 01h, 02h, 04h, 08h, 10h, 20h, 40h, 80h, 1Bh, 36h\}
```

• In the case $N_k = 8$, if *i* is divisible by 4 but not 8, then w[i-1] is transformed by the substitution **SubWord()**.

The i^{th} round key K_i comprises the four GF words w[4i], ..., w[4i + 3]. More precisely, let W_i be the matrix

$$W = \{w[4i], w[4i+1], w[4i+2], w[4i+3]\}$$

Then $K_i = W_i^t$, the transpose of W_i . Thus, the entries of the array w are the columns of the round keys.

1.4.7 The Cipher Function

This function performs encryption. It converts the input text to matrix form, generates the round key from the expanded key matrix, and iterates through the transforming functions the number of times determined by encryption key size to produce a 128-bit binary cipher matrix. As a final step, it converts the matrix to an output text block.

```
TextBlock Cipher(TextBlock in, ExpandedKey w, nat Nk) {
  assert((Nk == 4) || (Nk == 6) || (Nk == 8));
  nat Nr = Nk + 6;
  GFMatrix state = Text2Matrix(in);
  state = AddRoundKey(state, w, 0);
  for (nat round=1; round<Nr; round++) {
    state = SubBytes(state);
    state = ShiftRows(state);
    state = MixColumns(state);
    state = AddRoundKey(state, w, round);
  }
  state = SubBytes(state);
  state = ShiftRows(state);
  state = ShiftRows(state);
  state = AddRoundKey(state, w, Nr);
  return Matrix2Text(state);
}</pre>
```

1.4.7.1 Text to Matrix Conversion

Prior to processing, the input text block must be converted to matrix form. The **Text2Matrix()** function stores a **TextBlock** in a GFMatrix in column-major order as follows.

```
GFMatrix Text2Matrix(TextBlock A) {
   GFMatrix result;
   for (nat j=0; j<4; j++) {
     for (nat i=0; i<4; i++) {
      result[i][j] = A[4*j+i];
     }
   }
  return result;
}</pre>
```

1.4.7.2 Cipher Transformations

The Cipher function employs the following transformations.

SubBytes() — Applies a non-linear substitution table (SBox) to each byte of the state.

SubWord() — Uses a non-linear substitution table (SBox) to produce a four-byte AES output word from the four bytes of an AES input word.

ShiftRows() — Cyclically shifts the last three rows of the state by various offsets.

RotWord() — Rotates an AES (4-byte) word to the right.

MixColumns() — Mixes data in all the state columns independently to produce new columns.

AddRoundKey() — Extracts a 128-bit round key from the expanded key matrix and adds it to the 128-bit state using an XOR operation.

Inverses of **SubBytes()**, **SubWord()**, **ShiftRows()** and **MixColumns()** are used in decryption. See Section 1.4.8, "The InvCipher Function" for more information.

The SubBytes() Function

Performs a byte substitution operation using the invertible substitution table (**SBox**) to convert input text to an intermediate encryption state.

```
GFMatrix SubBytes(GFMatrix M) {
   GFMatrix result;
   for (nat i=0; i<4; i++) {
     result[i] = SubWord(M[i]);
   }
  return result;
}</pre>
```

The SubWord() Function

Applies **SubBytes** to each element of a vector or a matrix:

```
GFWord SubWord(GFWord x) {
  GFWord result;
  for (nat i=0; i<4; i++) {
    result[i] = SubByte(x[i]);
  }
  return result;
}</pre>
```

The ShiftRows() Function

Cyclically shifts the last three rows of the state by various offsets.

```
GFMatrix ShiftRows(GFMatrix M) {
   GFMatrix result;
   for (nat i=0; i<4; i++) {
     result[i] = RotateLeft(M[i], -i);
   }
   return result;</pre>
```

The RotWord() Function

Performs byte-wise cyclic permutation of a 32-bit AES word.

```
GFWord RotWord(GFWord x)
{ return RotateLeft(x, 1); }
```

The MixColumns() Function

Performs a byte-oriented column-by-column matrix multiplication

 $M \to \mathbb{C} \odot M$, where \mathbb{C} is the predefined fixed matrix

$$C = \left[\begin{array}{rrrr} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{array} \right]$$

The function is implemented as follows:

The AddRoundKey() Function

Extracts the round key from the expanded key and adds it to the state using a bitwise XOR operation.

```
GFMatrix AddRoundKey(GFMatrix state, ExpandedKey w, nat round) {
   GFMatrix result = state;
   for (nat i=0; i<4; i++) {
      for (nat j=0; j<4; j++) {
        result[i][j] = result[i][j] ^ w[4*round+j][i];
      }
   }
   return result;
}</pre>
```

1.4.7.3 Matrix to Text Conversion

After processing, the output matrix must be converted to a text block. The **Matrix2Text()** function converts a GFMatrix in column-major order to a **TextBlock** as follows.

```
TextBlock Matrix2Text(GFMatrix M) {
  TextBlock result;
  for (nat j=0; j<4; j++) {
    for (nat i=0; i<4; i++) {
      result[4*j+i] = M[i][j];
    }
  }
  return result;
}</pre>
```

1.4.8 The InvCipher Function

This function performs decryption. It iterates through the round function the number of times determined by encryption key size and produces a 128-bit block of text as output.

```
TextBlock InvCipher(TextBlock in, ExpandedKey w, nat Nk) {
  assert((Nk == 4) || (Nk == 6) || (Nk == 8));
  nat Nr = Nk + 6;
  GFMatrix state = Text2Matrix(in);
  state = AddRoundKey(state, w, Nr);
  for (nat round=Nr-1; round>0; round--) {
    state = InvShiftRows(state);
    state = InvSubBytes(state);
    state = AddRoundKey(state, w, round);
    state = InvMixColumns(state);
}
```

```
state = InvShiftRows(state);
state = InvSubBytes(state);
state = AddRoundKey(state, w, 0);
return Matrix2Text(state);
}
```

1.4.8.1 Text to Matrix Conversion

Prior to processing, the input text block must be converted to matrix form. The **Text2Matrix()** function stores a **TextBlock** in a GFMatrix in column-major order as follows.

```
GFMatrix Text2Matrix(TextBlock A) {
   GFMatrix result;
   for (nat j=0; j<4; j++) {
     for (nat i=0; i<4; i++) {
      result[i][j] = A[4*j+i];
     }
   }
  return result;
}</pre>
```

1.4.8.2 InvCypher Transformations

The following functions are used in decryption:

```
InvShiftRows() — The inverse of ShiftRows().
InvSubBytes() — The inverse of SubBytes().
InvSubWord() — The inverse of SubWord().
InvMixColumns() — The inverse of MixColumns().
AddRoundKey() — Is its own inverse.
```

Decryption is the inverse of encryption and is accomplished by means of the inverses of the, **SubBytes()**, **SubWord()**, **ShiftRows()** and **MixColumns()** transformations used in encryption.

SubWord(), **SubBytes()**, and **ShiftRows()** are injective. This is also the case with **MixColumns()**. A simple computation shows that *C* is invertible with

$$C^{-1} = \left[\begin{array}{cccc} E & B & D & 9 \\ 9 & E & B & D \\ D & 9 & E & B \\ B & D & 9 & E \end{array} \right]$$

The InvShiftRows() Function

```
The inverse of ShiftRows().
```

```
GFMatrix InvShiftRows(GFMatrix M) {
   GFMatrix result;
   for (nat i=0; i<4; i++) {
     result[i] = RotateLeft(M[i], -i);
   }
  return result;</pre>
```

The InvSubBytes() Function

```
The inverse of SubBytes().

GFMatrix InvSubBytes(GFMatrix M) {
   GFMatrix result;
   for (nat i=0; i<4; i++) {
      result[i] = InvSubWord(M[i]);
   }
   return result;
}</pre>
```

The InvSubWord() Function

The inverse of **SubWord()**, **InvSubBytes()** applied to each element of a vector or a matrix.

```
GFWord InvSubWord(GFWord x) {
   GFWord result;
   for (nat i=0; i<4; i++) {
     result[i] = InvSubByte(x[i]);
   }
   return result;
}</pre>
```

The InvMixColumns() Function

The inverse of the **MixColumns**() function. Multiplies by the inverse of the predefined fixed matrix, C, C^{-1} , as discussed previously.

```
GFMatrix InvMixColumns(GFMatrix M) {
    GFMatrix D = {
        {0x0e,0x0b,0x0d,0x09},
        {0x09,0x0e,0x0b,0x0d},
        {0x0d,0x09,0x0e,0x0b},
        {0x0b,0x0d,0x09,0x0e}
    };
    return GFMatrixMul(D, M);
}
```

The AddRoundKey() Function

Extracts the round key from the expanded key and adds it to the state using a bitwise XOR operation.

```
GFMatrix AddRoundKey(GFMatrix state, ExpandedKey w, nat round) {
   GFMatrix result = state;
   for (nat i=0; i<4; i++) {
      for (nat j=0; j<4; j++) {
       result[i][j] = result[i][j] ^ w[4*round+j][i];
      }
   }
   return result;
}</pre>
```

1.4.8.3 Matrix to Text Conversion

After processing, the output matrix must be converted to a text block. The **Matrix2Text()** function converts a GFMatrix in column-major order to a **TextBlock** as follows.

```
TextBlock Matrix2Text(GFMatrix M) {
  TextBlock result;
  for (nat j=0; j<4; j++) {
    for (nat i=0; i<4; i++) {
      result[4*j+i] = M[i][j];
    }
  }
  return result;
}</pre>
```

1.4.9 An Alternative Decryption Procedure

This section outlines an alternative decrypting procedure,

TextBlock EqDecrypt(TextBlock in, CipherKey key, nat Nk):

```
TextBlock EqDecrypt(TextBlock in, CipherKey key, nat Nk) {
  return EqInvCipher(in, MixRoundKeys(ExpandKey(key, Nk), Nk), Nk);
}
```

The procedure is based on a variation of **InvCipher**,

TextBlock EqInvCipher(TextBlock in, ExpandedKey w, nat Nk):

```
TextBlock EqInvCipher(TextBlock in, ExpandedKey dw, nat Nk) {
  assert((Nk == 4) || (Nk == 6) || (Nk == 8));
  nat Nr = Nk + 6;
  GFMatrix state = Text2Matrix(in);
  state = AddRoundKey(state, dw, Nr);
  for (nat round=Nr-1; round>0; round--) {
    state = InvSubBytes(state);
    state = InvShiftRows(state);
    state = InvMixColumns(state);
    state = AddRoundKey(state, dw, round);
}

state = InvSubBytes(state);
  state = InvShiftRows(state);
  state = InvShiftRows(state);
  state = AddRoundKey(state, dw, 0);
  return Matrix2Text(state);
}
```

The variant structure more closely resembles that of **Cipher**. This requires a modification of the expanded key generated by **ExpandKey**,

ExpandedKey MixRoundKeys(ExpandedKey w, nat Nk):

```
ExpandedKey MixRoundKeys(ExpandedKey w, nat Nk) {
  assert((Nk == 4) || (Nk == 6) || (Nk == 8));
  nat Nr = Nk + 6;
  ExpandedKey result;
  GFMatrix roundKey;
  for (nat round=0; round<Nr+1; round++) {
    for (nat i=0; i<4; i++) {
      roundKey[i] = w[4*round+i];
    }
  if ((round > 0) && (round < Nr)) {
      roundKey = InvMixRows(roundKey);
    }
    for (nat i=0; i<4; i++) {
      result[4*round+i] = roundKey[i];
    }
  }
  return result;
}</pre>
```

The transformation **MixRoundKeys** leaves K0 and K_{Nr} unchanged, but for $i = 1,...,N_r - 1$, it replaces W_i with the matrix product $W_i \odot Q$, where

$$Q = \begin{bmatrix} E & 9 & D & B \\ B & E & 9 & D \\ D & B & E & 9 \\ 9 & D & B & E \end{bmatrix} = \begin{bmatrix} E & B & D & 9 \\ 9 & E & B & D \\ D & 9 & E & B \\ B & D & 9 & E \end{bmatrix}^{t} = (C^{-1})^{t}.$$

The effect of this is to replace K_i with

$$(W_i \odot Q)^t = Q^t \odot W_i^t = C^{-1} \odot K_i = \mathcal{C}^{-1}(K_i)$$

for i = 1,...,Nr - 1.

The equivalence of **EqDecrypt** and **Decrypt** follows from two properties of the basic operations:

C is a linear transformation and therefore, so is C^{-1} ;

 Σ and R commute, and hence so do Σ^{-1} and R^{-1} , for if

$$S = \begin{bmatrix} s_{00} & s_{01} & s_{02} & s_{03} \\ s_{10} & s_{11} & s_{12} & s_{13} \\ s_{20} & s_{21} & s_{22} & s_{23} \\ s_{30} & s_{31} & s_{32} & s_{33} \end{bmatrix},$$

then

$$\Sigma(\mathcal{R}(S)) = \begin{bmatrix} \sigma(s_{00}) & \sigma(s_{01}) & \sigma(s_{02}) & \sigma(s_{03}) \\ \sigma(s_{11}) & \sigma(s_{12}) & \sigma(s_{13}) & \sigma(s_{10}) \\ \sigma(s_{22}) & \sigma(s_{23}) & \sigma(s_{20}) & \sigma(s_{21}) \\ \sigma(s_{33}) & \sigma(s_{30}) & \sigma(s_{31}) & \sigma(s_{32}) \end{bmatrix} = \mathcal{R}(\Sigma(S)).$$

Now let X'' and Y'' be the initial and final states of an execution of **EqDecrypt** and let S''_i be the state following round i. Suppose X'' = X'. Appealing to the definitions of **EqDecrypt** and **EqInvCipher**, we have

$$S_{N_r}'' = X'' \oplus K_{N_r} = X' \oplus K_{N_r} = S_{N_r}',$$

and for $i = N_r - 1,...,1$, by induction,

$$S_{i}'' = C^{-1}(\Sigma^{-1}(\mathcal{R}^{-1}(S_{i+1}''))) \oplus C^{-1}(K_{N_{r}})$$

$$= C^{-1}(\Sigma^{-1}(\mathcal{R}^{-1}(S_{i+1}'')) \oplus K_{N_{r}})$$

$$= C^{-1}(\mathcal{R}^{-1}(\Sigma^{-1}(S_{i+1}'')) \oplus K_{N_{r}})$$

$$= C^{-1}(\mathcal{R}^{-1}(\Sigma^{-1}(S_{i+1}')) \oplus K_{N_{r}})$$

$$= S_{i}'.$$

Finally,

$$|Y'' = S_0''| = \mathcal{R}^{-1}(\Sigma^{-1}(S_1'')) \oplus K_0$$

$$= \Sigma^{-1}(\mathcal{R}^{-1}(S_1'')) \oplus K_0$$

$$= \Sigma^{-1}(\mathcal{R}^{-1}(S_1')) \oplus K_0$$

$$= S_0' = Y'.$$

1.4.10 Computation of GFInv with Euclidean Greatest Common Divisor

Note that the operations performed by **GFInv()** are in the ring $\mathbb{Z}_2[X]$ rather than the quotient field GF.

The initial values of the variables x_1 and x_2 are the inputs x and 11b, the latter representing the polynomial p(X). The variables a_1 and a_2 are initialized to 1 and 0.

On each iteration of the loop, a multiple of the lesser of x_1 and x_2 is added to the other. If $x_1 \le x_2$, then the values of x_2 and a_2 are adjusted as follows:

$$x_2 \rightarrow x_2 \oplus 2^s \odot x_1$$

$$a_2 \rightarrow a_2 \oplus 2^s \odot a_1$$

where s is the difference in the exponents (i.e., degrees) of x_1 and x_2 . In the remaining case, x_1 and a_1 are similarly adjusted. This step is repeated until either $x_1 = 0$ or $x_2 = 0$.

We make the following observations:

- On each iteration, the value added to xi has the same exponent as x_i , and hence the sum has lesser exponent. Therefore, termination is guaranteed.
- Since p(X) is irreducible and x is of smaller degree than p(X), the initial values of x_1 and x_2 have no non-trivial common factor. This property is clearly preserved by each step.
- Initially,

$$x_1 \oplus a_1 \odot x = x \oplus x = 0$$

and

$$x_2 \oplus a_2 \odot x = 11b \oplus 0 = 11b$$

are both divisible by 11b. This property is also invariant, since, for example, the above assignments result in

$$x_2 \oplus a_2 \odot x \rightarrow (x_2 \oplus 2^s \odot x_1) \oplus (a_2 \oplus 2^s \odot a_1) \odot x = (x_2 \oplus a_2 \odot x) \oplus 2^s \odot (x_1 \oplus a_1 \odot x).$$

Now suppose that the loop terminates with $x_2 = 0$. Then x_1 has no non-trivial factor and, hence, $x_1 = 1$. Thus, $1 \oplus a_1 \odot x$ is divisible by 11b. Since the final result y is derived by reducing a_1 modulo 11b, it follows that $1 \oplus y \odot x$ is also divisible by 11b and, hence, in the quotient field GF, $1 + y \odot x = 0$, which implies $y \odot x = 1$.

The computation of the multiplicative inverse utilizing Euclid's algorithm is as follows:

```
// Computation of multiplicative inverse based on Euclid's algorithm:
GF256 GFInv(GF256 x) {
  if (x == 0) {
   return 0;
  // Initialization:
  nat x1 = x;
  nat x2 = 0x11B; // the irreducible polynomial p(X)
  nat a1 = 1;
  nat a2 = 0;
  nat shift; // difference in exponents
  while ((x1 != 0) \&\& (x2!= 0)) {
 // Termination is guaranteed, since either x1 or x2 decreases on each iteration.
  // We have the following loop invariants, viewing natural numbers as elements of
  // the polynomial ring Z2[X]:
  // (1) x1 and x2 have no common divisor other than 1.
  // (2) x1 ^{\circ} GFMul(a1, x) and x2 ^{\circ} GFMul(a2, x) are both divisible by p(X).
    if (x1 <= x2) {
      shift = expo(x2) - expo(x1);
      x2 = x2 ^ (x1 << shift);
      a2 = a2 ^ (a1 << shift);
    else {
      shift = expo(x1) - expo(x2);
     x1 = x1 ^ (x2 << shift);
a1 = a1 ^ (a2 << shift);
  nat y;
  // Since either x1 or x2 is 0, it follows from (1) above that the other is 1.
  if (x1 == 1) { // x2 == 0}
   y = a1;
  else if (x2 == 1) { // x1 == 0}
    y = a2;
  else {
    assert(false);
  // Now it follows from (2) that GFMul(y, x) ^ 1 is divisible by 0x11b.
  // We need only reduce y modulo 0x11b:
  nat e = expo(y);
  while (e >= 8) {
   y = y ^ (0x11B << (e - 8));
    e = expo(y);
  return y;
```

1.5 String Compare Instructions

The (V)PCMPESTRI, (V)PCMPESTRM, (V)PCMPISTRI, and (V)PCMPISTRM instructions perform arithmetic comparisons of byte or word elements in two source operands using positive Boolean logic. All possible comparisons are performed, 64 for words, 256 for bytes. Individual comparison results are aggregated and processed to produce final results.

Instruction operation affects the arithmetic status flags (ZF, CF, SF, OF, AF, PF), but the flags are defined to provide additional information.

The instructions have a defined base function and additional functionality controlled by bit fields in an immediate byte operand. The base function determines whether the source strings have implicitly (I) or explicitly (E) defined lengths, and whether the result is an index (I) or a mask (M).

Some immediate operand functions are specific to a particular instruction and others pertain to two or more instructions. This description covers functions that are common to all of the instructions. Individual functional differences are covered in the specific instruction descriptions.

Bit fields of the immediate operand control the following functions:

Source data format — data element length, signed or unsigned

Aggregation — comparison type and intermediate result aggregation

Complementation — intermediate result processing

Output selection — type of processing performed to produce final result

1.5.1 Source Data Format

Bits [1:0] of the immediate byte operand determine source data format, as shown in Table 1-6.

Table 1-6. Source Data Format

Imm8[1:0]	Source Content
00b	16 packed unsigned bytes
01b	8 packed unsigned words
10b	16 packed signed bytes
11b	8 packed signed words

1.5.2 Aggregation

Bits [3:2] of the immediate byte operand determine comparison type and aggregation method, as shown in Table 1-7. Aggregation results are stored in *IntRes1*. See Section 1.5.3, "Valid/Invalid Override of Comparisons" for more information about the override function.

Imm8[3:2]	Comparison	Method
00b	Equal	Equal any
01b	Greater than or equal for even-indexed elements of <i>reg</i> and corresponding elements of <i>reg/mem</i> . Less than or equal for odd-indexed elements of <i>reg</i> and corresponding elements of <i>reg/mem</i> .	Ranges
10b	Equal	Equal each
11b	Equal	Equal ordered

Table 1-7. Comparison and Aggregation Method

1.5.2.1 Equal Any Aggregation Method

Finds characters in a set.

```
UpperBound = imm8[0] ? 7:15;
IntRes1 = 0;
For j = 0 to UpperBound, j++
For i = 0 to UpperBound, i++
IntRes1[j] OR= overrideIfDataInvalid(BoolRes[j,i])
```

1.5.2.2 Ranges Aggregation Method

Finds characters in ranges.

1.5.2.3 Equal Each Aggregation Method

Performs string compare.

```
UpperBound = imm8[0]?7:15;
IntRes1 = 0;
For i = 0 to UpperBound, i++
IntRes1[i] = overrideIfDataInvalid(BoolRes[i,i])
```

1.5.2.4 Equal Ordered Aggregation Method

Performs a substring search

```
UpperBound = imm8[0]?7:15;
IntRes1 = imm8[0] ? 0xFF : 0xFFFF
For j = 0 to UpperBound, j++
For i = 0 to UpperBound-j, k=j to UpperBound, k++, i++
IntRes1[j] AND= overrideIfDataInvalid(BoolRes[k,i])
```

1.5.3 Valid/Invalid Override of Comparisons

The string comparison instructions allow for occurrence of an end-of-string (EOS) within the source data. Source data elements that are determined to be past the EOS are considered invalid. Aggregation method determines how invalid data within a comparison pair are handled. In most cases, the comparison result for each element pair BoolRes[i,j] is forced true or false if one or more elements of the pair are invalid. Table 1-8 summarizes override operation.

xmm1. xmm2/m128. Imm8[3:2]=00b, | Imm8[3:2]=01b, | Imm8[3:2]=10b, | Imm8[3:2]=11b, byte/word byte/word (equal any) (ranges) (equal each) (equal ordered) Invalid Invalid Force false Force false Force true Force true Invalid Valid Force false Force false Force false Force true Valid Invalid Force false Force false Force false Force false Valid Valid Do not force Do not force Do not force Do not force

Table 1-8. End-of-String Comparison Override

Bit [7] of the immediate byte operand is reserved.

1.5.4 Complementation

Bit [4] of the immediate operand determines whether a ones'-complement is performed on *IntRes1*; bit [5] of the immediate operand determines whether a complementation mask is used (see Table 1-9). The mask allows complementation only when an *IntRes1* bit corresponds to a valid reg/mem source element. The basic functional definition of each instruction determines the validity of elements.

 Imm8[5:4]
 Description

 x0b
 IntRes2 = IntRes1

 01b
 IntRes2 = IntRes1 XOR -1

 11b
 IntRes2[i] = IntRes1[i] if reg/mem[i] invalid, else =~IntRes1[i]

Table 1-9. Complementation

After complementation, the data is stored in a second intermediate result, *IntRes2*.

1.5.5 Output Selection

For (V)PCMPESTRI and (V)PCMPISTRI, bit 6 of the immediate operand determines whether the index of the lowest set bit or the highest set bit of *IntRes2* is written to ECX, as shown in Table 1-10.

Table 1-10. Indexed Comparison Output Selection

Imm8[6]	Description
0b	Return the index of the least significant set bit in IntRes2.
1b	Return the index of the most significant set bit in IntRes2.

For (V)PCMPESTRM and (V)PCMPISTRM, bit [6] of the immediate operand determines whether the mask is a 16-bit or 8-bit mask or an expanded 128-bit byte/word mask, as shown in Table 1-11.

Mask size is determined by *imm8[1]*. The mask is expanded by copying each bit of *IntRes2* to all bits of the element of the same index.

Table 1-11. Masked Comparison Output Selection

Imm8[6]	Description
0b	Return IntRes2 as the mask with zero extension to 128 bits.
1b	Return expanded IntRes2 mask.



AMD64	Technol	loav
$\neg m \cup \neg$	166111101	OU V

26568—Rev. 3.13—September 2011

1 Instruction Reference

Instructions are listed by mnemonic, in alphabetic order. Each entry describes instruction function, syntax, opcodes, affected flags and exceptions related to the instruction.

Figure 1-1 shows the conventions used in the descriptions. Items that do not pertain to a particular instruction, such as a synopsis of the 256-bit form, may be omitted.

INST Instruction **VINST Mnemonic Expansion** Brief functional description **INST** Description of legacy version of instruction. **VINST** Description of extended version of instruction. XMM Encoding Description of 128-bit extended instruction. YMM Encoding Description of 256-bit extended instruction. Information about CPUID functions related to the instruction set. Synopsis diagrams for legacy and extended versions of the instruction. Mnemonic Opcode Description INST xmm1, xmm2/mem128 FF FF /r Brief summary of legacy operation. Mnemonic **Encoding** VEX RXB.mmmm W.vvvv.L.pp Opcode VINST xmm1, xmm2/mem128, xmm3 RXB.11 0.src.0.00 FF /r C4 VINST ymm1, ymm2/mem256, ymm3 C4 RXB.11 0.src.0.00 FF /r **Related Instructions** Instructions that perform similar or related functions. rFLAGS Affected Rflags diagram. **MXCSR Flags Affected** MXCSR diagram. **Exceptions** Exception summary table.

Figure 1-1. Typical Instruction Description

Instruction Reference 41

Instruction Exceptions

Under various conditions instructions described below can cause exceptions. The conditions that cause these exceptions can differ based on processor mode and instruction subset. This information is summarized at the end of each instruction reference page in an Exception Table. Rows list the applicable exceptions and the different conditions that trigger each exception for the instruction. For each processor mode (real, virtual, and protected) a symbol in the table indicates whether this exception condition applies.

Each AVX instruction has a legacy form that comes from one of the legacy (SSE1, SSE2, ...) subsets. An "X" at the intersection of a processor mode column and an exception cause row indicates that the causing condition and potential exception applies to both the AVX instruction and the legacy SSE instruction. "A" indicates that the causing condition applies only to the AVX instruction and "S" indicates that the condition applies to the SSE legacy instruction.

Note that XOP and FMA4 instructions do not have corresponding instructions from the SSE legacy subsets. In the exception tables for these instructions, "X" represents the XOP instruction and "F" represents the FMA4 instruction.

42 Instruction Reference

ADDPD Add VADDPD Packed Double-Precision Floating-Point

Adds each packed double-precision floating-point value of the first source operand to the corresponding value of the second source operand and writes the result of each addition into the corresponding quadword of the destination.

There are legacy and extended forms of the instruction:

ADDPD

Adds two pairs of values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VADDPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Adds two pairs of values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Adds four pairs of values.

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ADDPD is an SSE2 instruction and VADDPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description								
ADDPD xmm1, xmm2/mem128	66 0F 58 /r	valu	s two packed double es in <i>xmm1</i> to corre nem128. Writes resu	ng-point s in <i>xmm</i> 2						
Mnemonic			Enco	oding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
VADDPD xmm1, xmm2, xmm3/mem128		C4	RXB.00001	X.src.0.01	58 /r					
VADDPD ymm1, ymm2, ymm3/mem256		C4	RXB.00001	X.src.1.01	58 /r					
Related Instructions										
(V)ADDPS, (V)ADDSD, (V)ADDSS										

rFLAGS Affected

None

MXCSR Flags Affected

		<u> </u>														
MM	FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Fusantian	Mode			Once of Euroption				
Exception	Real	Real Virt Prot		Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
mvana opodae, nez			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP	S	Ø	S	Non-aligned memory operand while MXCSR.MM = 0.				
			Χ	Null data segment used to reference memory.				
Page fault, #PF		S	Х	Instruction execution caused a page fault.				
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
			SIMI	D Floating-Point Exceptions				
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.				
invalid operation, iE	S	S	Х	Undefined operation.				
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.				
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.				
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.				
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.				

X — AVX and SSE exception

A — AVX exception S — SSE exception

ADDPS Add VADDPS Packed Single-Precision Floating-Point

Adds each packed single-precision floating-point value of the first source operand to the corresponding value of the second source operand and writes the result of each addition into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

ADDPS

Adds four pairs of values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VADDPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Adds four pairs of values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Adds eight pairs of values.

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ADDPS is an SSE2 instruction and VADDPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ADDPS xmm1, xmm2/mem128	0F 58 /r	Adds four packed single-precision floating-point values in <i>xmm1</i> to corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .
Mnomonio		Encoding

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VADDPS xmm1, xmm2, xmm3/mem128	C4	RXB.00001	X.src.0.00	58 /r
VADDPS ymm1, ymm2, ymm3/mem256	C4	RXB.00001	X.src.1.00	58 /r

Related Instructions

(V)ADDPD, (V)ADDSD, (V)ADDSS

rFLAGS Affected

None

MXCSR Flags Affected

		<u> </u>														
MM	FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention	Mode			Cause of Evention				
Exception	Real	Real Virt Prot		Cause of Exception				
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
mvalia opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Χ	Lock prefix (F0h) preceding opcode.				
	s s x		Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.				
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.				
			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Χ	Instruction execution caused a page fault.				
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
			SIMI	D Floating-Point Exceptions				
Invalid approxima IE	S	S	Х	A source operand was an SNaN value.				
Invalid operation, IE	S	S	Х	Undefined operation.				
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.				
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.				
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.				
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.				

X — AVX and SSE exception

A — AVX exception S — SSE exception

ADDSD VADDSD

Add Scalar Double-Precision Floating-Point

Adds the double-precision floating-point value in the low-order quadword of the first source operand to the corresponding value in the low-order quadword of the second source operand and writes the result into the low-order quadword of the destination.

There are legacy and extended forms of the instruction:

ADDSD

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The first source register is also the destination register. Bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are not affected.

VADDSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The destination is a third XMM register. Bits [127:64] of the first source operand are copied to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

ADDSD is an SSE2 instruction and VADDSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ADDSD xmm1, xmm2/mem64	F2 0F 58 /r	Adds low-order double-precision floating-point values in <i>xmm1</i> to corresponding values in <i>xmm2</i> or <i>mem64</i> . Writes results to <i>xmm1</i> .

Mnemonic Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 C4
 RXB.00001
 X.src.X.11
 58 /r

Related Instructions

(V)ADDPD, (V)ADDPS, (V)ADDSS

VADDSD xmm1, xmm2, xmm3/mem64

rFLAGS Affected

None

MXCSR Flags Affected

		<u> </u>														
MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М	М		M	M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	te: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivalia opoodo, ii ob			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

ADDSS VADDSS

Add Scalar Single-Precision Floating-Point

Adds the single-precision floating-point value in the low-order doubleword of the first source operand to the corresponding value in the low-order doubleword of the second source operand and writes the result into the low-order doubleword of the destination.

There are legacy and extended forms of the instruction:

ADDSS

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The first source register is also the destination. Bits [127:32] of the destination register and bits [255:128] of the corresponding YMM register are not affected.

VADDSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The destination is a third XMM register. Bits [127:32] of the first source register are copied to bits [127:32] of the of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

ADDSS is an SSE1 instruction and VADDSS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ADDSS xmm1, xmm2/mem32	F3 0F 58 /r	Adds a single-precision floating-point value in the low-order doubleword of <i>xmm1</i> to a corresponding value in <i>xmm2</i> or <i>mem32</i> . Writes results to <i>xmm1</i> .

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode VADDSS xmm1, xmm2, xmm3/mem32 C4 RXB.00001 X.src,X.10 58 /r

Related Instructions

(V)ADDPD, (V)ADDPS, (V)ADDSD

rFLAGS Affected

None

MXCSR Flags Affected

MM	MM FZ RC			PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	te: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Exception						
Exception	Real	Virt	Prot	Cause of Exception						
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.						
	Α	Α		AVX instructions are only recognized in protected mode.						
	S	S	S	CR0.EM = 1.						
	S	S	S	CR4.OSFXSR = 0.						
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
mvalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.						
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.						
	S	S	Χ	Lock prefix (F0h) preceding opcode.						
	s s x		Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = see SIMD Floating-Point Exceptions below for details.						
Device not available, #NM	S	S	Х	CR0.TS = 1.						
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.						
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.						
General protection, #GF			Х	Null data segment used to reference memory.						
Page fault, #PF		S	Х	Instruction execution caused a page fault.						
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.						
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.						
			SIMI	D Floating-Point Exceptions						
Invalid eneration IE	S	S	Х	A source operand was an SNaN value.						
Invalid operation, IE	S	S	Х	Undefined operation.						
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.						
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.						
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.						
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.						

X — AVX and SSE exception
A — AVX exception
S — SSE exception

ADDSUBPD VADDSUBPD

Alternating Addition and Subtraction Packed Double-Precision Floating-Point

Adds the odd-numbered packed double-precision floating-point values of the first source operand to the corresponding values of the second source operand and writes the sum to the corresponding odd-numbered element of the destination; subtracts the even-numbered packed double-precision floating-point values of the second source operand from the corresponding values of the first source operand and writes the differences to the corresponding even-numbered element of the destination.

There are legacy and extended forms of the instruction:

ADDSUBPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VADDSUBPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ADDSUBPD is an SSE2 instruction and VADDSUBPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription		
ADDSUBPD xmm1, xmm2/mem128	66 0F D0 /r	corres the up lower	a value in the upper sponding value in xn oper 64 bits of xmm of 64 bits of xmm from 2 and writes the ref.	nm2 and writes t 1; subtracts the v m the correspor	the result to value in the nding value	
Mnemonic		Encoding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VADDSUBPD xmm1, xmm2, xmm3/mei	m128	C4	RXB.00001	X.src.0.01	D0 /r	
VADDSUBPD ymm1, ymm2, ymm3/mei	m256	C4	RXB.00001	X.src.1.01	D0 /r	
Related Instructions						

(V)ADDSUBPS

rFLAGS Affected

None

MXCSR Flags Affected

MM	I FZ RC			PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	te: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvalia opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
	A REX, F2, F3, or 66 prefix preceding VEX prefix.		REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid approxima IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception

A — AVX exception S — SSE exception

ADDSUBPS VADDSUBPS

Alternating Addition and Subtraction Packed Single-Precision Floating Point

Adds the second and fourth single-precision floating-point values of the first source operand to the corresponding values of the second source operand and writes the sums to the second and fourth elements of the destination. Subtracts the first and third single-precision floating-point values of the second source operand from the corresponding values of the first source operand and writes the differences to the first and third elements of the destination.

There are legacy and extended forms of the instruction:

ADDSUBPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VADDSUBPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ADDSUBPS is an SSE1 instruction and VADDSUBPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption			
ADDSUBPS xmm1, xmm2/mem128	Adds the second and fourth packed single-precision values in <i>xmm2</i> or <i>mem128</i> to the corresponding values in <i>xmm1</i> and writes results to the corresponding positions of <i>xmm1</i> . Subtracts the first and third packed single-precision values in <i>xmm2</i> or <i>mem128</i> from the corresponding values in <i>xmm1</i> and writes results to the corresponding positions of <i>xmm1</i> .						
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VADDSUBPS xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X.src.0.11	D0 /r		
VADDSUBPS ymm1, ymm2, ymm3/me	m256	C4	RXB.00001	X.src.1.11	D0 /r		
Related Instructions							
(V)ADDSUBPD							

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	ΟE	ZE	DE	ΙE
					U	O 1111										
											M	M	M		M	M
17	15	14	13	12	11	10	a	Ω	7	6	5	1	3	2	1	Λ
17	2	17	13	-2	11	10	5	0	,	U	3	+	ז	4	•	0
Note:	nte: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvalia opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
	A REX, F2, F3, or 66 prefix preceding VEX prefix.		REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid approxima IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception

A — AVX exception S — SSE exception

AESDEC VAESDEC

AES Decryption Round

Performs a single round of AES decryption. Transforms a state value specified by the first source operand using a round key value specified by the second source operand, and writes the result to the destination.

See Section 1.4, "AES Instructions" for more information about the operation of the AES instructions.

Decryption consists of 1, ..., N_r – 1 iterations of sequences of operations called rounds, terminated by a unique final round, N_r . The AESDEC and VAESDEC instructions perform all the rounds except the last; the AESDECLAST and VAESDECLAST instructions perform the final round.

The 128-bit state and round key vectors are interpreted as 16-byte column-major entries in a 4-by-4 matrix of bytes. The transformed state is written to the destination in column-major order. For both instructions, the destination register is the same as the first source register.

There are legacy and extended forms of the instruction:

AESDEC

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VAESDEC

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

AESDEC is an AES instruction and VAESDEC is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AES] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description						
AESDEC xmm1, xmm2/mem128	66 0F 38 DE /r	in <i>xm</i>	rms one decryption m1 using the key v 128. Writes results	alue in <i>xmm</i> 2 o				
Mnemonic		Encoding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VAESDEC xmm1, xmm2, xmm3/mem128		C4	RXB.00010	X. <i>src</i> .0.01	DE /r			

Related Instructions

(V)AESENC, (V)AESENCLAST, (V)AESIMC, (V)AESKEYGENASSIST

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evantion		Mode		Cause of Exception
Exception Real Virt Prot		Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

AESDECLAST VAESDECLAST

AES Last Decryption Round

Performs the final round of AES decryption. Completes transformation of a state value specified by the first source operand using a round key value specified by the second source operand, and writes the result to the destination.

See Section 1.4, "AES Instructions" for more information about the operation of the AES instructions.

Decryption consists of $1, ..., N_r - 1$ iterations of sequences of operations called rounds, terminated by a unique final round, N_r . The AESDEC and VAESDEC instructions perform all the rounds before the final round; the AESDECLAST and VAESDECLAST instructions perform the final round.

The 128-bit state and round key vectors are interpreted as 16-byte column-major entries in a 4-by-4 matrix of bytes. The transformed state is written to the destination in column-major order. For both instructions, the destination register is the same as the first source register.

There are legacy and extended forms of the instruction:

AESDECLAST

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VAESDECLAST

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

AESDECLAST is an AES instruction and VAESDECLAST is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AES] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desci	ription	
AESDECLAST xmm1, xmm2/mem128	66 0F 38 DF/r	value	orms the last decrype in <i>xmm1</i> using the 128. Writes results	key value in x	a state mm2 or
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VAESDECLAST xmm1, xmm2, xmm3/me	em128	C4	RXB.00010	X. <i>src</i> .0.01	DF /r

Related Instructions

(V)AESENC, (V)AESENCLAST, (V)AESIMC, (V)AESKEYGENASSIST

rFLAGS Affected

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Exception
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #0D			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

AESENC VAESENC

AES Encryption Round

Performs a single round of AES encryption. Transforms a state value specified by the first source operand using a round key value specified by the second source operand, and writes the result to the destination.

See Section 1.4, "AES Instructions" for more information about the operation of the AES instructions.

Encryption consists of $1, ..., N_r - 1$ iterations of sequences of operations called rounds, terminated by a unique final round, N_r . The AESENC and VAESENC instructions perform all the rounds before the final round; the AESENCLAST and VAESENCLAST instructions perform the final round.

The 128-bit state and round key vectors are interpreted as 16-byte column-major entries in a 4-by-4 matrix of bytes. The transformed state is written to the destination in column-major order. For both instructions, the destination register is the same as the first source register

There are legacy and extended forms of the instruction:

AESENC

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VAESENC

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

AESENC is an AES instruction and VAESENC is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AES] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
AESENC xmm1, xmm2/mem128	66 0F 38 DC /r	in <i>xn</i>	orms one encryption orm1 using the key vo or128. Writes results	alue in <i>xmm</i> 2 c	ate value or
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VAESENC xmm1, xmm2, xmm3/mem12	8	C4	RXB.00010	X. <i>src</i> .0.01	DC /r

Related Instructions

(V)AESDEC, (V)AESDECLAST, (V)AESIMC, (V)AESKEYGENASSIST

rFLAGS Affected

MXCSR Flags Affected

None

Evantion		Mode		Cause of Exception
Exception Real Virt Prot		Prot	Cause of Exception	
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

AESENCLAST VAESENCLAST

AES Last Encryption Round

Performs the final round of AES encryption. Completes transformation of a state value specified by the first source operand using a round key value specified by the second source operand, and writes the result to the destination.

See Section 1.4, "AES Instructions" for more information about the operation of the AES instructions.

Encryption consists of 1, ..., $N_r - 1$ iterations of sequences of operations called rounds, terminated by a unique final round, N_r . The AESENC and VAESENC instructions perform all the rounds before the final round; the AESENCLAST and VAESENCLAST instructions perform the final round.

The 128-bit state and round key vectors are interpreted as 16-byte column-major entries in a 4-by-4 matrix of bytes. The transformed state is written to the destination in column-major order. For both instructions, the destination register is the same as the first source register.

There are legacy and extended forms of the instruction:

AESENCLAST

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VAESENCLAST

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

AESENCLAST is an AES instruction and VAESENCLAST is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AES] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	ription	
AESENCLAST xmm1, xmm2/mem128	66 0F 38 DD /r	state	rms the last encryp value in <i>xmm1</i> usin e <i>m128</i> . Writes resul	g the key value	in <i>xmm</i> 2
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VAESENCLAST xmm1, xmm2, xmm3/me	m128	C4	RXB.00010	X.src.0.01	DD /r

Related Instructions

(V)AESDEC, (V)AESDECLAST, (V)AESIMC, (V)AESKEYGENASSIST

rFLAGS Affected

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Exception
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #0D			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

AESIMC AES InvMixColumn Transformation

Applies the AES *InvMixColumns*() transformation to expanded round keys in preparation for decryption. Transforms an expanded key specified by the second source operand and writes the result to a destination register.

See Section 1.4, "AES Instructions" for more information about the operation of the AES instructions.

The 128-bit round key vector is interpreted as 16-byte column-major entries in a 4-by-4 matrix of bytes. The transformed result is written to the destination in column-major order.

AESIMC and VAESIMC are not used to transform the first and last round key in a decryption sequence.

There are legacy and extended forms of the instruction:

AESIMC

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VAESIMC

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

AESIMC is an AES instruction and VAESIMC is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AES] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Desc	ription		
AESIMC xmm1, xmm2/mem128	а	Performs AES InvMixControl round key in the xmm needs result in xmm1.			
Mnemonic	Encoding				
	VE	X RXB.map_select	W.vvvv.L.pp	Opcode	
VAESIMC xmm1, xmm2/mem128	C4	4 RXB.00010	X. <i>src</i> .0.01	DB /r	

Related Instructions

(V)AESDEC, (V)AESDECLAST, (V)AESENC, (V)AESENCLAST, (V)AESKEYGENASSIST

rFLAGS Affected

MXCSR Flags Affected

None

Evention	Mode)	Cause of Exception
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #0D			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

AESKEYGENASSIST VAESKEYGENASSIST

AES Assist Round Key Generation

Expands a round key for encryption. Transforms a 128-bit round key operand using an 8-bit round constant and writes the result to a destination register.

See Section 1.4, "AES Instructions" for more information about the operation of the AES instructions.

The round key is provided by the second source operand and the round constant is specified by an immediate operand. The 128-bit round key vector is interpreted as 16-byte column-major entries in a 4-by-4 matrix of bytes. The transformed result is written to the destination in column-major order.

There are legacy and extended forms of the instruction:

AESKEYGENASSIST

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VAESKEYGENASSIST

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

AESKEYGENASSIST is an AES instruction and VAESKEYGENASSIST is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AES] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description

AESKEYGENASSIST xmm1, xmm2/mem128, imm8 66 0F 3A DF /r ib Expands a round key in xmm2 or

mem128 using an immediate round constant. Writes the result to xmm1.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

AESKEYGENASSIST xmm1, xmm2 /mem128, imm8 C4 RXB.00011 X.src.0.01 DF /r ib

Related Instructions

(V)AESDEC, (V)AESDECLAST, (V)AESENC, (V)AESENCLAST, (V)AESIMC

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode		;	Cause of Exception
Exception Real Virt Prot		Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

ANDNPD VANDNPD

AND NOT Packed Double-Precision Floating-Point

Performs a bitwise AND of two packed double-precision floating-point values in the second source operand with the ones'-complement of the two corresponding packed double-precision floating-point values in the first source operand and writes the result into the destination.

There are legacy and extended forms of the instruction:

ANDNPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VANDNPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ANDNPD is an SSE2 instruction and VANDNPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ANDNPD xmm1, xmm2/mem128	66 0F 55 /r	Performs bitwise AND of two packed double-precision floating-point values in <i>xmm</i> 2 or <i>mem128</i> with the ones'-complement of two packed double-precision floating-point values in <i>xmm1</i> . Writes the result to <i>xmm1</i> .
Mnemonic		Fncoding

	<u> </u>				
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VANDNPD xmm1, xmm2, xmm3/mem128	C4	RXB.00001	X.src.0.01	55 /r	
VANDNPD ymm1, ymm2, ymm3/mem256	C4	RXB.00001	X. <u>src</u> .1.01	55 /r	

Related Instructions

(V)ANDPS, (V)ANDPD, (V)ANDPS, (V)ORPD, (V)ORPS, (V)XORPD, (V)XORPS

rFLAGS Affected

MXCSR Flags Affected

None

Exception	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
Constal protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP X		Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

69

ANDNPS VANDNPS

AND NOT Packed Single-Precision Floating-Point

Performs a bitwise AND of four packed single-precision floating-point values in the second source operand with the ones'-complement of the four corresponding packed single-precision floating-point values in the first source operand, and writes the result in the destination.

There are legacy and extended forms of the instruction:

ANDNPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VANDNPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ANDNPS is an SSE1 instruction and VANDNPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ANDNPS xmm1, xmm2/mem128	0F 55 /r	Performs bitwise AND of four packed double-precision floating-point values in <i>xmm2</i> or <i>mem128</i> with the ones'-complement of four packed double-precision floating-point values in <i>xmm1</i> . Writes the result to <i>xmm1</i> .

Mnemonic Encoding

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VANDNPS xmm1, xmm2, xmm3/mem128	C4	RXB.00001	X.src.0.00	55 /r
VANDNPS ymm1, ymm2, ymm3/mem256	C4	RXB.00001	X. src .1.00	55 /r

Related Instructions

(V)ANDPD, (V)ANDPD, (V)ANDPS, (V)ORPD, (V)ORPS, (V)XORPD, (V)XORPS

rFLAGS Affected

MXCSR Flags Affected

None

Evention	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
Invalid opcode, #UD	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

ANDPD AND VANDPD Packed Double-Precision Floating-Point

Performs bitwise AND of two packed double-precision floating-point values in the first source operand with the corresponding two packed double-precision floating-point values in the second source operand and writes the results into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

ANDPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VANDPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ANDPD is an SSE2 instruction and VANDPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ANDPD xmm1, xmm2/mem128	66 0F 54 /r	Performs bitwise AND of two packed double-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VANDPD xmm1, xmm2, xmm3/mem128
 C4
 RXB.00001
 X.src.0.01
 54 /r

 VANDPD ymm1, ymm2, ymm3/mem256
 C4
 RXB.00001
 X.src.1.01
 54 /r

Related Instructions

(V)ANDNPD, (V)ANDNPS, (V)ANDPS, (V)ORPD, (V)ORPS, (V)XORPD, (V)XORPS

rFLAGS Affected

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
Invalid opcode, #UD	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

ANDPS AND Packed Single-Precision Floating-Point

Performs bitwise AND of the four packed single-precision floating-point values in the first source operand with the corresponding four packed single-precision floating-point values in the second source operand, and writes the result into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

ANDPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VANDPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ANDPS is an SSE1 instruction and VANDPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ANDPS xmm1, xmm2/mem128	0F 54 /r	Performs bitwise AND of four packed double-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .

Mnemonic Encoding RXB.map select VEX W.vvvv.L.pp Opcode RXB.00001 VANDPS xmm1, xmm2, xmm3/mem128 C4 X.src.0.00 54 /r RXB.00001 X.src.1.00 VANDPS ymm1, ymm2, ymm3/mem256 C4 54 /r

Related Instructions

(V)ANDNPD, (V)ANDNPS, (V)ANDPD, (V)ORPD, (V)ORPS, (V)XORPD, (V)XORPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

BLENDPD Blend VBLENDPD Packed Double-Precision Floating-Point

Copies packed double-precision floating-point values from either of two sources to a destination, as specified by an 8-bit mask operand.

Each mask bit specifies a 64-bit element in a source location and a corresponding 64-bit element in the destination register. When a mask bit = 0, the specified element of the first source is copied to the corresponding position in the destination register. When a mask bit = 1, the specified element of the second source is copied to the corresponding position in the destination register.

There are legacy and extended forms of the instruction:

BLENDPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. Only mask bits [1:0] are used.

VBLENDPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. Only mask bits [1:0] are used.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register. Only mask bits [3:0] are used.

BLENDPD is an SSE4.1 instruction and VBLENDPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Орсо	de	Description	
BLENDPD xmm1, xmm2/mem128, imm8	66 0F 3A 0	xmm2/m	alues from <i>xmm</i> em128 to <i>xmm1</i> by <i>imm</i> 8.	
Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VBLENDPD xmm1, xmm2, xmm3/mem128, imm8	C4	RXB.00011	X. <i>src</i> .0.01	0D /r ib
VBLENDPD ymm1, ymm2, ymm3/mem256, imm8	C4	RXB.00011	X. src .1.01	0D /r ib

Related Instructions

(V)BLENDPS, (B)BLENDVPD, (V)BLENDVPS

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Blend

BLENDPS VBLENDPS Packed Single-Precision Floating-Point

Copies packed single-precision floating-point values from either of two sources to a destination, as specified by an 8-bit mask operand.

Each mask bit specifies a 32-bit element in a source location and a corresponding 32-bit element in the destination register. When a mask bit = 0, the specified element of the first source is copied to the corresponding position in the destination register. When a mask bit = 1, the specified element of the second source is copied to the corresponding position in the destination register.

There are legacy and extended forms of the instruction:

BLENDPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. Only mask bits [3:0] are used.

VBLENDPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. Only mask bits [3:0] are used.

YMM Encoding

The first operand is a YMM register and the second operand is either another YMM register or a 256-bit memory location. The destination is a third YMM register. Only mask bits [3:0] are used.

BLENDPS is an SSE4.1 instruction and VBLENDPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Орс	ode	Description	
BLENDPS xmm1, xmm2/mem128, imm8	66 0F 3A	xmm2/m	values from <i>xmm</i> nem128 to <i>xmm1</i> d by <i>imm8</i> .	
Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VBLENDPS xmm1, xmm2, xmm3/mem128	C4	RXB.00011	X. <i>src</i> .0.01	OC /r ib
VBLENDPS ymm1, ymm2, ymm3/mem256	C4	RXB.00011	X. <u>src</u> .1.01	OC /r ib

Related Instructions

(V)BLENDPD, (V)BLENDVPD, (V)BLENDVPS

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Cauca of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #0D			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

BLENDVPD VBLENDVPD

Variable Blend Packed Double-Precision Floating-Point

Copies packed double-precision floating-point values from either of two sources to a destination, as specified by a mask operand.

Each mask bit specifies a 64-bit element of a source location and a corresponding 64-bit element of the destination. The position of a mask bit corresponds to the position of the most significant bit of a copied value. When a mask bit = 0, the specified element of the first source is copied to the corresponding position in the destination. When a mask bit = 1, the specified element of the second source is copied to the corresponding position in the destination.

There are legacy and extended forms of the instruction:

BLENDVPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. The mask is defined by bits 127 and 63 of the implicit register XMM0.

VBLENDVPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. The mask is defined by bits 127 and 63 of a fourth XMM register.

YMM Encoding

The first operand is a YMM register and the second operand is either another YMM register or a 256-bit memory location. The destination is a third YMM register. The mask is defined by bits 255, 191, 127, and 63 of a fourth YMM register.

BLENDVPD is an SSE4.1 instruction and VBLENDVPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
BLENDVPD xmm1, xmm2/mem128	66 0F 38 15 /r	xmm1,	values from xmm1 of as specified by the lots of xmm0.		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VBLENDVPD xmm1, xmm2, xmm3/m	em128, xmm4	C4	RXB.00011	X.src.0.01	4B /r
VBLENDVPD ymm1, ymm2, ymm3/m	C4	RXB.00011	X.src.1.01	4B /r	

26568—Rev. 3.13—September 2011

Related Instructions

(V)BLENDPD, (V)BLENDPS, (V)BLENDVPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Cauca of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

BLENDVPS VBLENDVPS

Variable Blend Packed Single-Precision Floating-Point

Copies packed single-precision floating-point values from either of two sources to a destination, as specified by a mask operand.

Each mask bit specifies a 32-bit element of a source location and a corresponding 32-bit element of the destination register. The position of a mask bits corresponds to the position of the most significant bit of a copied value. When a mask bit = 0, the specified element of the first source is copied to the corresponding position in the destination. When a mask bit = 1, the specified element of the second source is copied to the corresponding position in the destination.

There are legacy and extended forms of the instruction:

BLENDVPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. The mask is defined by bits 127, 95, 63, and 31 of the implicit register XMM0.

VBLENDVPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. The mask is defined by bits 127, 95, 63, and 31 of a fourth XMM register.

YMM Encoding

The first operand is a YMM register and the second operand is either another YMM register or a 256-bit memory location. The destination is a third YMM register. The mask is defined by bits 255, 223, 191, 159, 127, 95, 63, and 31 of a fourth YMM register.

BLENDVPS is an SSE4.1 instruction and VBLENDVPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Орсо	de	Description	
BLENDVPS xmm1, xmm2/mem128	66 0F 38	floating-p xmm2/me	acked single-pre oint values from em128 to xmm1 by bits in xmm0	n <i>xmm1</i> or ', as
Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VBLENDVPS xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	X. <i>src</i> .0.01	4A /r
VBLENDVPS ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	X. <i>src</i> .1.01	4A /r

Related Instructions

(V)BLENDPD, (V)BLENDPS, (V)BLENDVPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Expension
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

CMPPD VCMPPD

Compare Packed Double-Precision Floating-Point

Compares each of the two packed double-precision floating-point values of the first source operand to the corresponding values of the second source operand and writes the result of each comparison to the corresponding 64-bit element of the destination. When a comparison is TRUE, all 64 bits of the destination element are set; when a comparison is FALSE, all 64 bits of the destination element are cleared. The type of comparison is specified by an immediate byte operand.

Signed comparisons return TRUE only when both operands are valid numbers and the numbers have the relation specified by the type of comparison operation. Ordered comparison returns TRUE when both operands are valid numbers, or FALSE when either operand is a NaN. Unordered comparison returns TRUE only when one or both operands are NaN and FALSE otherwise.

QNaN operands generate an Invalid Operation Exception (IE) only if the comparison type isn't Equal, Unequal, Ordered, or Unordered. SNaN operands always generate an IE.

There are legacy and extended forms of the instruction:

CMPPD

The first source operand is an XMM register and the second source operand is either another XMM register or a128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. Comparison type is specified by bits [2:0] of an immediate byte operand.

VCMPPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. Comparison type is specified by bits [4:0] of an immediate byte operand.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination operand is a YMM register. Comparison type is specified by bits [4:0] of an immediate byte operand.

Immediate Operand Encoding

CMPPD uses bits [2:0] of the 8-bit immediate operand and VCMPPD uses bits [4:0] of the 8-bit immediate operand. Although VCMPPD supports 20h encoding values, the comparison types echo those of CMPPD on 4-bit boundaries. The following table shows the immediate operand value for CMPPD and each of the VCMPPD echoes.

Some comparison operations that are not directly supported by immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and executing the appropriate comparison of the swapped values. These additional comparison operations are shown with the directly supported comparison operations.

Immediate Operand Value	Compare Operation	Result If NaN Operand	QNaN Operand Causes Invalid Operation Exception
00h, 08h, 10h, 18h	Equal	FALSE	No
01h, 09h, 11h, 19h	Less than	FALSE	Yes
	Greater than (swapped operands)	FALSE	Yes
02h, 0Ah, 12h, 1Ah	Less than or equal	FALSE	Yes
	Greater than or equal (swapped operands)	FALSE	Yes
03h, 0Bh, 13h, 1Bh	Unordered	TRUE	No
04h, 0Ch, 14h, 1Ch	Not equal	TRUE	No
05h, 0Dh, 15h, 1Dh	Not less than	TRUE	Yes
	Not greater than (swapped operands)	TRUE	Yes
06h, 0Eh, 16h, 1Eh	Not less than or equal	TRUE	Yes
	Not greater than or equal (swapped operands)	TRUE	Yes
07h, 0Fh, 17h, 1Fh	Ordered	FALSE	No

The following alias mnemonics for (V)CMPPD with appropriate value of imm8 are supported.

Mnemonic	Implied Value of imm8
(V)CMPEQPD	00h, 08h, 10h, 18h
(V)CMPLTPD	01h, 09h, 11h, 19h
(V)CMPLEPD	02h, 0Ah, 12h, 1Ah
(V)CMPUNORDPD	03h, 0Bh, 13h, 1Bh
(V)CMPNEQPD	04h, 0Ch, 14h, 1Ch
(V)CMPNLTPD	05h, 0Dh, 15h, 1Dh
(V)CMPNLEPD	06h, 0Eh, 16h, 1Eh
(V)CMPORDPD	07h, 0Fh, 17h, 1Fh

CMPPD is an SSE2 instruction and VCMPPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CMPPD xmm1, xmm2/mem128, imm8	66 0F C2 /r ib	Compares two pairs of values in <i>xmm1</i> to corresponding values in <i>xmm2</i> or <i>mem128</i> . Comparison type is determined by <i>imm8</i> . Writes comparison results to <i>xmm1</i> .

Mnemonic	Encoding						
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VCMPPD xmm1, xmm2, xmm3/mem128, imm8	C4	RXB.00001	X. <i>src</i> .0.01	C2 /r ib			
VCMPPD ymm1, ymm2, ymm3/mem256, imm8	C4	RXB.00001	X. <i>src</i> .1.01	C2 /r ib			

Related Instructions

(V)CMPPS, (V)CMPSD, (V)CMPSS, (V)COMISD, (V)COMISS, (V)UCOMISD, (V)UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	that a	re not a	ffected.		

Evention	Mode)	Cause of Exception			
Exception	Real	Virt	Prot	Cause of Exception			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
mvana opodao, nob			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	Ø	Х	Memory address exceeding stack segment limit or non-canonical.			
	S	Ø	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	S	Ø	S	Non-aligned memory operand while MXCSR.MM = 0.			
			Х	Null data segment used to reference memory.			
Page fault, #PF		Ø	Х	Instruction execution caused a page fault.			
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.			
			SIMI	D Floating-Point Exceptions			
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.			
IIIvaliu operation, iE	S	S	Х	Undefined operation.			
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.			
X — AVX and SSF exception	n						

X — AVX and SSE exception A — AVX exception

S — SSE exception

CMPPS VCMPPS

Compare Packed Single-Precision Floating-Point

Compares each of the four packed single-precision floating-point values of the first source operand to the corresponding values of the second source operand and writes the result of each comparison to the corresponding 32-bit element of the destination. When a comparison is TRUE, all 32 bits of the destination element are set; when a comparison is FALSE, all 32 bits of the destination element are cleared. The type of comparison is specified by an immediate byte operand.

Signed comparisons return TRUE only when both operands are valid numbers and the numbers have the relation specified by the type of comparison operation. Ordered comparison returns TRUE when both operands are valid numbers, or FALSE when either operand is a NaN. Unordered comparison returns TRUE only when one or both operands are NaN and FALSE otherwise.

QNaN operands generate an Invalid Operation Exception (IE) only if the comparison type isn't Equal, Unequal, Ordered, or Unordered. SNaN operands always generate an IE.

There are legacy and extended forms of the instruction:

CMPPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. Comparison type is specified by bits [2:0] of an immediate byte operand.

VCMPPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. Comparison type is specified by bits [4:0] of an immediate byte operand.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination operand is a YMM register. Comparison type is specified by bits [4:0] of an immediate byte operand.

Immediate Operand Encoding

CMPPS uses bits [2:0] of the 8-bit immediate operand and VCMPPS uses bits [4:0] of the 8-bit immediate operand. Although VCMPPS supports 20h encoding values, the comparison types echo those of CMPPS on 4-bit boundaries. The following table shows the immediate operand value for CMPPS and each of the VCMPPDS echoes.

Some comparison operations that are not directly supported by immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and executing the appropriate comparison of the swapped values. These additional comparison operations are shown in with the directly supported comparison operations.

Immediate Operand Value	Compare Operation	Result If NaN Operand	QNaN Operand Causes Invalid Operation Exception
00h, 08h, 10h, 18h	Equal	FALSE	No
01h, 09h, 11h, 19h	Less than	FALSE	Yes
	Greater than (swapped operands)	FALSE	Yes
02h, 0Ah, 12h, 1Ah	Less than or equal	FALSE	Yes
	Greater than or equal (swapped operands)	FALSE	Yes
03h, 0Bh, 13h, 1Bh	Unordered	TRUE	No
04h, 0Ch, 14h, 1Ch	Not equal	TRUE	No
05h, 0Dh, 15h, 1Dh	Not less than	TRUE	Yes
	Not greater than (swapped operands)	TRUE	Yes
06h, 0Eh, 16h, 1Eh	Not less than or equal	TRUE	Yes
	Not greater than or equal (swapped operands)	TRUE	Yes
07h, 0Fh, 17h, 1Fh	Ordered	FALSE	No

The following alias mnemonics for (V)CMPPS with appropriate value of imm8 are supported.

Mnemonic	Implied Value of imm8
(V)CMPEQPS	00h, 08h, 10h, 18h
(V)CMPLTPS	01h, 09h, 11h, 19h
(V)CMPLEPS	02h, 0Ah, 12h, 1Ah
(V)CMPUNORDPS	03h, 0Bh, 13h, 1Bh
(V)CMPNEQPS	04h, 0Ch, 14h, 1Ch
(V)CMPNLTPS	05h, 0Dh, 15h, 1Dh
(V)CMPNLEPS	06h, 0Eh, 16h, 1Eh
(V)CMPORDPS	07h, 0Fh, 17h, 1Fh

CMPPS is an SSE1 instruction and VCMPPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CMPPS xmm1, xmm2/mem128, imm8	0F C2 /r ib	Compares four pairs of values in <i>xmm1</i> to corresponding values in <i>xmm2</i> or <i>mem128</i> . Comparison type is determined by <i>imm8</i> . Writes comparison results to <i>xmm1</i> .

Mnemonic Encoding

> **VEX** RXB.map_select W.vvvv.L.pp Opcode

RXB.00001 VCMPPS xmm1, xmm2, xmm3/mem128, imm8 C4 X.src.0.00 C2 /r ib

Related Instructions

(V)CMPPD, (V)CMPSD, (V)CMPSS, (V)COMISD, (V)COMISS, (V)UCOMISD, (V)UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention	Mode Real Virt Prot)	Cause of Evention		
Exception			Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
mvana opocac, nob			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions						
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.		
ilivaliu operation, ie	S	S	Х	Undefined operation.		
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.		
V AVV and CCE avacatio				<u> </u>		

X — AVX and SSE exception

CMPSD VCMPSD

Compare Scalar Double-Precision Floating-Point

Compares a double-precision floating-point value in the low-order 64 bits of the first source operand with a double-precision floating-point value in the low-order 64 bits of the second source operand and writes the result to the low-order 64 bits of the destination. When a comparison is TRUE, all 64 bits of the destination element are set; when a comparison is FALSE, all 64 bits of the destination element are cleared. Comparison type is specified by an immediate byte operand.

Signed comparisons return TRUE only when both operands are valid numbers and the numbers have the relation specified by the type of comparison operation. Ordered comparison returns TRUE when both operands are valid numbers, or FALSE when either operand is a NaN. Unordered comparison returns TRUE only when one or both operands are NaN and FALSE otherwise.

QNaN operands generate an Invalid Operation Exception (IE) only when the comparison type is not Equal, Unequal, Ordered, or Unordered. SNaN operands always generate an IE.

There are legacy and extended forms of the instruction:

CMPSD

The first source operand is an XMM register. The second source operand is either another XMM register or a 64-bit memory location. The first source register is also the destination. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected. Comparison type is specified by bits [2:0] of an immediate byte operand.

This CMPSD instruction must not be confused with the same-mnemonic CMPSD (compare strings by doubleword) instruction in the general-purpose instruction set. Assemblers can distinguish the instructions by the number and type of operands.

VCMPSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 64-bit memory location. The destination is a third XMM register. Bits [127:64] of the destination are copied from bits [127:64] of the first source. Bits [255:128] of the YMM register that corresponds to the destination are cleared. Comparison type is specified by bits [4:0] of an immediate byte operand.

Immediate Operand Encoding

CMPSD uses bits [2:0] of the 8-bit immediate operand and VCMPSD uses bits [4:0] of the 8-bit immediate operand. Although VCMPSD supports 20h encoding values, the comparison types echo those of CMPSD on 4-bit boundaries. The following table shows the immediate operand value for CMPSD and each of the VCMPSD echoes.

Some comparison operations that are not directly supported by immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and executing the appropriate comparison of the swapped values. These additional comparison operations are shown with the directly supported comparison operations. When operands are swapped, the first source XMM register is overwritten by the result.

Immediate Operand Value	Compare Operation	Result If NaN Operand	QNaN Operand Causes Invalid Operation Exception
00h, 08h, 10h, 18h	Equal	FALSE	No
01h, 09h, 11h, 19h	Less than	FALSE	Yes
	Greater than (swapped operands)	FALSE	Yes
02h, 0Ah, 12h, 1Ah	Less than or equal	FALSE	Yes
	Greater than or equal (swapped operands)	FALSE	Yes
03h, 0Bh, 13h, 1Bh	Unordered	TRUE	No
04h, 0Ch, 14h, 1Ch	Not equal	TRUE	No
05h, 0Dh, 15h, 1Dh	Not less than	TRUE	Yes
	Not greater than (swapped operands)	TRUE	Yes
06h, 0Eh, 16h, 1Eh	Not less than or equal	TRUE	Yes
	Not greater than or equal (swapped operands)	TRUE	Yes
07h, 0Fh, 17h, 1Fh	Ordered	FALSE	No

The following alias mnemonics for (V)CMPSD with appropriate value of imm8 are supported.

Mnemonic	Implied Value of imm8
(V)CMPEQSD	00h, 08h, 10h, 18h
(V)CMPLTSD	01h, 09h, 11h, 19h
(V)CMPLESD	02h, 0Ah, 12h, 1Ah
(V)CMPUNORDSD	03h, 0Bh, 13h, 1Bh
(V)CMPNEQSD	04h, 0Ch, 14h, 1Ch
(V)CMPNLTSD	05h, 0Dh, 15h, 1Dh
(V)CMPNLESD	06h, 0Eh, 16h, 1Eh
(V)CMPORDSD	07h, 0Fh, 17h, 1Fh

CMPSD is an SSE2 instruction and VCMPSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CMPSD xmm1, xmm2/mem64, imm8	F2 0F C2 /r ib	Compares double-precision floating-point values in the low-order 64 bits of <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem64</i> . Comparison type is determined by <i>imm8</i> . Writes comparison results to <i>xmm1</i> .

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VCMPSD xmm1, xmm2, xmm3/mem64, imm8 C4 RXB.00001

X. src. X.11 C2 /r ib

Related Instructions

(V)CMPPD, (V)CMPPS, (V)CMPSS, (V)COMISD, (V)COMISS, (V)UCOMISD, (V)UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	e: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention		Mode	;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
and operator, o 2			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	s s		Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, in	S	S	Х	Undefined operation.
Denormalized operand, DE		S	Х	A source operand was a denormal value.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

CMPSS VCMPSS

Compare Scalar Single-Precision Floating-Point

Compares a single-precision floating-point value in the low-order 32 bits of the first source operand with a single-precision floating-point value in the low-order 32 bits of the second source operand and writes the result to the low-order 32 bits of the destination. When a comparison is TRUE, all 32 bits of the destination element are set; when a comparison is FALSE, all 32 bits of the destination element are cleared. Comparison type is specified by an immediate byte operand.

Signed comparisons return TRUE only when both operands are valid numbers and the numbers have the relation specified by the type of comparison operation. Ordered comparison returns TRUE when both operands are valid numbers, or FALSE when either operand is a NaN. Unordered comparison returns TRUE only when one or both operands are NaN and FALSE otherwise.

QNaN operands generate an Invalid Operation Exception (IE) only if the comparison type isn't Equal, Unequal, Ordered, or Unordered. SNaN operands always generate an IE.

There are legacy and extended forms of the instruction:

CMPSS

The first source operand is an XMM register. The second source operand is either another XMM register or a 32-bit memory location. The first source register is also the destination. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected. Comparison type is specified by bits [2:0] of an immediate byte operand.

VCMPSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 32-bit memory location. The destination is a third XMM register. Bits [127:32] of the destination are copied from bits [127L32] of the first source. Bits [255:128] of the YMM register that corresponds to the destination are cleared. Comparison type is specified by bits [4:0] of an immediate byte operand.

Immediate Operand Encoding

CMPSS uses bits [2:0] of the 8-bit immediate operand and VCMPSS uses bits [4:0] of the 8-bit immediate operand. Although VCMPSS supports 20h encoding values, the comparison types echo those of CMPSS on 4-bit boundaries. The following table shows the immediate operand value for CMPSS and each of the VCMPSS echoes.

Some comparison operations that are not directly supported by immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and executing the appropriate comparison of the swapped values. These additional comparison operations are shown below with the directly supported comparison operations. When operands are swapped, the first source XMM register is overwritten by the result.

Immediate Operand Value	Compare Operation	Result If NaN Operand	QNaN Operand Causes Invalid Operation Exception
00h, 08h, 10h, 18h	Equal	FALSE	No
01h, 09h, 11h, 19h	Less than	FALSE	Yes
	Greater than (swapped operands)	FALSE	Yes
02h, 0Ah, 12h, 1Ah	Less than or equal	FALSE	Yes
	Greater than or equal (swapped operands)	FALSE	Yes
03h, 0Bh, 13h, 1Bh	Unordered	TRUE	No
04h, 0Ch, 14h, 1Ch	Not equal	TRUE	No
05h, 0Dh, 15h, 1Dh	Not less than	TRUE	Yes
	Not greater than (swapped operands)	TRUE	Yes
06h, 0Eh, 16h, 1Eh	Not less than or equal	TRUE	Yes
	Not greater than or equal (swapped operands)	TRUE	Yes
07h, 0Fh, 17h, 1Fh	Ordered	FALSE	No

The following alias mnemonics for (V)CMPSS with appropriate value of *imm8* are supported.

Mnemonic	Implied Value of imm8
(V)CMPEQSS	00h, 08h, 10h, 18h
(V)CMPLTSS	01h, 09h, 11h, 19h
(V)CMPLESS	02h, 0Ah, 12h, 1Ah
(V)CMPUNORDSS	03h, 0Bh, 13h, 1Bh
(V)CMPNEQSS	04h, 0Ch, 14h, 1Ch
(V)CMPNLTSS	05h, 0Dh, 15h, 1Dh
(V)CMPNLESS	06h, 0Eh, 16h, 1Eh
(V)CMPORDSS	07h, 0Fh, 17h, 1Fh

CMPSS is an SSE1 instruction and VCMPSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CMPSS xmm1, xmm2/mem32, imm8	F3 0F C2 /r ib	Compares single-precision floating-point values in the low-order 32 bits of <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem32</i> . Comparison type is determined by <i>imm8</i> . Writes comparison results to <i>xmm1</i> .

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VCMPSS xmm1, xmm2, xmm3/mem32, imm8

C4 RXB.00001

X.*src*.X.10

C2 /r ib

Related Instructions

(V)CMPPD, (V)CMPPS, (V)CMPSD, (V)COMISD, (V)COMISS, (V)UCOMISD, (V)UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															M	M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvalia opeoae, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
V AVV and CCE avacatio	-			

X — AVX and SSE exception

A — AVX exception

COMISD VCOMISD

Compare Ordered Scalar Double-Precision Floating-Point

Compares a double-precision floating-point value in the low-order 64 bits of an operand with a double-precision floating-point value in the low-order 64 bits of another operand or a 64-bit memory location and sets rFLAGS.ZF, PF, and CF to show the result of the comparison:

Comparison	ZF	PF	CF
NaN input	1	1	1
operand 1 > operand 2	0	0	0
operand 1 < operand 2	0	0	1
operand 1 = operand 2	1	0	0

The result is unordered if one or both of the operand values is a NaN. The rFLAGS.OF, AF, and SF bits are cleared. If an #XF SIMD floating-point exception occurs the rFLAGS bits are not updated.

There are legacy and extended forms of the instruction:

COMISD

The first source operand is an XMM register and the second source operand is another XMM register or a 64-bit memory location.

VCOMISD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location.

COMISD is an SSE2 instruction and VCOMISD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
COMISD xmm1, xmm2/mem64	66 0F 2F /r	Compares double-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem64</i> and sets rFLAGS.
Mnemonic		Encoding
		VEX RXB man select W vvvv I nn Oncode

C4

RXB.00001

X.src.X.01

Related Instructions

VCOMISD xmm1, xmm2 /mem64

(V)CMPPD, (V)CMPPS, (V)CMPSD, (V)CMPSS, (V)COMISS, (V)UCOMISD, (V)UCOMISS

2F /r

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	10	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									0				0	М	0	M	М
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0

M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected. Bits 31:22, 15, 5, 3, and 1 are reserved. For #XF, rFLAGS bits are not updated.

MXCSR Flags Affected

MM	FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	M indicates a flag that may be modified (set or cleared). Unaffected flags are blank.														

		Mode	;	A
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #Gr			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	8	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, ic	S	S	Х	Undefined operation.
Denormalized operand, DE S		S	Х	A source operand was a denormal value.

X — AVX and SSE exception

A — AVX exception S — SSE exception

COMISS Compare VCOMISS Ordered Scalar Single-Precision Floating-Point

Compares a double-precision floating-point value in the low-order 32 bits of an operand with a double-precision floating-point value in the low-order 32 bits of another operand or a 32-bit memory location and sets rFLAGS.ZF, PF, and CF to show the result of the comparison:

Comparison	ZF	PF	CF
NaN input	1	1	1
operand 1 > operand 2	0	0	0
operand 1 < operand 2	0	0	1
operand 1 = operand 2	1	0	0

The result is unordered if one or both of the operand values is a NaN. The rFLAGS.OF, AF, and SF bits are cleared. If an #XF SIMD floating-point exception occurs the rFLAGS bits are not updated.

There are legacy and extended forms of the instruction:

COMISS

The first source operand is an XMM register and the second source operand is another XMM register or a 32-bit memory location.

VCOMISS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location.

COMISS is an SSE1 instruction and VCOMISS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
COMISS xmm1, xmm2/mem32	0F 2F /r	Compares single-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem32</i> and sets rFLAGS.
Mnemonic		Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VCOMISS xmm1, xmm2 /mem32
 C4
 RXB.00001
 X.src.X.00
 2F /r

Related Instructions

(V)CMPPD, (V)CMPPS, (V)CMPSD, (V)CMPSS, (V)COMISD, (V)UCOMISD, (V)UCOMISS

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	10	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									0				0	М	0	М	М
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0

M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected. Bits 31:22, 15, 5, 3, and 1 are reserved. For #XF, rFLAGS bits are not updated.

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Franting		Mode)	Course of Fuscantian
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	s x		Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	Ø	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	Ø	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #Gr			Χ	Null data segment used to reference memory.
Page fault, #PF		Ø	Χ	Instruction execution caused a page fault.
Alignment check, #AC		Ø	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.
Ilivaliu operation, ie	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.

X — AVX and SSE exception

A — AVX exception S — SSE exception

CVTDQ2PD VCVTDQ2PD

Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point

Converts packed 32-bit signed integer values to packed double-precision floating-point values and writes the converted values to the destination.

There are legacy and extended forms of the instruction:

CVTDQ2PD

Converts two packed 32-bit signed integer values in the low-order 64 bits of an XMM register or in a 64-bit memory location to two packed double-precision floating-point values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTDQ2PD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts two packed 32-bit signed integer values in the low-order 64 bits of an XMM register or in a 64-bit memory location to two packed double-precision floating-point values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts four packed 32-bit signed integer values in the low-order 128 bits of a YMM register or a 256-bit memory location to four packed double-precision floating-point values and writes the converted values to a YMM register.

CVTDQ2PD is an SSE2 instruction and VCVTDQ2PD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CVTDQ2PD xmm1, xmm2/mem64	F3 0F E6 /r	Converts packed doubleword signed integers in <i>xmm2</i> or <i>mem64</i> to double-precision floating-point values in <i>xmm1</i> .

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTDQ2PD xmm1, xmm2/mem64	C4	RXB.00001	X.1111.0.10	E6 /r				
VCVTDQ2PD ymm1, ymm2/mem256	C4	RXB.00001	X.1111.1.10	E6 /r				

Related Instructions

(V)CVTPD2DQ, (V)CVTPI2PD, (V)CVTSD2SI, (V)CVTSI2SD, (V)CVTTPD2DQ, (V)CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTDQ2PS VCVTDQ2PS

Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point

Converts packed 32-bit signed integer values to packed single-precision floating-point values and writes the converted values to the destination. When the result is an inexact value, it is rounded as specified by MXCSR.RC.

There are legacy and extended forms of the instruction:

CVTDQ2PS

Converts four packed 32-bit signed integer values in an XMM register or a 128-bit memory location to four packed single-precision floating-point values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTDQ2PS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts four packed 32-bit signed integer values in an XMM register or a 128-bit memory location to four packed double-precision floating-point values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts eight packed 32-bit signed integer values in a YMM register or a 256-bit memory location to eight packed double-precision floating-point values and writes the converted values to a YMM register.

CVTDQ2PS is an SSE2 instruction and the VCVTDQ2PS instruction is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description						
CVTDQ2PS xmm1, xmm2/mem128	0F 5B /r	Converts packed doubleword integer values in <i>xmm</i> 2 or <i>mem128</i> to packed single-precision floating-point values in <i>xmm</i> 2.							
Mnemonic		Encoding							
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTDQ2PS xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.00	5B /r				
VCVTDQ2PS ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.00	5B /r				

Related Instructions

(V)CVTPS2DQ, (V)CVTSI2SS, (V)CVTSS2SI, (V)CVTTPS2DQ, (V)CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M					
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	ote: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
	•		SIMI	D Floating-Point Exceptions
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.
	•			•

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTPD2DQ Convert Packed Double-Precision Floating-Point VCVTPD2DQ to Packed Doubleword Integer

Converts packed double-precision floating-point values to packed signed doubleword integers and writes the converted values to the destination.

When the result is an inexact value, it is rounded as specified by MXCSR.RC. When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} - 1)$, the instruction returns the 32-bit indefinite integer value (8000_0000h) when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTPD2DQ

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed signed doubleword integers and writes the converted values to the two low-order doublewords of the destination XMM register. Bits [127:64] of the destination are cleared. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTPD2DQ

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two signed doubleword values and writes the converted values to the lower two doubleword elements of the destination XMM register. Bits [127:64] of the destination are cleared. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts four packed double-precision floating-point values in a YMM register or a 256-bit memory location to four signed doubleword values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTPD2DQ is an SSE2 instruction and VCVTPD2DQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description							
CVTPD2DQ xmm1, xmm2/mem128	F2 0F E6 /r	E6 /r Converts two packed double-precision floating- values in <i>xmm2</i> or <i>mem128</i> to packed doublew integers in <i>xmm1</i> .							
Mnemonic			Enco	ding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTPD2DQ xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.11	E6 /r				
VCVTPD2DQ xmm1, ymm2/mem256		C4	RXB.00001	X.1111.1.11	E6 /r				

Related Instructions

(V)CVTDQ2PD, (V)CVTPI2PD, (V)CVTSD2SI, (V)CVTSI2SD, (V)CVTTPD2DQ, (V)CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Evention	Mode			Cause of Exception				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]!=11b				
			Α	VEX.vvvv ! = 1111b.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.				
			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Х	Instruction execution caused a page fault.				
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
			SIMI	D Floating-Point Exceptions				
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.				
invalid operation, in	S	S	Х	Undefined operation.				
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.				
V AVV 1 00F (i-								

X — AVX and SSE exception

A — AVX exception

S — SSE exception

CVTPD2PS Convert Packed Double-Precision Floating-Point VCVTPD2PS to Packed Single-Precision Floating-Point

Converts packed double-precision floating-point values to packed single-precision floating-point values and writes the converted values to the low-order doubleword elements of the destination. When the result is an inexact value, it is rounded as specified by MXCSR.RC.

There are legacy and extended forms of the instruction:

CVTPD2PS

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed single-precision floating-point values and writes the converted values to an XMM register. Bits [127:64] of the destination are cleared. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTPD2PS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed single-precision floating-point values and writes the converted values to an XMM register. Bits [127:64] of the destination are cleared. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts four packed double-precision floating-point values in a YMM register or a 256-bit memory location to four packed single-precision floating-point values and writes the converted values to a YMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTPD2PS is an SSE2 instruction and VCVTPD2PS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
CVTPD2PS xmm1, xmm2/mem128	66 0F 5A /r	value	erts packed double-p s in <i>xmm2</i> or <i>mem12</i> sion floating-point val	28 to packed sing	-point gle-
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VCVTPD2PS xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.01	5A /r
VCVTPD2PS xmm1, ymm2/mem256		C4	RXB.00001	X.1111.1.01	5A /r

Related Instructions

(V)CVTPS2PD, (V)CVTSD2SS, (V)CVTSS2SD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Evention		Mode	;	Cause of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1] ! = 11b					
			Α	VEX.vvvv ! = 1111b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM	S	S	Χ	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.					
invalid operation, iE	S	S	Х	Undefined operation.					
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.					
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.					
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception

CVTPS2DQ Convert Packed Single-Precision Floating-Point VCVTPS2DQ to Packed Doubleword Integers

Converts packed single-precision floating-point values to packed signed doubleword integer values and writes the converted values to the destination.

When the result is an inexact value, it is rounded as specified by MXCSR.RC. When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31}-1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTPS2DQ

Converts four packed single-precision floating-point values in an XMM register or a 128-bit memory location to four packed signed doubleword integer values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTPS2DQ

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts four packed single-precision floating-point values in an XMM register or a 128-bit memory location to four packed signed doubleword integer values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts eight packed single-precision floating-point values in a YMM register or a 256-bit memory location to eight packed signed doubleword integer values and writes the converted values to a YMM register.

CVTPS2DQ is an SSE2 instruction and VCVTPS2DQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desci	ription			
CVTPS2DQ xmm1, xmm2/mem128	66 0F 5B /r	Converts four packed single-precision floating-point values in <i>xmm</i> 2 or <i>mem128</i> to four packed doubleword integers in <i>xmm1</i> .					
Mnemonic			Enco	ding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VCVTPS2DQ xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.01	5B /r		
VCVTPS2DQ ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.01	5B /r		

Related Instructions

(V)CVTDQ2PS, (V)CVTSI2SS, (V)CVTSS2SI, (V)CVTTPS2DQ, (V)CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

		<u> </u>														
MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Face and Cons		Mode	;	Output Frankling
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Х	Undefined operation.
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTPS2PD Convert Packed Single-Precision Floating-Point VCVTPS2PD to Packed Double-Precision Floating-Point

Converts packed single-precision floating-point values to packed double-precision floating-point values and writes the converted values to the destination.

There are legacy and extended forms of the instruction:

CVTPS2PD

Converts two packed single-precision floating-point values in the two low order doubleword elements of an XMM register or a 64-bit memory location to two double-precision floating-point values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTPS2PD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts two packed single-precision floating-point values in the two low order doubleword elements of an XMM register or a 64-bit memory location to two double-precision floating-point values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts four packed single-precision floating-point values in a YMM register or a 128-bit memory location to four double-precision floating-point values and writes the converted values to a YMM register.

CVTPS2PD is an SSE2 instruction and VCVTPS2PD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
CVTPS2PD xmm1, xmm2/mem64	0F 5A /r	in <i>xmm</i> 2	s packed single-prec 2 or <i>mem64</i> to packe lues in <i>xmm1</i> .		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VCVTPS2PD xmm1, xmm2/mem64		C4	RXB.00001	X.1111.0.00	5A /r
VCVTPS2PD ymm1, ymm2/mem128		C4	RXB.00001	X.1111.1.00	5A /r

Related Instructions

(V)CVTPD2PS, (V)CVTSD2SS, (V)CVTSS2SD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	that a	re not a	ffected.		

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S		Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTSD2SI Convert Scalar Double-Precision Floating-Point VCVTSD2SI to Signed Doubleword or Quadword Integer

Converts a scalar double-precision floating-point value to a 32-bit or 64-bit signed integer value and writes the converted value to a general-purpose register.

When the result is an inexact value, it is rounded as specified by MXCSR.RC. When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$ or quadword value $(-2^{63} \text{ to } +2^{63} -1)$, the instruction returns the indefinite integer value (8000_0000h for 32-bit integers, 8000_0000_0000h for 64-bit integers) when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTSD2SI

The legacy form has two encodings:

- When REX.W = 0, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 32-bit signed integer and writes the converted value to a 32-bit general purpose register.
- When REX.W = 1, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 64-bit sign-extended integer and writes the converted value to a 64-bit general purpose register.

VCVTSD2SI

The extended form of the instruction has two 128-bit encodings:

- When VEX.W = 0, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 32-bit signed integer and writes the converted value to a 32-bit general purpose register.
- When VEX.W = 1, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 64-bit sign-extended integer and writes the converted value to a 64-bit general purpose register.

CVTSD2SI is an SSE2 instruction and VCVTSD2SI is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic		Opcode	Des	cription

CVTSD2SI reg32, xmm1/mem64 F2 (W0) 0F 2D /r Converts a packed double-precision floating-point value in xmm1 or mem64 to a doubleword integer in reg32.

CVTSD2SI reg64, xmm1/mem64 F2 (W1) 0F 2D /r Converts a packed double-precision floating-point value in xmm1 or mem64 to a quadword integer in reg64.

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VCVTSD2SI reg32, xmm2/mem64	C4	RXB.00001	0.1111.X.11	2D /r
VCVTSD2SI reg64, xmm2/mem64	C4	RXB.00001	1.1111.X.11	2D /r

Related Instructions

(V)CVTDQ2PD, (V)CVTPD2DQ, (V)CVTPI2PD, (V)CVTSI2SD, (V)CVTTPD2DQ, (V)CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M					M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	that a	re not a	ffected.		

Eveention		Mode	;	Coupe of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid appration IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.

Exception	Mode		;	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

CVTSD2SS Convert Scalar Double-Precision Floating-Point VCVTSD2SS to Scalar Single-Precision Floating-Point

Converts a scalar double-precision floating-point value to a scalar single-precision floating-point value and writes the converted value to the low-order 32 bits of the destination. When the result is an inexact value, it is rounded as specified by MXCSR.RC.

There are legacy and extended forms of the instruction:

CVTSD2SS

Converts a scalar double-precision floating-point value in the low-order 64 bits of the second source XMM register or a 64-bit memory location to a scalar single-precision floating-point value and writes the converted value to the low-order 32 bits of a destination XMM register. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTSD2SS

The extended form of the instruction has a 128-bit encoding only.

Converts a scalar double-precision floating-point value in the low-order 64 bits of a source XMM register or a 64-bit memory location to a scalar single-precision floating-point value and writes the converted value to the low-order 32 bits of the destination XMM register. Bits [127:32] of the destination are copied from the first source XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTSD2SS is an SSE2 instruction and VCVTSD2SS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
CVTSD2SS xmm1, xmm2/mem64	F2 0F 5A /r	value i	rts a scalar double-p n <i>xmm</i> 2 or <i>mem64</i> t g-point value in <i>xmm</i>	o a scalar single	g-point e-precision
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VCVTSD2SS xmm1, xmm2, xmm3/m	em64	C4	RXB.00001	X.src.X.11	5A /r

Related Instructions

(V)CVTPD2PS, (V)CVTPS2PD, (V)CVTSS2SD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Eveention		Mode	9	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana oposas, "ez			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTSI2SD Convert Signed Doubleword or Quadword Integer VCVTSI2SD to Scalar Double-Precision Floating-Point

Converts a signed integer value to a double-precision floating-point value and writes the converted value to a destination register. When the result of the conversion is an inexact value, the value is rounded as specified by MXCSR.RC.

There are legacy and extended forms of the instruction:

CVTSI2SD

The legacy form as two encodings:

- When REX.W = 0, converts a signed doubleword integer value from a 32-bit source general-purpose register or a 32-bit memory location to a double-precision floating-point value and writes the converted value to the low-order 64 bits of an XMM register. Bits [127:64] of the destination XMM register and bits [255:128] of the corresponding YMM register are not affected.
- When REX.W = 1, converts a a signed quadword integer value from a 64-bit source general-purpose register or a 64-bit memory location to a 64-bit double-precision floating-point value and writes the converted value to the low-order 64 bits of an XMM register. Bits [127:64] of the destination XMM register and bits [255:128] of the corresponding YMM register are not affected.

VCVTSI2SD

The extended form of the instruction has two 128-bit encodings:

- When VEX.W = 0, converts a signed doubleword integer value from a 32-bit source general-purpose register or a 32-bit memory location to a double-precision floating-point value and writes the converted value to the low-order 64 bits of the destination XMM register. Bits [127:64] of the first source XMM register are copied to the destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- When VEX.W = 1, converts a signed quadword integer value from a 64-bit source general-purpose register or a 64-bit memory location to a double-precision floating-point value and writes the converted value to the low-order 64 bits of the destination XMM register. Bits [127:64] of the first source XMM register are copied to the destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTSI2SD is an SSE2 instruction and VCVTSI2SD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CVTSI2SD xmm1, reg32/mem32		Converts a doubleword integer in <i>reg32</i> or <i>mem32</i> to a double-precision floating-point value in <i>xmm1</i> .
CVTSI2SD xmm1, reg64/mem64	F2 (W1) 0F 2A /r	Converts a quadword integer in <i>reg64</i> or <i>mem64</i> to a double-precision floating-point value in <i>xmm1</i> .

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTSI2SD xmm1, xmm2, reg32/mem32	C4	RXB.00001	0. <i>src</i> .X.11	2A /r				
VCVTSI2SD xmm1, xmm2, reg64/mem64	C4	RXB.00001	1. <i>src</i> .X.11	2A /r				

Related Instructions

(V)CVTDQ2PD, (V)CVTPD2DQ, (V)CVTPI2PD, (V)CVTSD2SI, (V)CVTTPD2DQ, (V)CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М					
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana opoodo, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.
V AVV and SSE exception				

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTSI2SS Convert Signed Doubleword or Quadword Integer VCVTSI2SS to Scalar Single-Precision Floating-Point

Converts a signed integer value to a single-precision floating-point value and writes the converted value to an XMM register. When the result of the conversion is an inexact value, the value is rounded as specified by MXCSR.RC.

There are legacy and extended forms of the instruction:

CVTSI2SS

The legacy form has two encodings:

- When REX.W = 0, converts a signed doubleword integer value from a 32-bit source general-purpose register or a 32-bit memory location to a single-precision floating-point value and writes the converted value to the low-order 32 bits of an XMM register. Bits [127:32] of the destination XMM register and bits [255:128] of the corresponding YMM register are not affected.
- When REX.W = 1, converts a a signed quadword integer value from a 64-bit source general-purpose register or a 64-bit memory location to a 64-bit double-precision floating-point value and writes the converted value to the low-order 64 bits of an XMM register. Bits [127:32] of the destination XMM register and bits [255:128] of the corresponding YMM register are not affected.

VCVTSI2SS

The extended form of the instruction has two 128-bit encodings:

- When VEX.W = 0, converts a signed doubleword integer value from a 32-bit source general-purpose register or a 32-bit memory location to a double-precision floating-point value and writes the converted value to the low-order 32 bits of the destination XMM register. Bits [127:32] of the first source XMM register are copied to the destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- When VEX.W = 1, converts a signed quadword integer value from a 64-bit source general-purpose register or a 64-bit memory location to a double-precision floating-point value and writes the converted value to the low-order 32 bits of the destination XMM register. Bits [127:32] of the first source XMM register are copied to the destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTSI2SS is an SSE1 instruction and VCVTSI2SS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CVTSI2SS xmm1, reg32/mem32	F3 (W0) 0F 2A /r	Converts a doubleword integer in reg32 or <i>mem32</i> to a single-precision floating-point value in <i>xmm1</i> .
CVTSI2SS xmm1, reg64/mem64	F3 (W1) 0F 2A /r	Converts a quadword integer in reg64 or <i>mem64</i> to a single-precision floating-point value in <i>xmm1</i> .

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTSI2SS xmm1, xmm2, reg32/mem32	C4	RXB.00001	0. <i>src</i> .X.10	2A /r				
VCVTSI2SS xmm1, xmm2, reg64/mem64	C4	RXB.00001	1. <i>src</i> .X.10	2A /r				

Related Instructions

(V)CVTDQ2PS, (V)CVTPS2DQ, (V)CVTSS2SI, (V)CVTTPS2DQ, (V)CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M					
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid operate, #22			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	s s x		Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

CVTSS2SD Convert Scalar Single-Precision Floating-Point VCVTSS2SD to Scalar Double-Precision Floating-Point

Converts a scalar single-precision floating-point value to a scalar double-precision floating-point value and writes the converted value to the low-order 64 bits of the destination.

There are legacy and extended forms of the instruction:

CVTSS2SD

Converts a scalar single-precision floating-point value in the low-order 32 bits of a source XMM register or a 32-bit memory location to a scalar double-precision floating-point value and writes the converted value to the low-order 64 bits of a destination XMM register. Bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are not affected.

VCVTSS2SD

The extended form of the instruction has a 128-bit encoding only.

Converts a scalar single-precision floating-point value in the low-order 32 bits of the second source XMM register or 32-bit memory location to a scalar double-precision floating-point value and writes the converted value to the low-order 64 bits of the destination XMM register. Bits [127:64] of the destination are copied from the first source XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTSD2SD is an SSE2 instruction and VCVTSD2SD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description							
CVTSS2SD xmm1, xmm2/mem32	F3 0F 5A /r	Converts a scalar single-precision floating-point value in <i>xmm</i> 2 or <i>mem</i> 32 to a scalar double-precision floating-point value in <i>xmm</i> 1.							
Mnemonic			Enco	ding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTSS2SD xmm1, xmm2, xmm3/m	em64	C4	RXB.00001	X. <i>src</i> .X.10	5A /r				

Related Instructions

(V)CVTPD2PS, (V)CVTPS2PD, (V)CVTSD2SS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Fyeonties		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana opocac, nob			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid aparation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

CVTSS2SI Convert Scalar Single-Precision Floating-Point VCVTSS2SI to Signed Doubleword or Quadword Integer

Converts a single-precision floating-point value to a signed integer value and writes the converted value to a general-purpose register.

When the result of the conversion is an inexact value, the value is rounded as specified by MXCSR.RC. When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31}-1)$ or quadword value $(-2^{63} \text{ to } +2^{63}-1)$, the indefinite integer value $(8000_0000\text{h for } 32\text{-bit integers}, 8000_0000_0000_0000\text{h for } 64\text{-bit integers})$ is returned when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTSS2SI

The legacy form has two encodings:

- When REX.W = 0, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 32-bit signed integer value and writes the converted value to a 32-bit general-purpose register.
- When REX.W = 1, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 64-bit signed integer value and writes the converted value to a 64-bit general-purpose register.

VCVTSS2SI

The extended form of the instruction has two 128-bit encodings:

- When VEX.W = 0, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 32-bit signed integer value and writes the converted value to a 32-bit general-purpose register.
- When VEX.W = 1, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 64-bit signed integer value and writes the converted value to a 64-bit general-purpose register.

CVTSS2SI is an SSE1 instruction and VCVTSS2SI is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CVTSS2SI reg32, xmm1/mem32	F3 (W0) 0F 2D /r	Converts a single-precision floating-point value in xmm1 or mem32 to a 32-bit integer value in reg32
CVTSS2SI reg64, xmm1//mem64	F3 (W1) 0F 2D /r	Converts a single-precision floating-point value in xmm1 or mem64 to a 64-bit integer value in reg64

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTSS2SI reg32, xmm1/mem32	C4	RXB.00001	0.1111.X.10	2D /r				
VCVTSS2SI reg64, xmm1/mem64	C4	RXB.00001	1.1111.X.10	2D /r				

Related Instructions

(V)CVTDQ2PS, (V)CVTPS2DQ, (V)CVTSI2SS, (V)CVTTPS2DQ, (V)CVTTSS2SI

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	ite flags	s that a	re not a	ffected.		

Eveention		Mode)	Cause of Evention						
Exception	Real	Virt	Prot	Cause of Exception						
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.						
	Α	Α		AVX instructions are only recognized in protected mode.						
	S	S	S	CR0.EM = 1.						
	S	S	S	CR4.OSFXSR = 0.						
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.						
			Α	VEX.vvvv ! = 1111b.						
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.						
	S	S	Х	Lock prefix (F0h) preceding opcode.						
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.						
Device not available, #NM	S	S	Х	CR0.TS = 1.						
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.						
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.						
General protection, #GF			Х	Null data segment used to reference memory.						
Page fault, #PF		S	Х	Instruction execution caused a page fault.						
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.						
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.						
	SIMD Floating-Point Exceptions									
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.						
ilivaliu operation, ic	S	S	Х	Undefined operation.						
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.						
V AVV and SSE avacation										

X — AVX and SSE exception

A — AVX exception

S — SSE exception

CVTTPD2DQ Convert Packed Double-Precision Floating-Point VCVTTPD2DQ to Packed Doubleword Integer, Truncated

Converts packed double-precision floating-point values to packed signed doubleword integer values and writes the converted values to the destination.

When the result is an inexact value, it is truncated (rounded toward zero). When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTTPD2DQ

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed signed doubleword integers and writes the converted values to the two low-order doublewords of the destination XMM register. Bits [127:64] of the destination are cleared. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VCVTTPD2DQ

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two signed doubleword values and writes the converted values to the lower two doubleword elements of the destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts four packed double-precision floating-point values in a YMM register or a 256-bit memory location to four signed doubleword integer values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

CVTTPD2DQ is an SSE2 instruction and VCVTTPD2DQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	ription				
CVTTPD2DQ xmm1, xmm2/mem128	66 0F E6 /r	Converts two packed double-precision floating-point values in <i>xmm2</i> or <i>mem128</i> to packed doubleword integers in <i>xmm1</i> . Truncates inexact result.						
Mnemonic			Enco	oding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VCVTTPD2DQ xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.01	E6 /r			
VCVTTPD2DQ xmm1, ymm2/mem256		C4	RXB.00001	X.1111.1.01	E6 /r			

Related Instructions

(V)CVTDQ2PD, (V)CVTPD2DQ, (V)CVTPI2PD, (V)CVTSD2SI, (V)CVTSI2SD, (V)CVTTSD2SI

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention						
Exception	Real	Virt	Prot	Cause of Exception						
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.						
	Α	Α		AVX instructions are only recognized in protected mode.						
	S	S	S	CR0.EM = 1.						
	S	S	S	CR4.OSFXSR = 0.						
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b						
			Α	VEX.vvvv! = 1111b.						
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.						
	S	S	Х	Lock prefix (F0h) preceding opcode.						
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.						
Device not available, #NM	S	S	Х	CR0.TS = 1.						
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.						
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.						
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.						
			Х	Null data segment used to reference memory.						
Page fault, #PF		S	Χ	Instruction execution caused a page fault.						
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.						
	SIMD Floating-Point Exceptions									
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.						
invalid operation, in	S	S	Х	Undefined operation.						
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.						

X — AVX and SSE exception

A — AVX exception

S — SSE exception

CVTTPS2DQ Convert Packed Single-Precision Floating-Point VCVTTPS2DQ to Packed Doubleword Integers, Truncated

Converts packed single-precision floating-point values to packed signed doubleword integer values and writes the converted values to the destination.

When the result of the conversion is an inexact value, the value is truncated (rounded toward zero). When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTTPS2DQ

Converts four packed single-precision floating-point values in an XMM register or a 128-bit memory location to four packed signed doubleword integer values and writes the converted values to an XMM register. The high-order 128-bits of the corresponding YMM register are not affected.

VCVTTPS2DQ

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts four packed single-precision floating-point values in an XMM register or a 128-bit memory location to four packed signed doubleword integer values and writes the converted values to an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Converts eight packed single-precision floating-point values in a YMM register or a 256-bit memory location to eight packed signed doubleword integer values and writes the converted values to a YMM register.

CVTTPS2DQ is an SSE2 instruction and VCVTTPS2DQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption					
CVTTPS2DQ xmm1, xmm2/mem128	F3 0F 5B /r	Converts four packed single-precision floating-point values in <i>xmm2</i> or <i>mem128</i> to four packed doubleword integers in <i>xmm1</i> . Truncates inexact result.							
Mnemonic			Enco	ding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VCVTTPS2DQ xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.10	5B /r				
VCVTTPS2DQ ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.10	5B /r				

Related Instructions

(V)CVTDO2PS, (V)CVTPS2DO, (V)CVTSI2SS, (V)CVTSS2SI, (V)CVTTSS2SI

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	that a	re not a	ffected.		

Eveention		Mode)	Cause of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b					
			Α	VEX.vvvv ! = 1111b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
SIMD Floating-Point Exceptions									
Invalid operation IE	S	S	Х	A source operand was an SNaN value.					
Invalid operation, IE	S	S	Х	Undefined operation.					
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception

CVTTSD2SI Convert Scalar Double-Precision Floating-Point VCVTTSD2SI to Signed Double- or Quadword Integer, Truncated

Converts a scalar double-precision floating-point value to a signed integer value and writes the converted value to a general-purpose register.

When the result of the conversion is an inexact value, the value is truncated (rounded toward zero). When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$ or quadword value $(-2^{63} \text{ to } +2^{63} -1)$, the instruction returns the indefinite integer value (8000_0000h for 32-bit integers, 8000_0000_0000_0000h for 64-bit integers) when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTTSD2SI

The legacy form of the instruction has two encodings:

- When REX.W = 0, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 32-bit signed integer and writes the converted value to a 32-bit general purpose register.
- When REX.W = 1, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 64-bit sign-extended integer and writes the converted value to a 64-bit general purpose register.

VCVTTSD2SI

The extended form of the instruction has two 128-bit encodings.

- When VEX.W = 0, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 32-bit signed integer and writes the converted value to a 32-bit general purpose register.
- When VEX.W = 1, converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 64-bit sign-extended integer and writes the converted value to a 64-bit general purpose register.

CVTTSD2SI is an SSE2 instruction and VCVTTSD2SI is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
CVTTSD2SI reg32, xmm1/mem64	F2 (W0) 0F 2C /r	Converts a packed double-precision floating-point value in <i>xmm1</i> or <i>mem64</i> to a doubleword integer in <i>reg32</i> . Truncates inexact result.
CVTTSD2SI reg64, xmm1/mem64	F2 (W1) 0F 2C /r	Converts a packed double-precision floating-point value in <i>xmm1</i> or <i>mem64</i> to a quadword integer in <i>reg64</i> .Truncates inexact result.

Mnemonic	Encoding									
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode						
VCVTTSD2SI reg32, xmm2/mem64	C4	RXB.00001	0.1111.X.11	2C /r						
VCVTTSD2SI reg64, xmm2/mem64	C4	RXB.00001	1.1111.X.11	2C /r						

Related Instructions

(V)CVTDQ2PD, (V)CVTPD2DQ, (V)CVTPI2PD, (V)CVTSD2SI, (V)CVTSI2SD, (V)CVTTPD2DQ

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	lote: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Evention		Mode)	Cours of Evention						
Exception	Real	Virt	Prot	Cause of Exception						
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.						
	Α	Α		AVX instructions are only recognized in protected mode.						
	S	S	S	CR0.EM = 1.						
	S	S	S	CR4.OSFXSR = 0.						
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.						
			Α	VEX.vvvv ! = 1111b.						
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.						
	S	S	Х	Lock prefix (F0h) preceding opcode.						
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.						
Device not available, #NM	S	S	Х	CR0.TS = 1.						
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.						
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.						
General protection, #GF			Х	Null data segment used to reference memory.						
Page fault, #PF		S	Х	Instruction execution caused a page fault.						
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.						
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.						
	SIMD Floating-Point Exceptions									
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.						
invalid operation, in	S	S	Х	Undefined operation.						
Precision, PE S S X A		Х	A result could not be represented exactly in the destination format.							
Y AVY and SSE excention	· n									

X — AVX and SSE exception

A — AVX exception S — SSE exception

CVTTSS2SI Convert Scalar Single-Precision Floating-Point VCVTTSS2SI to Signed Double or Quadword Integer, Truncated

Converts a single-precision floating-point value to a signed integer value and writes the converted value to a general-purpose register.

When the result of the conversion is an inexact value, the value is truncated (rounded toward zero). When the floating-point value is a NaN, infinity, or the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$ or quadword value $(-2^{63} \text{ to } +2^{63} -1)$, the indefinite integer value (8000_0000h for 32-bit integers, 8000_0000_0000h for 64-bit integers) is returned when the invalid-operation exception (IE) is masked.

There are legacy and extended forms of the instruction:

CVTTSS2SI

The legacy form of the instruction has two encodings:

- When REX.W = 0, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 32-bit signed integer value and writes the converted value to a 32-bit general-purpose register. Bits [255:128] of the YMM register that corresponds to the source are not affected.
- When REX.W = 1, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 64-bit signed integer value and writes the converted value to a 64-bit general-purpose register. Bits [255:128] of the YMM register that corresponds to the source are not affected.

VCVTTSS2SI

The extended form of the instruction has two 128-bit encodings:

- When VEX.W = 0, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 32-bit signed integer value and writes the converted value to a 32-bit general-purpose register. Bits [255:128] of the YMM register that corresponds to the source are cleared.
- When VEX.W = 1, converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 64-bit signed integer value and writes the converted value to a 64-bit general-purpose register. Bits [255:128] of the YMM register that corresponds to the source are cleared.

CVTTSS2SI is an SSE1 instruction and VCVTTSS2SI is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode **Description**

F3 (W0) 0F 2C /r Converts a single-precision floating-point value in xmm1 or mem32 to a 32-bit integer value in reg32. CVTTSS2SI reg32, xmm1/mem32

Truncates inexact result.

CVTTSS2SI reg64, xmm1/mem64 F3 (W1) 0F 2C /r Converts a single-precision floating-point value in

xmm1 or mem64 to a 64-bit integer value in reg64.

Truncates inexact result.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp **Opcode** VCVTTSS2SI reg32, xmm1/mem32 C4 RXB.00001 2C /r 0.1111.X.10 VCVTTSS2SI reg64, xmm1/mem64 C4 RXB.00001 1.1111.X.10 2C /r

Related Instructions

(V)CVTDQ2PS, (V)CVTPS2DQ, (V)CVTSI2SS, (V)CVTSS2SI, (V)CVTTPS2DQ

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	ote: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Exception		Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.

Exception	Mode			Cause of Exception				
Exception	Real Virt Prot		Prot	Oduse of Exception				
	D Floating-Point Exceptions							
Invalid operation, IE	S S X A			A source operand was an SNaN value.				
invalid operation, ic	S	S	Х	Undefined operation.				
Precision, PE S S X A r				A result could not be represented exactly in the destination format.				

X — AVX and SSE exception A — AVX exception S — SSE exception

DIVPD VDIVPD

Divide Packed Double-Precision Floating-Point

Divides each of the packed double-precision floating-point values of the first source operand by the corresponding packed double-precision floating-point values of the second source operand and writes the quotients to the destination.

There are legacy and extended forms of the instruction:

DIVPD

Divides two packed double-precision floating-point values in the first source XMM register by the corresponding packed double-precision floating-point values in either a second source XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VDIVPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Divides two packed double-precision floating-point values in the first source XMM register by the corresponding packed double-precision floating-point values in either a second source XMM register or a 128-bit memory location and writes the two results a destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Divides four packed double-precision floating-point values in the first source YMM register by the corresponding packed double-precision floating-point values in either a second source YMM register or a 256-bit memory location and writes the two results a destination YMM register.

DIVPD is an SSE2 instruction and VDIVPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description							
DIVPD xmm1, xmm2/mem128	66 0F 5E /r	Divides packed double-precision floating-point values in <i>xmm1</i> by the packed double-precision floating-point values in xmm2 or <i>mem128</i> . Writes quotients to <i>xmm1</i> .							
Mnemonic		Encoding							
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VDIVPD xmm1, xmm2, xmm3/mei	m128	C4	RXB.00001	X. <i>src</i> .0.01	5E /r				
VDIVPD ymm1, ymm2, ymm3/mei	m256	C4	RXB.00001	X. <i>src</i> .1.01	5E /r				

Related Instructions

(V)DIVPS, (V)DIVSD, (V)DIVSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М	М	М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
mvana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.					
invalid operation, iE	S	S	Х	Undefined operation.					
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.					
Division by zero, ZE		S	Х	Division of finite dividend by zero-value divisor.					
Overflow, OE S		S	Х	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE S S		S	Х	Rounded result too small to fit into the format of the destination operand.					
Precision, PE		S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception

DIVPS VDIVPS

Divide Packed Single-Precision Floating-Point

Divides each of the packed single-precision floating-point values of the first source operand by the corresponding packed single-precision floating-point values of the second source operand and writes the quotients to the destination.

There are legacy and extended forms of the instruction:

DIVPS

Divides four packed single-precision floating-point values in the first source XMM register by the corresponding packed single-precision floating-point values in either a second source XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VDIVPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Divides four packed single-precision floating-point values in the first source XMM register by the corresponding packed single-precision floating-point values in either a second source XMM register or a 128-bit memory location and writes two results to a third destination XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Divides eight packed single-precision floating-point values in the first source YMM register by the corresponding packed single-precision floating-point values in either a second source YMM register or a 256-bit memory location and writes the two results a destination YMM register.

DIVPS is an SSE1 instruction and VDIVPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

(V)DIVPD, (V)DIVSD, (V)DIVSS

Mnemonic	Opcode	Description								
DIVPS xmm1, xmm2/mem128	0F 5E /r	Divides packed single-precision floating-point values in <i>xmm1</i> by the corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes quotients to <i>xmm1</i>								
Mnemonic		Encoding								
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
VDIVPS xmm1, xmm2, xmm3/mem	128	C4	RXB.00001	X. <i>src</i> .0.00	5E /r					
VDIVPS ymm1, ymm2, ymm3/mem	256	C4	RXB.00001	X.src.1.00	5E /r					
Related Instructions										

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М	М	М	М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	ote: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
mvana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.					
invalid operation, iE	S	S	Х	Undefined operation.					
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.					
Division by zero, ZE		S	Х	Division of finite dividend by zero-value divisor.					
Overflow, OE S		S	Х	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE S S		S	Х	Rounded result too small to fit into the format of the destination operand.					
Precision, PE		S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception

DIVSD VDIVSD

Divide Scalar Double-Precision Floating-Point

Divides the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand and writes the quotient to the low-order quadword of the destination.

There are legacy and extended forms of the instruction:

DIVSD

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The first source register is also the destination register. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VDIVSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. Bits [127:64] of the first source operand are copied to bits [127:64] of the destination. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

DIVSD is an SSE2 instruction and VDIVSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
DIVSD xmm1, xmm2/mem64	F2 0F 5E /r	Divides the double-precision floating-point value in the low- order 64 bits of <i>xmm1</i> by the corresponding value in <i>xmm2</i> or <i>mem64</i> . Writes quotient to <i>xmm1</i> .

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VDIVSD xmm1, xmm2, xmm3/mem64 C4 RXB.00001 X.src.X.11 5E /r

Related Instructions

(V)DIVPD, (V)DIVPS, (V)DIVSS

MXCSR Flags Affected

	<u> </u>	<u> </u>														
MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М	М	M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention		Mode)	Coupe of Everytian					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
mvalia opeoac, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Χ	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM		S	Χ	CR0.TS = 1.					
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid aparation IF	S	S	Χ	A source operand was an SNaN value.					
Invalid operation, IE	S	S	Χ	Undefined operation.					
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.					
Division by zero, ZE		S	Χ	Division of finite dividend by zero-value divisor.					
Overflow, OE S		S	Χ	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE S S		S	Х	Rounded result too small to fit into the format of the destination operand.					
Precision, PE		S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception A — AVX exception S — SSE exception

DIVSS VDIVSS

Divide Scalar Single-Precision Floating-Point

Divides the single-precision floating-point value in the low-order doubleword of the first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand and writes the quotient to the low-order doubleword of the destination.

There are legacy and extended forms of the instruction:

DIVSS

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The first source register is also the destination register. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VDIVSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The destination is a third XMM register. Bits [127:32] of the first source operand are copied to bits [127:32] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

DIVSS is an SSE1 instruction and VDIVSS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
DIVSS xmm1, xmm2/mem32	F3 0F 5E /r	Divides a single-precision floating-point value in the low- order doubleword of <i>xmm1</i> by a corresponding value in <i>xmm2</i> or <i>mem32</i> . Writes the quotient to <i>xmm1</i> .

Mnemonic Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VDIVSS xmm1, xmm2, xmm3/mem32
 C4
 RXB.00001
 X.src.X.10
 5E /r

Related Instructions

(V)DIVPD, (V)DIVPS, (V)DIVSD

MXCSR Flags Affected

_																
MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М	М	М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention	Mode			Course of Evention			
Exception	Real	Virt	Prot	Cause of Exception			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
AA			AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Χ	Lock prefix (F0h) preceding opcode.			
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.			
Congrel protection #CD	S S		Χ	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.			
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.			
			SIMI	D Floating-Point Exceptions			
Involid approximation IF	S	S	Х	A source operand was an SNaN value.			
Invalid operation, IE	S	S	Х	Undefined operation.			
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.			
Division by zero, ZE	S	S	Х	Division of finite dividend by zero-value divisor.			
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.			
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.			
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.			

X — AVX and SSE exception A — AVX exception S — SSE exception

DPPD VDPPD

Dot Product Packed Double-Precision Floating-Point

Computes the dot-product of the input operands. An immediate operand specifies both the input values and the destination locations to which the products are written.

Selectively multiplies packed double-precision values in a source operand by the corresponding values in another source operand, writes the results to a temporary location, adds the results, writes the sum to a second temporary location and selectively writes the sum to a destination.

Mask bits [5:4] of an 8-bit immediate operand perform multiplicative selection. Bit 5 selects bits [127:64] of the source operands; bit 4 selects bits [63:0] of the source operands. When a mask bit = 1, the corresponding packed double-precision floating point values are multiplied and the product is written to the corresponding position of a 128-bit temporary location. When a mask bit = 0, the corresponding position of the temporary location is cleared.

After the two 64-bit values in the first temporary location are added and written to the 64-bit second temporary location, mask bits [1:0] of the same 8-bit immediate operand perform write selection. Bit 1 selects bits [127:64] of the destination; bit 0 selects bits [63:0] of the destination. When a mask bit = 1, the 64-bit value of the second temporary location is written to the corresponding position of the destination. When a mask bit = 0, the corresponding position of the destination is cleared.

When the operation produces a NaN, its value is determined as follows.

Source	e Operands (in either order)	NaN Result ¹
QNaN	Any non-NaN floating-point value (or single-operand instruction)	Value of QNaN
SNaN	Any non-NaN floating-point value (or single-operand instruction)	Value of SNaN, converted to a QNaN ²
QNaN	QNaN	First operand
QNaN	SNaN	First operand (converted to QNaN if SNaN
SNaN	SNaN	First operand converted to a QNaN ²

Note: 1. A NaN result produced when the floating-point invalid-operation exception is masked. 2. The conversion is done by changing the most-significant fraction bit to 1.

For each addition occurring in either the second or third step, for the purpose of NaN propagation, the addend of lower bit index is considered to be the first of the two operands. For example, when both multiplications produce NaNs, the one that corresponds to bits [64:0] is written to all indicated fields of the destination, regardless of how those NaNs were generated from the sources. When the high-order multiplication produces NaNs and the low-order multiplication produces infinities of opposite signs, the real indefinite QNaN (produced as the sum of the infinities) is written to the destination.

NaNs in source operands or in computational results result in at least one NaN in the destination. For the 256-bit version, NaNs are propagated within the two independent dot product operations only to their respective 128-bit results.

There are legacy and extended forms of the instruction:

DPPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VDPPD

The extended form of the instruction has a single 128-bit encoding.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

DPPD is an SSE4.1 instruction and VDPPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
DPPD xmm1, xmm2/mem128, imm8	66 0F 3A 41 /r ib	Selectively multiplies packed double-precision floating-point values in <i>xmm2</i> or <i>mem128</i> by corresponding values in <i>xmm1</i> , adds interim products, selectively writes results to <i>xmm1</i> .

Mnemonic Encoding

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VDPPD xmm1, xmm2, xmm3/mem128, imm8	C4	RXB.00011	X. <i>src</i> .0.01	41 /r ib

Related Instructions

(V)DPPS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	M	M		M	M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected. Exceptions are determined separately for each add-multiply operation. Unmasked exceptions do not affect the destination

Eveention	Mode			Course of Eventulian			
Exception	Real	Virt	Prot	Cause of Exception			
X X X		Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Χ	Lock prefix (F0h) preceding opcode.			
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.			
	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.			
			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.			
			SIMI	D Floating-Point Exceptions			
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.			
IIIvaliu operation, iE	S S X Un		Х	Undefined operation.			
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.			
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.			
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.			
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.			

X — AVX and SSE exception
A — AVX exception
S — SSE exception

DPPS VDPPS

Dot Product Packed Single-Precision Floating-Point

Computes the dot-product of the input operands. An immediate operand specifies both the input values and the destination locations to which the products are written.

Selectively multiplies packed single-precision values in a source operand by corresponding values in another source operand, writes results to a temporary location, adds pairs of results, writes the sums to additional temporary locations, and selectively writes a cumulative sum to a destination.

Mask bits [7:4] of an 8-bit immediate operand perform multiplicative selection. Each bit selects a 32-bit segment of the source operands; bit 7 selects bits [127:96], bit 6 selects bits [95:64], bit 5 selects bits [63:32], and bit 4 selects bits [31:0]. When a mask bit = 1, the corresponding packed single-precision floating point values are multiplied and the product is written to the corresponding position of a 128-bit temporary location. When a mask bit = 0, the corresponding position of the temporary location is cleared.

After multiplication, three pairs of 32-bit values are added and written to temporary locations. Bits [63:32] and [31:0] of temporary location 1 are added and written to 32-bit temporary location 2; bits [127:96] and [95:64] of temporary location 1 are added and written to 32-bit temporary location 3; then the contents of temporary locations 2 and 3 are added and written to 32-bit temporary location 4.

After addition, mask bits [3:0] of the same 8-bit immediate operand perform write selection. Each bit selects a 32-bit segment of the source operands; bit 3 selects bits [127:96], bit 2 selects bits [95:64], bit 1 selects bits [63:32], and bit 0 selects bits [31:0] of the destination. When a mask bit = 1, the 64-bit value of the fourth temporary location is written to the corresponding position of the destination. When a mask bit = 0, the corresponding position of the destination is cleared.

For the 256-bit extended encoding, this process is performed on the upper and lower 128 bits of the affected YMM registers.

When the operation produces a NaN, its value is determined as follows.

Source	Source Operands (in either order)						
QNaN	Any non-NaN floating-point value (or single-operand instruction)	Value of QNaN					
SNaN	Any non-NaN floating-point value (or single-operand instruction)	Value of SNaN, converted to a QNaN ²					
QNaN	QNaN	First operand					
QNaN	SNaN	First operand (converted to QNaN if SNaN					
SNaN	SNaN	First operand converted to a QNaN ²					
Note: 1. A NaN result µ 2. The conversio	noduced when the floating-point invalid-operation e n is done by changing the most-significant fraction i	xception is masked.					

For each addition occurring in either the second or third step, for the purpose of NaN propagation, the addend of lower bit index is considered to be the first of the two operands. For example, when all four multiplications produce NaNs, the one that corresponds to bits [31:0] is written to all indicated fields

of the destination, regardless of how those NaNs were generated from the sources. When the two highest-order multiplication produce NaNs and the two lowest-low-order multiplications produce infinities of opposite signs, the real indefinite QNaN (produced as the sum of the infinities) is written to the destination.

NaNs in source operands or in computational results result in at least one NaN in the destination. For the 256-bit version, NaNs are propagated within the two independent dot product operations only to their respective 128-bit results.

There are legacy and extended forms of the instruction:

DPPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VDPPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

DPPS is an SSE4.1 instruction and VDPPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	escription	
DPPS xmm1, xmm2/mem128, imm8	66 0F 3A 40 /r ib	Selectively multiplie floating-point values corresponding value products, selectively	s in <i>xmm</i> 2 or <i>me</i> es in <i>xmm</i> 1, add	m128 by s interim
Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VDPPS xmm1, xmm2, xmm3/mem128, ii	mm8 C4	RXB.00011	X. <i>src</i> .0.01	40 /r ib
VDPPS ymm1, ymm2, ymm3/mem256, ii	mm8 C4	RXB.00011	X. <i>src</i> .1.01	40 /r ib

Related Instructions

(V)DPPD

MXCSR Flags Affected

MM	FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected. Exceptions are determined separately for each add-multiply operation. Unmasked exceptions do not affect the destination Note:

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	s s >		Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE S		S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
		Х	Rounded result too large to fit into the format of the destination operand.	
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

EXTRACTPS Extract VEXTRACTPS Packed Single-Precision Floating-Point

Copies one of four packed single-precision floating-point values from a source XMM register to a general purpose register or a 32-bit memory location.

Bits [1:0] of an immediate byte operand specify the location of the 32-bit value that is copied. 00b corresponds to the low word of the source register and 11b corresponds to the high word of the source register. Bits [7:2] of the immediate operand are ignored.

There are legacy and extended forms of the instruction:

EXTRACTPS

The source operand is an XMM register. The destination can be a general purpose register or a 32-bit memory location. A 32-bit single-precision value extracted to a general purpose register is zero-extended to 64-bits.

VEXTRACTPS

The extended form of the instruction has a single 128-bit encoding.

The source operand is an XMM register. The destination can be a general purpose register or a 32-bit memory location.

EXTRACTPS is an SSE4.1 instruction and VEXTRACTPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description	
EXTRACTPS reg32/mem32, xmm1 imm8	66 0F 3A 17 /r ib	Extract the single element of <i>xmm</i> reg32/mem32.		
Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VEXTRACTPS reg32/mem32, xmm1, imm8	3 C4	RXB.00011	X.1111.0.01	17 /r ib

Related Instructions

(V)INSERTPS

Evantion		Mode	;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

EXTRQ

Extract Field From Register

Extracts specified bits from the lower 64 bits of the first operand (the destination XMM register). The extracted bits are saved in the least-significant bit positions of the lower quadword of the destination; the remaining bits in the lower quadword of the destination register are cleared to 0. The upper quadword of the destination register is undefined.


The portion of the source data being extracted is defined by the bit index and the field length. The bit index defines the least-significant bit of the source operand being extracted. Bits [bit index + length field - 1]:[bit index] are extracted. If the sum of the bit index + length field is greater than 64, the results are undefined.


For example, if the bit index is 32 (20h) and the field length is 16 (10h), then the result in the destination register will be source [47:32] in bits 15:0, with zeros in bits 63:16.

A value of zero in the field length is defined as a length of 64. If the *length field* is 0 and the *bit index* is 0, bits 63:0 of the source are extracted. For any other value of the *bit index*, the results are undefined.

The *bit index* and *field length* can be specified as immediate values (second and first immediate operands, respectively, in the case of the three argument version of the instruction), or they can both be specified by fields in an XMM source operand. In the latter case, bits [5:0] of the XMM register specify the number of bits to extract (the *field length*) and bits [13:8] of the XMM register specify the index of the first bit in the field to extract. The *bit index* and *field length* are each six bits in length; other bits of the field are ignored.

The diagram below illustrates the operation of this instruction.





EXTRQ is an SSE4A instruction. Support for SSE4A instructions is indicated by CPUID Fn8000_0001_ECX[SSE4A] = 1. Software *must* check the CPUID bit once per program or library initialization before using the EXTRQ instruction, or inconsistent behavior may result.

See the CPUID Specification, order# 25481 for more information on feature bits.

Instruction Encoding

Mnemonic	Opcode	Description
EXTRQ xmm1, imm8, imm8	66 0F 78 /0 ib ib	Extract field from <i>xmm1</i> , with the least significant bit of the extracted data starting at the bit index specified by [5:0] of the second immediate byte, with the length specified by [5:0] of the first immediate byte.
EXTRQ xmm1, xmm2	66 0F 79 /r	Extract field from <i>xmm1</i> , with the least significant bit of the extracted data starting at the bit index specified by xmm2[13:8], with the length specified by xmm2[5:0].

Related Instructions

INSERTQ, PINSRW, PEXTRW

rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х	Х	SSE4A instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[SSE4A] = 0.
Invalid opcode, #UD	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

HADDPD VHADDPD

Horizontal Add Packed Double-Precision Floating-Point

Adds adjacent pairs of double-precision floating-point values in two source operands and writes the sums to a destination.

There are legacy and extended forms of the instruction:

HADDPD

Adds the packed double-precision values in bits [127:64] and bits [63:0] of the first source XMM register and writes the sum to bits [63:0] of the destination; adds the corresponding doublewords of the second source XMM register or a 128-bit memory location and writes the sum to bits [127:64] of the destination. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VHADDPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Adds the packed double-precision values in bits [127:64] and bits [63:0] of the first source XMM register and writes the sum to bits [63:0] of the destination XMM register; adds the corresponding doublewords of the second source XMM register or a 128-bit memory location and writes the sum to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Adds the packed double-precision values in bits [127:64] and bits [63:0] of the of the first source YMM register and writes the sum to bits [63:0] of the destination YMM register; adds the corresponding doublewords of the second source YMM register or a 256-bit memory location and writes the sum to bits [127:64] of the destination. Performs the same process for the upper 128 bits of the sources and destination.

HADDPD is an SSE3 instruction and VHADDPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
HADDPD xmm1, xmm2/mem128	66 0F 7C /r		jacent pairs of double m2 or mem128. Write		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VHADDPD xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X.src.0.01	7C /r

C4

RXB.00001

X.src.1.01

Related Instructions

(V)HADDPS, (V)HSUBPD, (V)HSUBPS

VHADDPD ymm1, ymm2, ymm3/mem256

7C /r

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana spesses, "EE			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, ic	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

HADDPS VHADDPS

Horizontal Add Packed Single-Precision

Adds adjacent pairs of single-precision floating-point values in two source operands and writes the sums to a destination.

There are legacy and extended forms of the instruction:

HADDPS

Adds the packed single-precision values in bits [63:32] and bits [31:0] of the first source XMM register and writes the sum to bits [31:0] of the destination; adds the packed single-precision values in bits [127:96] and bits [95:64] of the first source register and writes the sum to bits [63:32] of the destination. Adds the corresponding values in the second source XMM register or a 128-bit memory location and writes the sum to bits [95:64] and [127:96] of the destination. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VHADDPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Adds the packed single-precision values in bits [63:32] and bits [31:0] of the first source XMM register and writes the sum to bits [31:0] of the destination XMM register; adds the packed single-precision values in bits [127:96] and bits [95:64] of the first source register and writes the sum to bits [63:32] of the destination. Adds the corresponding values in the second source XMM register or a 128-bit memory location and writes the sum to bits [95:64] and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Adds the packed single-precision values in bits [63:32] and bits [31:0] of the first source YMM register and writes the sum to bits [31:0] of the destination YMM register; adds the packed single-precision values in bits [127:96] and bits [95:64] of the first source register and writes the sum to bits [63:32] of the destination. Adds the corresponding values in the second source YMM register or a 256-bit memory location and writes the sums to bits [95:64] and [127:96] of the destination. Performs the same process for the upper 128 bits of the sources and destination.

HADDPS is an SSE3 instruction and VHADDPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descri	otion	
HADDPS xmm1, xmm2/mem128	F2 0F 7C /r		acent pairs of singlenal parts of mem 128. Write		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VHADDPS xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X. <i>src</i> .0.11	7C /r
VHADDPS ymm1, ymm2, ymm3/me	m256	C4	RXB.00001	X. <i>src</i> .1.11	7C /r

Related Instructions

(V)HADDPD, (V)HSUBPD, (V)HSUBPS

MXCSR Flags Affected

MM	FZ	RC F		PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	that a	re not a	ffected.		

Fuscution		Mode	•	Course of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Χ	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

HSUBPD VHSUBPD

Horizontal Subtract Packed Double-Precision

Subtracts adjacent pairs of double-precision floating-point values in two source operands and writes the sums to a destination.

There are legacy and extended forms of the instruction:

HSUBPD

The first source register is also the destination.

Subtracts the packed double-precision value in bits [127:64] from the value in bits [63:0] of the first source XMM register and writes the difference to bits [63:0] of the destination; subtracts the corresponding values of the second source XMM register or a 128-bit memory location and writes the difference to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VHSUBPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Subtracts the packed double-precision values in bits [127:64] from the value in bits [63:0] of the first source XMM register and writes the difference to bits [63:0] of the destination XMM register; subtracts the corresponding values of the second source XMM register or a 128-bit memory location and writes the difference to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Subtracts the packed double-precision values in bits [127:64] from the value in bits [63:0] of the of the first source YMM register and writes the difference to bits [63:0] of the destination YMM register; subtracts the corresponding values of the second source YMM register or a 256-bit memory location and writes the difference to bits [127:64] of the destination. Performs the same process for the upper 128 bits of the sources and destination.

HSUBPD is an SSE3 instruction and VHSUBPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Description						
HSUBPD xmm1, xmm2/mem128	66 0F 7D /r	Subtracts adjacent pairs of double-precision floating-point values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the differences to <i>xmm1</i> .					
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VHSUBPD xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X.src.0.01	7D /r		
VHSUBPD ymm1, ymm2, ymm3/me	m256	C4	RXB.00001	X.src.1.01	7D /r		

Related Instructions

(V)HSUBPS, (V)HADDPD, (V)HADDPS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evecution		Mode)	Cours of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana oposas, #62			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Involid aparation IE	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

157

HSUBPS VHSUBPS

Horizontal Subtract Packed Single

Subtracts adjacent pairs of single-precision floating-point values in two source operands and writes the differences to a destination.

There are legacy and extended forms of the instruction:

HSUBPS

Subtracts the packed single-precision values in bits [63:32] from the values in bits [31:0] of the first source XMM register and writes the difference to bits [31:0] of the destination; subtracts the packed single-precision values in bits [127:96] from the value in bits [95:64] of the first source register and writes the difference to bits [63:32] of the destination. Subtracts the corresponding values of the second source XMM register or a 128-bit memory location and writes the differences to bits [95:64] and [127:96] of the destination. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VHSUBPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Subtracts the packed single-precision values in bits [63:32] from the value in bits [31:0] of the first source XMM register and writes the difference to bits [31:0] of the destination XMM register; subtracts the packed single-precision values in bits [127:96] from the value bits [95:64] of the first source register and writes the sum to bits [63:32] of the destination. Subtracts the corresponding values of the second source XMM register or a 128-bit memory location and writes the differences to bits [95:64] and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Subtracts the packed single-precision values in bits [63:32] from the value in bits [31:0] of the first source YMM register and writes the difference to bits [31:0] of the destination YMM register; subtracts the packed single-precision values in bits [127:96] from the value in bits [95:64] of the first source register and writes the difference to bits [63:32] of the destination. Subtracts the corresponding values of the second source YMM register or a 256-bit memory location and writes the differences to bits [95:64] and [127:96] of the destination. Performs the same process for the upper 128 bits of the sources and destination.

HSUBPS is an SSE3 instruction and VHSUBPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic HSUBPS xmm1, xmm2/mem128	Description Subtracts adjacent pairs of values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes differences to <i>xmm1</i> .					
Mnemonic		VEX	Enco		Opcode	
VHSUBPS xmm1, xmm2, xmm3/mer VHSUBPS ymm1, ymm2, ymm3/mer		C4 C4	RXB.00001 RXB.00001	X. <u>src</u> .0.11 X. <u>src</u> .1.11	7D /r 7D /r	

Related Instructions

(V)HSUBPD, (V)HADDPD, (V)HADDPS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.														

Mode			Cours of Evention
Real	Virt	Prot	Cause of Exception
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Α	Α		AVX instructions are only recognized in protected mode.
S	S	S	CR0.EM = 1.
S	S	S	CR4.OSFXSR = 0.
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
		Α	XfeatureEnabledMask[2:1]! = 11b.
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
S	S	Х	Lock prefix (F0h) preceding opcode.
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
S	S	Χ	CR0.TS = 1.
S	S	Х	Memory address exceeding stack segment limit or non-canonical.
S	S	Х	Memory address exceeding data segment limit or non-canonical.
S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
		Х	Null data segment used to reference memory.
	S	Х	Instruction execution caused a page fault.
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
		SIMI	D Floating-Point Exceptions
S	S	Х	A source operand was an SNaN value.
S	S	Х	Undefined operation.
S	S	Х	A source operand was a denormal value.
S	S	Х	Rounded result too large to fit into the format of the destination operand.
S	S	Х	Rounded result too small to fit into the format of the destination operand.
S	S	Х	A result could not be represented exactly in the destination format.
	S S S S S S S S S S	Real Virt X X A A S S	Real Virt Prot X X X A A S S S S S S S S S X S S

X — AVX and SSE exception A — AVX exception

S — SSE exception

INSERTPS VINSERTPS

Insert Packed Single-Precision Floating-Point

Copies a selected single-precision floating-point value from a source operand to a selected location in a destination register and optionally clears selected elements of the destination. The legacy and extended forms of the instruction treat the remaining elements of the destination in different ways. Selections are specified by three fields of an immediate 8-bit operand:

7	6	5	4	3	2	1	0
COU	NT S	COUNT D			ZMA	ASK	

COUNT_S — The binary value of the field specifies a 32-bit element of a source register, counting upward from the low-order doubleword. COUNT_S is used only for register source; when the source is a memory operand, $COUNT_S = 0$.

COUNT_D — The binary value of the field specifies a 32-bit destination element, counting upward from the low-order doubleword.

ZMASK — Set a bit to clear a 32-bit element of the destination.

There are legacy and extended forms of the instruction:

INSERTPS

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

When the source operand is a register, the instruction copies the 32-bit element of the source specified by Count_S to the location in the destination specified by Count_D, and clears destination elements as specified by ZMask. Elements of the destination that are not cleared are not affected.

When the source operand is a memory location, the instruction copies a 32-bit value from memory, to the location in the destination specified by Count_D, and clears destination elements as specified by ZMask. Elements of the destination that are not cleared are not affected.

VINSERTPS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either another XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

When the second source operand is a register, the instruction copies the 32-bit element of the source specified by Count_S to the location in the destination specified by Count_D. The other elements of the destination are either copied from the first source operand or cleared as specified by ZMask.

When the second source operand is a memory location, the instruction copies a 32-bit value from the source to the location in the destination specified by Count_D. The other elements of the destination are either copied from the first source operand or cleared as specified by ZMask.

INSERTPS is an SSE4.1 instruction and VINSERTPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

INSERTPS xmm1, xmm2/mem32, imm8 66 0F 3A 21 /r ib

Insert a selected single-precision floating-point value from *xmm2* or from *mem32* at a selected location in *xmm1* and clear selected elements of *xmm1*. Selections specified by imm8.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VINSERTPS xmm1, xmm2, xmm3/mem128, imm8 C4 RXB.00011 X.src.0.01 21 /r ib

Related Instructions

(V)EXTRACTPS

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
Invalid opcode, #UD	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

INSERTQ Insert Field

Inserts bits from the lower 64 bits of the source operand into the lower 64 bits of the destination operand. No other bits in the lower 64 bits of the destination are modified. The upper 64 bits of the destination are undefined.

The least-significant l bits of the source operand are inserted into the destination, with the least-significant bit of the source operand inserted at bit position n, where l and n are defined as the *field length* and *bit index*, respectively.


Bits ($field\ length-1$):0 of the source operand are inserted into bits ($bit\ index+field\ length-1$):($bit\ index$) of the destination. If the sum of the $bit\ index+length\ field$ is greater than 64, the results are undefined.

For example, if the *bit index* is 32 (20h) and the field length is 16 (10h), then the result in the destination register will be *source operand*[15:0] in bits 47:32. Bits 63:48 and bits 31:0 are not modified.

A value of zero in the *field length* is defined as a length of 64. If the *length field* is 0 and the *bit index* is 0, bits 63:0 of the source operand are inserted. For any other value of the *bit index*, the results are undefined.

The bits to insert are located in the XMM2 source operand. The *bit index* and *field length* can be specified as immediate values or can be specified in the XMM source operand. In the immediate form, the *bit index* and the *field length* are specified by the fourth (second immediate byte) and third operands (first immediate byte), respectively. In the register form, the *bit index* and *field length* are specified in bits [77:72] and bits [69:64] of the source XMM register, respectively. The *bit index* and *field length* are each six bits in length; other bits in the field are ignored.

The diagram below illustrates the operation of this instruction.





INSERTQ is an SSE4A instruction. Support for SSE4A instructions is indicated CPUID $Fn8000_0001_ECX[SSE4A] = 1$. Software *must* check the CPUID bit once per program or library initialization before using the INSERTQ instruction, or inconsistent behavior may result.

See the CPUID Specification, order# 25481 for more information about processor feature bits.

Instruction Encoding

Mnemonic	Opcode	Description
INSERTQ xmm1, xmm2, imm8, imm8	F2 0F 78 /r ib ib	Insert field starting at bit 0 of xmm2 with the length specified by [5:0] of the first immediate byte. This field is inserted into xmm1 starting at the bit position specified by [5:0] of the second immediate byte.
INSERTQ xmm1, xmm2	F2 0F 79 /r	Insert field starting at bit 0 of xmm2 with the length specified by xmm2[69:64]. This field is inserted into xmm1 starting at the bit position specified by xmm2[77:72].

Related Instructions

EXTRQ, PINSRW, PEXTRW

rFLAGS Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х	Х	SSE4A instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[SSE4A] = 0.
Invalid opcode, #UD	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

LDDQU VLDDQU

Load Unaligned Double Quadword

Loads unaligned double quadwords from a memory location to a destination register.

Like the (V)MOVUPD instructions, (V)LDDQU loads a 128-bit or 256-bit operand from an unaligned memory location. However, to improve performance when the memory operand is actually misaligned, (V)LDDQU may read an aligned 16 or 32 bytes to get the first part of the operand, and an aligned 16 or 32 bytes to get the second part of the operand. This behavior is implementation-specific, and (V)LDDQU may only read the exact 16 or 32 bytes needed for the memory operand. If the memory operand is in a memory range where reading extra bytes can cause performance or functional issues, use (V)MOVUPD instead of (V)LDDQU.

Memory operands that are not aligned on 16-byte or 32-byte boundaries do not cause general-protection exceptions.

There are legacy and extended forms of the instruction:

LDDQU

The source operand is an unaligned 128-bit memory location. The destination operand is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination register are not affected.

VLDDQU

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The source operand is an unaligned 128-bit memory location. The destination operand is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination register are cleared.

YMM Encoding

The source operand is an unaligned 256-bit memory location. The destination operand is a YMM register.

LDDQU is an SSE3 instruction and VLDDQU is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode	Description						
LDDQU xmm1, mem128	F2 0F F0 /r	Loads a 128-bit value from an unaligned <i>mem128 xmm1</i> .						
Mnemonic		Encoding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VLDDQU xmm1, mem128		C4	RXB.00001	X.1111.0.11	F0 /r			
VLDDQU ymm1, mem256		C4	RXB.00001	X.1111.1.11	F0 /r			
Related Instructions								
(V)MOVDQU								

Eveention		Mode	•	Cause of Exception						
Exception	Real	Virt	Prot	Cause of Exception						
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.						
	Α	Α		AVX instructions are only recognized in protected mode.						
	S	S	S	CR0.EM = 1.						
	S	S	S	CR4.OSFXSR = 0.						
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
			Α	XfeatureEnabledMask[2:1]! = 11b.						
			Α	VEX.vvvv ! = 1111b.						
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.						
	S	S	Х	Lock prefix (F0h) preceding opcode.						
Device not available, #NM	S	S	Х	CR0.TS = 1.						
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.						
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.						
General protection, #GP			Х	Null data segment used to reference memory.						
Page fault, #PF		S	Х	Instruction execution caused a page fault.						

X — AVX and SSE exception A — AVX exception S — SSE exception

LDMXCSR VLDMXCSR

Load MXCSR Control/Status Register

Loads the MXCSR register with a 32-bit value from memory.

For both legacy LDMXCSR and extended VLDMXCSR forms of the instruction, the source operand is a 32-bit memory location and the destination operand is the MXCSR.

If an MXCSR load clears a SIMD floating-point exception mask bit and sets the corresponding exception flag bit, a SIMD floating-point exception is not generated immediately. An exception is generated only when the next instruction that operates on an XMM or YMM register operand and causes that particular SIMD floating-point exception to be reported executes.

A general protection exception occurs if the instruction attempts to load non-zero values into reserved MXCSR bits. Software can use MXCSR_MASK to determine which bits are reserved. For details, see "128-Bit, 64-Bit, and x87 Programming" in Volume 2.

The MXCSR register is described in "Registers" in Volume 1.

LDMXCSR is an SSE1 instruction and VLDMXCSR is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
LDMXCSR mem32	0F AE /2	Loads M	IXCSR register with 3	32-bit value from	memory.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VLDMXCSR mem32		C4	RXB.00001	X.1111.0.00	AE /2

Related Instructions

(V)STMXCSR

MXCSR Flags Affected

		- J -														
MM	FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
М	М	М	М	М	М	М	М	М	М	М	М	М	М	М	М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Exception		Mode	;	Cause of Exception						
Exception	Real	Virt	Prot	Oduse of Exception						
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.						
	Α	Α		AVX instructions are only recognized in protected mode.						
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
	S	S	S	CR0.EM = 1.						
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.						
Invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.						
			Α	VEX.vvvv! = 1111b.						
			Α	VEX.L = 1.						
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.						
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.						
Device not available, #NM	S	S	Х	CR0.TS = 1.						
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.						
	S	S	Х	Memory address exceeding data segment limit or non-canonical.						
General protection, #GP	S	S	S	Null data segment used to reference memory.						
	S	S	Х	Attempt to load non-zero values into reserved MXCSR bits						
Page fault, #PF			Х	Instruction execution caused a page fault.						
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.						

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MASKMOVDQU VMASKMOVDQU

Masked Move Double Quadword Unaligned

Moves bytes from the first source operand to a memory location specified by the DS:rDI register. Bytes are selected by mask bits in the second source operand. The memory location may be unaligned.

The mask consists of the most significant bit of each byte of the second source register. When a mask bit = 1, the corresponding byte of the first source register is written to the destination; when a mask bit = 0, the corresponding byte is not written.

An all-zero mask value results in the following behavior:

- No data is written to memory.
- Code and data breakpoints are not guaranteed to be signaled in all implementations.
- Exceptions associated with memory addressing and page faults are not guaranteed to be signaled in all implementations.

The instruction implicitly uses weakly-ordered, write-combining buffering for the data, as described in "Buffering and Combining Memory Writes" in Volume 2. For data that is shared by multiple processors, this instruction should be used together with a fence instruction in order to ensure data coherency (see "Cache and TLB Management" in Volume 2).

There are legacy and extended forms of the instruction:

MASKMOVDQU

The first source operand is an XMM register and the second source operand is another XMM register. The destination is a 128-bit memory location.

VMASKMOVDQU

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is another XMM register. The destination is a 128-bit memory location.

MASKMOVDQU is an SSE2 instruction and VMASKMOVDQU is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion	
MASKMOVDQU xmm1, xmm2	66 0F F7 /r		es selected by a mas the memory location		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMASKMOVDQU xmm1, xmm2		C4	RXB.00001	X.1111.0.01	F7 /r

Related Instructions

(V)MASKMOVPD, (V)MASKMOVPS

Eveention		Mode)	Cauca of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MAXPD VMAXPD

Maximum Packed Double-Precision Floating-Point

Compares each packed double-precision floating-point value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MAXPD

Compares two pairs of packed double-precision floating-point values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMAXPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Compares two pairs of packed double-precision floating-point values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Compares four pairs of packed double-precision floating-point values.

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

MAXPD is an SSE2 instruction and VMAXPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descrip	tion				
MAXPD xmm1, xmm2/mem128	66 0F 5F /r	Compares two pairs of packed double-precision value: xmm1 and xmm2 or mem128 and writes the greater value to the corresponding position in xmm1.						
Mnemonic			Enco	oding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VMAXPD xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	5F /r			
VMAXPD ymm1, ymm2, ymm3/me	em256	C4	RXB.00001	X. <i>src</i> .1.01	5F /r			

Related Instructions

(V)MAXPS, (V)MAXSD, (V)MAXSS, (V)MINPD, (V)MINPS, (V)MINSD, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

MAXPS VMAXPS

Maximum Packed Single-Precision Floating-Point

Compares each packed single-precision floating-point value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MAXPS

Compares four pairs of packed single-precision floating-point values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMAXPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Compares four pairs of packed single-precision floating-point values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Compares eight pairs of packed single-precision floating-point values.

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

MAXPS is an SSE1 instruction and VMAXPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descrip	tion				
MAXPS xmm1, xmm2/mem128	0F 5F /r	Compares four pairs of packed single-precision values xmm1 and xmm2 or mem128 and writes the greater values to the corresponding positions in xmm1.						
Mnemonic			Enco	ding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VMAXPS xmm1, xmm2, xmm3/mer	n128	C4	RXB.00001	X. <i>src</i> .0.00	5F /r			
VMAXPS ymm1, ymm2, ymm3/mer	n256	C4	RXB.00001	X. <i>src</i> .1.00	5F /r			

Related Instructions

(V)MAXPD, (V)MAXSD, (V)MAXSS, (V)MINPD, (V)MINPS, (V)MINSD, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

MAXSD VMAXSD

Maximum Scalar Double-Precision Floating-Point

Compares the scalar double-precision floating-point value in the low-order 64 bits of the first source operand to a corresponding value in the second source operand and writes the numerically greater value into the low-order 64 bits of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MAXSD

The first source operand is an XMM register. The second source operand is either another XMM register or a 64-bit memory location. The first source register is also the destination. When the second source is a 64-bit memory location, the upper 64 bits of the first source register are copied to the destination. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMAXSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either another XMM register or a 64-bit memory location. The destination is an XMM register. When the second source is a 64-bit memory location, the upper 64 bits of the first source register are copied to the destination. Bits [127:64] of the destination are copied from bits [127:64] of the first source. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MAXSD is an SSE2 instruction and VMAXSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion		
MAXSD xmm1, xmm2/mem64	F2 0F 5F /r	low-order (a pair of scalar doub 64 bits of <i>xmm1</i> and greater value to the l	xmm2 or mem6	<i>4</i> and	
Mnemonic			Enco	oding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VMAXSD xmm1, xmm2, xmm3/me	em64	C4	RXB.00001	X. <i>src</i> .X.11	5F /r	

Related Instructions

(V)MAXPD, (V)MAXPS, (V)MAXSS, (V)MINPD, (V)MINPS, (V)MINSD, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Mode			Cause of Exception					
Real	Virt	Prot	Cause of Exception					
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
Α	Α		AVX instructions are only recognized in protected mode.					
S	S	S	CR0.EM = 1.					
S	S	S	CR4.OSFXSR = 0.					
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
		Α	XfeatureEnabledMask[2:1]! = 11b.					
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
S	S	Χ	Lock prefix (F0h) preceding opcode.					
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
S	S	Χ	CR0.TS = 1.					
S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
S	S	Х	Memory address exceeding data segment limit or non-canonical.					
		Х	Null data segment used to reference memory.					
	S	Χ	Instruction execution caused a page fault.					
	S	Х	Unaligned memory reference with alignment checking enabled.					
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
		SIMI	D Floating-Point Exceptions					
S	S	Х	A source operand was an SNaN value.					
S	S	Х	Undefined operation.					
S	S	Χ	A source operand was a denormal value.					
	X A S S S S S S S S S S S S S S S S S S	X X A A A S S S S S S S S S S S S S S S	A A S S S S S S S S S S S S S S S S S S					

X — AVX and SSE exception A — AVX exception S — SSE exception

MAXSS VMAXSS

Maximum Scalar Single-Precision Floating-Point

Compares the scalar single-precision floating-point value in the low-order 32 bits of the first source operand to a corresponding value in the second source operand and writes the numerically greater value into the low-order 32 bits of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MAXSS

The first source operand is an XMM register. The second source operand is either another XMM register or a 32-bit memory location. The first source register is also the destination. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMAXSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either another XMM register or a 32-bit memory location. The destination is an XMM register. Bits [127:32] of the destination are copied from the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MAXSS is an SSE1 instruction and VMAXSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion	
MAXSS xmm1, xmm2/mem32	F3 0F 5F /r	low-order	a pair of scalar singl 32 bits of <i>xmm1</i> and greater value to the I	xmm2 or mem3	2 and
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMAXSS xmm1, xmm2, xmm3/me	em32	C4	RXB.00001	X. <i>src</i> .X.10	5F /r

Related Instructions

(V)MAXPD, (V)MAXPS, (V)MAXSD, (V)MINPD, (V)MINPS, (V)MINSD, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	dicates	a flag t	hat ma	y be mo	odified (set or c	leared)	. Blank	s indica	te flags	s that a	re not a	ffected.		

Eveentien		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mitana opodao, nob			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #Gr			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, in	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

MINPD Minimum VMINPD Packed Double-Precision Floating-Point

Compares each packed double-precision floating-point value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MINPD

Compares two pairs of packed double-precision floating-point values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMINPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Compares two pairs of packed double-precision floating-point values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Compares four pairs of packed double-precision floating-point values.

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

MINPD is an SSE2 instruction and VMINPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode	Description								
MINPD xmm1, xmm2/mem128	66 0F 5D /r	Compares two pairs of packed double-precision values in xmm1 and xmm2 or mem128 and writes the lesser value to the corresponding position in xmm1.								
Mnemonic			Enco	oding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
VMINPD xmm1, xmm2, xmm3/mei	m128	C4	RXB.00001	X. <i>src</i> .0.01	5D /r					
VMINPD ymm1, ymm2, ymm3/mei	m256	C4	RXB.00001	X. <i>src</i> .1.01	5D /r					

Related Instructions

(V)MAXPD, (V)MAXPS, (V)MAXSD, (V)MAXSS, (V)MINPS, (V)MINSD, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

MINPS VMINPS

Minimum Packed Single-Precision Floating-Point

Compares each packed single-precision floating-point value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MINPS

Compares four pairs of packed single-precision floating-point values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMINPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Compares four pairs of packed single-precision floating-point values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Compares eight pairs of packed single-precision floating-point values.

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

MINPS is an SSE1 instruction and VMINPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode	Description								
MINPS xmm1, xmm2/mem128	0F 5D /r	Compares four pairs of packed single-precision values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the lesser values to the corresponding positions in <i>xmm1</i> .								
Mnemonic		Encoding								
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
VMINPS xmm1, xmm2, xmm3/men	1128	C4	RXB.00001	X. <i>src</i> .0.00	5D /r					
VMINPS ymm1, ymm2, ymm3/men	1256	C4	RXB.00001	X. <i>src</i> .1.00	5D /r					

Related Instructions

(V)MAXPD, (V)MAXPS, (V)MAXSD, (V)MAXSS, (V)MINPD, (V)MINSD, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

MINSD VMINSD

Minimum Scalar Double-Precision Floating-Point

Compares the scalar double-precision floating-point value in the low-order 64 bits of the first source operand to a corresponding value in the second source operand and writes the numerically lesser value into the low-order 64 bits of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MINSD

The first source operand is an XMM register. The second source operand is either another XMM register or a 64-bit memory location. The first source register is also the destination. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMINSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either another XMM register or a 64-bit memory location. The destination is an XMM register. Bits [127:64] of the destination are copied from the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MINSD is an SSE2 instruction and VMINSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion			
MINSD xmm1, xmm2/mem64	F2 0F 5D /r	low-order	a pair of scalar doub 64 bits of <i>xmm1</i> and lesser value to the lo	xmm2 or mem6	<i>4</i> and		
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMINSD xmm1, xmm2, xmm3/me	em64	C4	RXB.00001	X. <i>src</i> .X.11	5D /r		

Related Instructions

(V)MAXPD, (V)MAXPS, (V)MAXSD, (V)MAXSS, (V)MINPD, (V)MINPS, (V)MINSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	te: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveentien	Mode			Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mitana opodao, nob			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #Gr			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, in	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

MINSS VMINSS

Minimum Scalar Single-Precision Floating-Point

Compares the scalar single-precision floating-point value in the low-order 32 bits of the first source operand to a corresponding value in the second source operand and writes the numerically lesser value into the low-order 32 bits of the destination.

If both source operands are equal to zero, the value of the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

There are legacy and extended forms of the instruction:

MINSS

The first source operand is an XMM register. The second source operand is either another XMM register or a 32-bit memory location. The first source register is also the destination. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMINSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either another XMM register or a 32-bit memory location. The destination is an XMM register. Bits [127:32] of the destination are copied from the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MINSS is an SSE1 instruction and VMINSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion	
MINSS xmm1, xmm2/mem32	F3 0F 5D /r	low-order	a pair of scalar singl 32 bits of <i>xmm1</i> and lesser value to the lo	xmm2 or mem3	2 and
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMINSS xmm1, xmm2, xmm3/me	em32	C4	RXB.00001	X.src.X.10	5D /r

Related Instructions

(V)MAXPD, (V)MAXPS, (V)MAXSD, (V)MAXSS, (V)MINPD, (V)MINPS, (V)MINSD

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Mode			Cause of Expension				
Real	Virt	Prot	Cause of Exception				
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
Α	Α		AVX instructions are only recognized in protected mode.				
S	S	S	CR0.EM = 1.				
S	S	S	CR4.OSFXSR = 0.				
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
		Α	XfeatureEnabledMask[2:1]! = 11b.				
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
S	S	Х	Lock prefix (F0h) preceding opcode.				
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
S	S	Х	CR0.TS = 1.				
S	S	Χ	Memory address exceeding stack segment limit or non-canonical.				
S	S	Χ	Memory address exceeding data segment limit or non-canonical.				
		Χ	Null data segment used to reference memory.				
	S	Χ	Instruction execution caused a page fault.				
	S	Χ	Unaligned memory reference with alignment checking enabled.				
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
		SIMI	D Floating-Point Exceptions				
S	S	Χ	A source operand was an SNaN value.				
S	S	Х	Undefined operation.				
S	S	Х	A source operand was a denormal value.				
	X A S S S S S S S S S S	Real Virt X X A A S S S S S S S S S S S S S S S S S S S S S S S S S S	Real Virt Prot X X X A A A S S S S S S A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X				

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVAPD VMOVAPD

Move Aligned Packed Double-Precision Floating-Point

Moves packed double-precision floating-point values. Values can be moved from a register or memory location to a register; or from a register to a register or memory location.

A memory operand that is not aligned causes a general-protection exception.

There are legacy and extended forms of the instruction:

MOVAPD

Moves two double-precision floating-point values. There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVAPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves two double-precision floating-point values. There are encodings for each type of move:

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves four double-precision floating-point values. There are encodings for each type of move:

- The source operand is either a YMM register or a 256-bit memory location. The destination operand is a YMM register.
- The source operand is a YMM register. The destination operand is either a YMM register or a 256-bit memory location.

MOVAPD is an SSE2 instruction and VMOVAPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVAPD xmm1, xmm2/mem128	66 0F 28 /r	Moves two packed double-precision floating-point values from <i>xmm</i> 2 or <i>mem128</i> to <i>xmm1</i> .
MOVAPD xmm1/mem128, xmm2	66 0F 29 /r	Moves two packed double-precision floating-point values from <i>xmm1</i> or <i>mem128</i> to <i>xmm2</i> .

Mnemonic **Encoding**

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVAPD xmm1, xmm2/mem128	C4	RXB.00001	X.1111.0.01	28 /r
VMOVAPD xmm1/mem128, xmm2	C4	RXB.00001	X.1111.0.01	29 /r
VMOVAPD ymm1, ymm2/mem256	C4	RXB.00001	X.1111.1.01	28 /r
VMOVAPD ymm1/mem256, ymm2	C4	RXB.00001	X.1111.1.01	29 /r

Related Instructions

(V)MOVHPD, (V)MOVLPD, (V)MOVMSKPD, (V)MOVSD, (V)MOVUPD

Eveention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
General protection, #GP	S	S	Х	Write to a read-only data segment.
General protection, #Gr			Α	VEX256: Memory operand not 32-byte aligned.
			^	VEX128: Memory operand not 16-byte aligned.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVAPS VMOVAPS

Move Aligned Packed Single-Precision Floating-Point

Moves packed single-precision floating-point values. Values can be moved from a register or memory location to a register; or from a register to a register or memory location.

A memory operand that is not aligned causes a general-protection exception.

There are legacy and extended forms of the instruction:

MOVAPS

Moves four single-precision floating-point values.

There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVAPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves four single-precision floating-point values. There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves eight single-precision floating-point values. There are encodings for each type of move.

- The source operand is either a YMM register or a 256-bit memory location. The destination operand is a YMM register.
- The source operand is a YMM register. The destination operand is either a YMM register or a 256-bit memory location.

MOVAPS is an SSE1 instruction and VMOVAPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVAPS xmm1, xmm2/mem128	0F 28 /r	Moves four packed single-precision floating-point values from <i>xmm2</i> or <i>mem128</i> to <i>xmm1</i> .
MOVAPS xmm1/mem128, xmm2	0F 29 /r	Moves four packed single-precision floating-point values from <i>xmm1</i> or <i>mem128</i> to <i>xmm2</i> .

Encoding Mnemonic

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVAPS xmm1, xmm2/mem128	C4	RXB.00001	X.1111.0.00	28 /r
VMOVAPS xmm1/mem128, xmm2	C4	RXB.00001	X.1111.0.00	29 /r
VMOVAPS ymm1, ymm2/mem256	C4	RXB.00001	X.1111.1.00	28 /r
VMOVAPS ymm1/mem256, ymm2	C4	RXB.00001	X.1111.1.00	29 /r

Related Instructions

(V)MOVHLPS, (V)MOVHPS, (V)MOVLPS, (V)MOVMSKPS, (V)MOVSS, (V)MOVUPS

Eveention	Mode			Cause of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.					
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	VEX.vvvv! = 1111b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
General protection, #GP	S	S	Χ	Write to a read-only data segment.					
General protection, #Gr			Α	VEX256: Memory operand not 32-byte aligned.					
			^	VEX128: Memory operand not 16-byte aligned.					
			X	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVD VMOVD

Move Doubleword or Quadword

Moves 32-bit and 64-bit values. A value can be moved from a general-purpose register or memory location to the corresponding low-order bits of an XMM register, with zero-extension to 128 bits; or from the low-order bits of an XMM register to a general-purpose register or memory location.

The quadword form of this instruction is distinct from the differently-encoded (V)MOVQ instruction.

There are legacy and extended forms of the instruction:

MOVD

There are two encodings for 32-bit moves, characterized by REX.W = 0.

- The source operand is either a 32-bit general-purpose register or a 32-bit memory location. The destination is an XMM register. The 32-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either a 32-bit general-purpose register or a 32-bit memory location.

There are two encodings for 64-bit moves, characterized by REX.W = 0.

- The source operand is either a 64-bit general-purpose register or a 64-bit memory location. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either a 64-bit general-purpose register or a 64-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVD

The extended form of the instruction has four 128-bit encodings:

There are two encodings for 32-bit moves, characterized by VEX.W = 0.

- The source operand is either a 32-bit general-purpose register or a 32-bit memory location. The destination is an XMM register. The 32-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either a 32-bit general-purpose register or a 32-bit memory location.

There are two encodings for 64-bit moves, characterized by VEX.W = 1.

- The source operand is either a 64-bit general-purpose register or a 64-bit memory location. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either a 64-bit general-purpose register or a 64-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVD is an SSE2 instruction and VMOVD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
MOVD xmm, reg32/mem32	66 (W0) 0F 6E /r	Move	a 32-bit value from <i>r</i>	eg32/mem32 to	xmm.
MOVQ xmm, reg64/mem64	66 (W1) 0F 6E /r	Move	a 64-bit value from <i>r</i>	reg64/mem64 to	xmm.
MOVD reg32/mem32, xmm	66 (W0) 0F 7E /r	Move	a 32-bit value from λ	mm to reg32/m	em32
MOVQ reg64/mem64, xmm	66 (W1) 0F 7E /r	Move	a 64-bit value from a	mm to reg64/m	em64.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVD xmm, reg32/mem32		C4	RXB.00001	0.1111.0.01	6E /r
VMOVQ xmm, reg64/mem64		C4	RXB.00001	1.1111.0.01	6E /r
VMOVD reg32/mem32, xmm		C4	RXB.00001	0.1111.1.01	7E /r
VMOVQ reg64/mem64, xmm		C4	RXB.00001	1.1111.1.01	7E /r

Related Instructions

(V)MOVDQA, (V)MOVDQU, (V)MOVQ

Evapption	Mode)	Coupe of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid appeds #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv! = 1111b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — AVX and SSE exception	n				

A — AVX exception S — SSE exception

MOVDDUP VMOVDDUP

Move and Duplicate Double-Precision Floating-Point

Moves and duplicates double-precision floating-point values.

There are legacy and extended forms of the instruction:

MOVDDUP

Moves and duplicates one quadword value.

The source operand is either the low 64 bits of an XMM register or the address of the least-significant byte of 64 bits of data in memory. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVDDUP

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves and duplicates one quadword value.

The source operand is either the low 64 bits of an XMM register or the address of the least-significant byte of 64 bits of data in memory. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves and duplicates two even-indexed quadword values.

The source operand is either a YMM register or the address of the least-significant byte of 256 bits of data in memory. The destination is another YMM register. Bits [63:0] of the source are written to bits [127:64] and [63:0] of the destination; bits [191:128] of the source are written to bits [255:192] and [191:128] of the destination.

MOVDDUP is an SSE3 instruction and VMOVDDUP is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	iption	
MOVDDUP xmm1, xmm2/mem64	F2 0F 12 /r		wo copies of the low to xmm1.	64 bits of xmm	2 or
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
MOVDDUP xmm1, xmm2/mem64		C4	RXB.00001	X.1111.0.11	12 /r
MOVDDUP ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.11	12 /r

Related Instructions

(V)MOVSHDUP, (V)MOVSLDUP

Eveention	Mode)	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
Conoral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVDQA VMOVDQA

Move Aligned Double Quadword

Moves aligned packed integer values. Values can be moved from a register or a memory location to another register, or from a register to another register or a memory location.

A memory operand that is not aligned causes a general-protection exception.

There are legacy and extended forms of the instruction:

MOVDQA

Moves two aligned quadwords (128-bit move). There are two encodings.

- The source operand is an XMM register. The destination is either another XMM register or a 128-bit memory location.
- The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVDQA

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves two aligned quadwords (128-bit move). There are two encodings.

- The source operand is an XMM register. The destination is either another XMM register or a 128-bit memory location.
- The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves four aligned quadwords (256-bit move). There are two encodings.

- The source operand is a YMM register. The destination is either another YMM register or a 256-bit memory location.
- The source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

MOVDQA is an SSE2 instruction and VMOVDQA is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVDQA xmm1, xmm2/mem128	66 0F 6F /r	Moves aligned packed integer values from xmm2 or mem128 to xmm1.
MOVDQA xmm1/mem128, xmm2	66 0F 7F /r	Moves aligned packed integer values from <i>xmm1</i> or <i>mem128</i> to <i>xmm2</i> .

Mnemonic Encoding

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVDQA xmm1, xmm2/mem128	C4	RXB.00001	X.1111.0.01	6F /r
VMOVDQA xmm1/mem128, xmm2	C4	RXB.00001	X.1111.0.01	6F /r
VMOVDQA ymm1, xmm2/mem256	C4	RXB.00001	X.1111.1.01	7F /r
VMOVDQA ymm1/mem256, ymm2	C4	RXB.00001	X.1111.1.01	7F /r

Related Instructions

(V)MOVD, (V)MOVDQU, (V)MOVQ

Exception	Mode)	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
General protection, #Gr			Α	VEX256: Memory operand not 32-byte aligned.	
			^	VEX128: Memory operand not 16-byte aligned.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception

A — AVX exception

S — SSE exception

MOVDQU VMOVDQU

Move Unaligned Double Quadword

Moves unaligned packed integer values. Values can be moved from a register or a memory location to another register, or from a register to another register or a memory location.

There are legacy and extended forms of the instruction:

MOVDQU

Moves two unaligned quadwords (128-bit move). There are two encodings.

- The source operand is an XMM register. The destination is either another XMM register or a 128-bit memory location.
- The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVDQU

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves two unaligned quadwords (128-bit move). There are two encodings:

- The source operand is an XMM register. The destination is either another XMM register or a 128-bit memory location.
- The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves four unaligned quadwords (256-bit move). There are two encodings:

- The source operand is a YMM register. The destination is either another YMM register or a 256-bit memory location.
- The source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

MOVDQU is an SSE2 instruction and VMOVDQU is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVDQU xmm1, xmm2/mem128	F3 0F 6F /r	Moves unaligned packed integer values from <i>xmm</i> 2 or <i>mem128</i> to <i>xmm1</i> .
MOVDQU xmm1/mem128, xmm2	F3 0F 7F /r	Moves unaligned packed integer values from <i>xmm1</i> or <i>mem128</i> to <i>xmm2</i> .

Mnemonic Encoding

	VEX	RXB.map_select	w.vvvv.L.pp	Opcode
VMOVDQU xmm1, xmm2/mem128	C4	RXB.00001	X.1111.0.10	6F /r
VMOVDQU xmm1/mem128, xmm2	C4	RXB.00001	X.1111.0.10	6F /r
VMOVDQU ymm1, xmm2/mem256	C4	RXB.00001	X.1111.1.10	7F /r
VMOVDQU ymm1/mem256, ymm2	C4	RXB.00001	X.1111.1.10	7F /r

Related Instructions

(V)MOVD, (V)MOVDQA, (V)MOVQ

Eveention	Mode)	Course of Eventurion	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception

A — AVX exception S — SSE exception

MOVHLPS VMOVHLPS

Move High to Low Packed Single-Precision Floating-Point

Moves two packed single-precision floating-point values from the high quadword of an XMM register to the low quadword of another XMM register.

There are legacy and extended forms of the instruction:

MOVHLPS

The source operand is bits [127:64] of an XMM register. The destination is bits [63:0] of another XMM register. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVHLPS

The extended form of the instruction has a 128-bit encoding only.

The source operands are bits [127:64] of two XMM registers. The destination is a third XMM register. Bits [127:64] of the first source are moved to bits [127:64] of the destination; bits [127:64] of the second source are moved to bits [63:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVHLPS is an SSE1 instruction and VMOVHLPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description	า
MOVHLPS xmm1, xmm2	0F 12 /r	Moves two packed single-precision values from xmm2[127:64] to	
Mnemonic		Encoding	J
		VEX RXB.map_select W.v	vvvv.L.pp Opcode
VMOVHLPS xmm1, xmm2, xmm3		C4 RXB.00001 X.	src.0.00 12 /r

Related Instructions

(V)MOVAPS, (V)MOVHPS, (V)MOVLPS, (V)MOVMSKPS, (V)MOVSS, (V)MOVUPS

Exception	Mode			Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]!=11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVHPD VMOVHPD

Move High Packed Double-Precision Floating-Point

Moves a packed double-precision floating-point value. Values can be moved from a 64-bit memory location to the high-order quadword of an XMM register, or from the high-order quadword of an XMM register to a 64-bit memory location.

There are legacy and extended forms of the instruction:

MOVHPD

There are two encodings.

- The source operand is a 64-bit memory location. The destination is bits [127:64] of an XMM register.
- The source operand is bits [127:64] of an XMM register. The destination is a 64-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVHPD

The extended form of the instruction has two 128-bit encodings:

- There are two source operands. The first source is an XMM register. The second source is a 64-bit memory location. The destination is an XMM register. Bits [63:0] of the source register are written to bits [63:0] of the destination; bits [63:0] of the source memory location are written to bits [127:64] of the destination.
- The source operand is bits [127:64] of an XMM register. The destination is a 64-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVHPD is an SSE2 instruction and VMOVHPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVHPD xmm1, mem64	66 0F 16 /r	Moves a packed double-precision floating-point value from <i>mem64</i> to <i>xmm1</i> [127:64].
MOVHPD mem64, xmm1	66 0F 17 /r	Moves a packed double-precision floating-point value from xmm1[127:64] to mem64.

Mnemonic	Encoding					
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMOVHPD xmm1, xmm2, mem64	C4	RXB.00001	X. <i>src</i> .0.01	16 /r		
VMOVHPD mem64, xmm1	C4	RXB.00001	X.1111.0.01	17 /r		

Related Instructions

(V)MOVAPD, (V)MOVLPD, (V)MOVMSKPD, (V)MOVSD, (V)MOVUPD

Eveention	Mode			Cause of Exception			
Exception	Real	Virt	Prot	·			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.vvvv ! = 1111b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Χ	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVHPS VMOVHPS

Move High Packed Single-Precision Floating-Point

Moves two packed single-precision floating-point value. Values can be moved from a 64-bit memory location to the high-order quadword of an XMM register, or from the high-order quadword of an XMM register to a 64-bit memory location.

There are legacy and extended forms of the instruction:

MOVHPS

There are two encodings.

- The source operand is a 64-bit memory location. The destination is bits [127:64] of an XMM register.
- The source operand is bits [127:64] of an XMM register. The destination is a 64-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVHPS

The extended form of the instruction has two 128-bit encodings:

- There are two source operands. The first source is an XMM register. The second source is a 64-bit memory location. The destination is an XMM register. Bits [63:0] of the source register are written to bits [63:0] of the destination; bits [63:0] of the source memory location are written to bits [127:64] of the destination.
- The source operand is bits [127:64] of an XMM register. The destination is a 64-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVHPS is an SSE1 instruction and VMOVHPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
MOVHPS xmm1, mem64	0F 16 /r	Moves two packed double-precision floating-point value from <i>mem64</i> to <i>xmm1[127:64]</i> .					
MOVHPS mem64, xmm1	0F 17 /r	Moves two packed double-precision floating-point value from xmm1[127:64] to mem64.					
Mnemonic		Enco	oding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMOVHPS xmm1, xmm2, me	C4	RXB.00001	X.src.0.00	16 /r			
VMOVHPS mem64, xmm1		C4	RXB.00001	X.1111.0.00	17 /r		

Related Instructions

(V) MOVAPS, (V) MOVHLPS, (V) MOVLPS, (V) MOVLPS, (V) MOVMSKPS, (V) MOVSS,(V)MOVUPS

Evention	Mode)	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
ilivalid opcode, #ob			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b (for memory destination encoding only).	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Χ	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVLHPS VMOVLHPS

Move Low to High Packed Single-Precision Floating-Point

Moves two packed single-precision floating-point values from the low quadword of an XMM register to the high quadword of another XMM register.

There are legacy and extended forms of the instruction:

MOVLHPS

The source operand is bits [63:0] of an XMM register. The destination is bits [127:64] of another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVLHPS

The extended form of the instruction has a 128-bit encoding only.

The source operands are bits [63:0] of two XMM registers. The destination is a third XMM register. Bits [63:0] of the first source are moved to bits [63:0] of the destination; bits [63:0] of the second source are moved to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVLHPS is an SSE1 instruction and VMOVLHPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption		
MOVLHPS xmm1, xmm2	0F 16 /r	OF 16 /r Moves two packed single-precision floating-point values from xmm2[63:0] to xmm1[127:64].				
Mnemonic			Enco	oding		
		VEX I	RXB.map_select	W.vvvv.L.pp	Opcode	
VMOVLHPS xmm1, xmm2, xmm3		C4	RXB.00001	X.src.0.00	16 /r	

Related Instructions

(V)MOVAPS, (V)MOVHLPS, (V)MOVHPS, (V)MOVLPS, (V)MOVMSKPS, (V)MOVSS, (V)MOVUPS

Evantion	Mode			Cause of Evention			
Exception	Real	Virt	Prot	Cause of Exception			
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.vvvv ! = 1111b (for memory destination encoding only).			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	S	S	Х	Write to a read-only data segment.			
			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVLPD VMOVLPD

Move Low Packed Double-Precision Floating-Point

Moves a packed double-precision floating-point value. Values can be moved from a 64-bit memory location to the low-order quadword of an XMM register, or from the low-order quadword of an XMM register to a 64-bit memory location.

There are legacy and extended forms of the instruction:

MOVLPD

There are two encodings.

- The source operand is a 64-bit memory location. The destination is bits [63:0] of an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.
- The source operand is bits [63:0] of an XMM register. The destination is a 64-bit memory location. VMOVLPD

VMOVLPD

The extended form of the instruction has two 128-bit encodings.

- There are two source operands. The first source is an XMM register. The second source is a 64-bit memory location. The destination is an XMM register. Bits [127:64] of the source register are written to bits [127:64] of the destination; bits [63:0] of the source memory location are written to bits [63:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- The source operand is bits [63:0] of an XMM register. The destination is a 64-bit memory location.

MOVLPD is an SSE2 instruction and VMOVLPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVLPD xmm1, mem64	66 0F 12 /r	Moves a packed double-precision floating-point value from <i>mem64</i> to <i>xmm1</i> [63:0].
MOVHPD mem64, xmm1	66 0F 13 /r	Moves a packed double-precision floating-point value from <i>xmm1</i> [63:0] to <i>mem64</i> .

 With two controls
 Manual Select
 W.vvvv.L.pp
 Opcode

 VMOVLPD xmm1, xmm2, mem64
 C4
 RXB.00001
 X.src.0.01
 12 /r

 VMOVLPD mem64, xmm1
 C4
 RXB.00001
 X.1111.0.01
 13 /r

Related Instructions

(V)MOVAPD, (V)MOVHPD, (V)MOVMSKPD, (V)MOVSD, (V)MOVUPD

Eveention		Mode		Cause of Expension	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.vvvv ! = 1111b (for memory destination encoding only).	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVLPS VMOVLPS

Move Low Packed Single-Precision Floating-Point

Moves two packed single-precision floating-point values. Values can be moved from a 64-bit memory location to the low-order quadword of an XMM register, or from the low-order quadword of an XMM register to a 64-bit memory location.

There are legacy and extended forms of the instruction:

MOVLPS

There are two encodings.

- The source operand is a 64-bit memory location. The destination is bits [63:0] of an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.
- The source operand is bits [63:0] of an XMM register. The destination is a 64-bit memory location.

VMOVLPS

The extended form of the instruction has two 128-bit encodings.

- There are two source operands. The first source is an XMM register. The second source is a 64-bit memory location. The destination is an XMM register. Bits [127:64] of the source register are written to bits [127:64] of the destination; bits [63:0] of the source memory location are written to bits [63:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- The source operand is bits [63:0] of an XMM register. The destination is a 64-bit memory location.

MOVLPS is an SSE1 instruction and VMOVLPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVLPS xmm1, mem64	0F 12 /r	Moves two packed single-precision floating-point value from <i>mem64</i> to <i>xmm1</i> [63:0].
MOVLPS mem64, xmm1	0F 13 /r	Moves two packed single-precision floating-point value from xmm1[63:0] to mem64.

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VMOVLPS xmm1, xmm2, mem64
 C4
 RXB.00001
 X.src.0.00
 12 /r

 VMOVLPS mem64, xmm1
 C4
 RXB.00001
 X.1111.0.00
 13 /r

Related Instructions

(V)MOVAPS, (V)MOVHLPS, (V)MOVHPS, (V)MOVLHPS, (V)MOVMSKPS, (V)MOVSS, (V)MOVUPS

Evention	Mo)	Cause of Exception			
Exception	Real	Virt	Prot	·			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.vvvv ! = 1111b (for memory destination encoding only).			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Χ	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	S	S	Χ	Write to a read-only data segment.			
			Χ	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVMSKPD VMOVMSKPD

Extract Sign Mask Packed Double-Precision Floating-Point

Extracts the sign bits of packed double-precision floating-point values from an XMM register, zero-extends the value, and writes it to the low-order bits of a general-purpose register.

There are legacy and extended forms of the instruction:

MOVMSKPD

Extracts two mask bits.

The source operand is an XMM register. The destination can be either a 64-bit or a 32-bit general purpose register. Writes the extracted bits to positions [1:0] of the destination and clears the remaining bits. Bits [255:128] of the YMM register that corresponds to the source are not affected.

MOVMSKPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Extracts two mask bits.

The source operand is an XMM register. The destination can be either a 64-bit or a 32-bit general purpose register. Writes the extracted bits to positions [1:0] of the destination and clears the remaining bits. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Extracts four mask bits.

The source operand is a YMM register. The destination can be either a 64-bit or a 32-bit general purpose register. Writes the extracted bits to positions [3:0] of the destination and clears the remaining bits.

MOVMSKPD is an SSE2 instruction and VMOVMSKPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description						
MOVMSKPD reg, xmm	66 0F 50 /r	Move zero-extended sign bits of packed double-precision values from <i>xmm</i> to a general-purpose register.						
Mnemonic		Encoding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VMOVMSKPD reg, xmm		C4	RXB.00001	X.1111.0.01	50 /r			
VMOVMSKPD reg, ymm		C4	RXB.00001	X.1111.1.01	50 /r			

Related Instructions

(V)MOVMSKPS, (V)PMOVMSKB

Exception	Mode			Cause of Evention
Exception		Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVMSKPS VMOVMSKPS

Extract Sign Mask Packed Single-Precision Floating-Point

Extracts the sign bits of packed single-precision floating-point values from an XMM register, zero-extends the value, and writes it to the low-order bits of a general-purpose register.

There are legacy and extended forms of the instruction:

MOVMSKPS

Extracts four mask bits.

The source operand is an XMM register. The destination can be either a 64-bit or a 32-bit general purpose register. Writes the extracted bits to positions [3:0] of the destination and clears the remaining bits.

MOVMSKPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Extracts four mask bits.

The source operand is an XMM register. The destination can be either a 64-bit or a 32-bit general purpose register. Writes the extracted bits to positions [3:0] of the destination and clears the remaining bits.

YMM Encoding

Extracts eight mask bits.

The source operand is a YMM register. The destination can be either a 64-bit or a 32-bit general purpose register. Writes the extracted bits to positions [7:0] of the destination and clears the remaining bits.

MOVMSKPS is an SSE1 instruction and VMOVMSKPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description	on	
MOVMSKPS reg, xmm	0F 50 /r	Move zero-ext values from <i>xi</i>	tended sign bits of parm to a general-purp	acked single-pre oose register.	cision
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVMSKPS reg, xmm		C4	RXB.00001	X.1111.0.00	50 /r
VMOVMSKPS reg, ymm		C4	RXB.00001	X.1111.1.00	50 /r

Related Instructions

(V)MOVMSKPD, (V)PMOVMSKB

Exception	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVNTDQ VMOVNTDQ

Move Non-Temporal Double Quadword

Moves double quadword values from a register to a memory location.

Indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The method of minimization depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.

The instruction is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE or MFENCE instruction to force strong memory ordering of MOVNTDQ with respect to other stores.

There are legacy and extended forms of the instruction:

MOVNTDQ

Moves one 128-bit value.

The source operand is an XMM register. The destination is a 128-bit memory location.

VMOVNTDQ

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves one 128-bit value.

The source operand is an XMM register. The destination is a 128-bit memory location.

YMM Encoding

Moves two 128-bit values.

The source operand is a YMM register. The destination is a 256-bit memory location.

MOVNTDQ is an SSE2 instruction and VMOVNTDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descripti	on	
MOVNTDQ mem128, xmm	66 0F E7 /r	Moves a 128- cache pollution	-bit value from <i>xmm</i> on.	to <i>mem128</i> , mir	nimizing
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVNTDQ mem128, xmm		C4	RXB.00001	X.1111.0.01	E7 /r
VMOVNTDQ mem256, ymm		C4	RXB.00001	X.1111.1.01	E7 /r

Related Instructions

(V)MOVNTDQA, (V)MOVNTPD, (V)MOVNTPS

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
General protection, #GP	S	S	Х	Write to a read-only data segment.
			Α	VEX256: Memory operand not 32-byte aligned.
			^	VEX128: Memory operand not 16-byte aligned.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVNTDQA VMOVNTDQA

Move Non-Temporal Double Quadword Aligned

Moves aligned double quadword values from a register to a memory location.

Indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The method of minimization depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.

The instruction is weakly-ordered with respect to other instructions that operate on memory. Software should use an MFENCE instruction to force strong memory ordering of MOVNTDQ with respect to other stores.

There are legacy and extended forms of the instruction:

MOVNTDQA

Moves one 128-bit value.

The source operand is an XMM register. The destination is a 128-bit memory location.

VMOVNTDQ

The extended form of the instruction has a 128-bit encodings only.

Moves one 128-bit value.

The source operand is an XMM register. The destination is a 128-bit memory location.

MOVNTDQA is an SSE4.1 instruction and VMOVNTDQA is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

	Mnemonic	Opcode		Descript	ion	
	MOVNTDQA mem128, xmm	66 0F 38 2A /r		igned 128-bit value fi ache pollution.	rom xmm to mer	m128,
Mnemonic				Enco	oding	
			VEX	RXB.map_select	W.vvvv.L.pp	Opcode
	VMOVNTDQA mem128, xmm		C4	RXB.00010	X.1111.0.01	2A /r

Related Instructions

(V)MOVNTDQ, (V)MOVNTPD, (V)MOVNTPS

Exception	Mode			Course of Everytian		
Exception	Real	Virt	Prot	Cause of Exception		
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.vvvv ! = 1111b.		
			Α	VEX.L field = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	Ø	Χ	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.		
	S	Ø	S	Non-aligned memory operand while MXCSR.MM = 0.		
General protection, #GP	S	S	Х	Write to a read-only data segment.		
General protection, #Gr		_	Α	VEX256: Memory operand not 32-byte aligned.		
				VEX128: Memory operand not 16-byte aligned.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Χ	Instruction execution caused a page fault.		

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MOVNTPD VMOVNTPD

Move Non-Temporal Packed Double-Precision Floating-Point

Moves packed double-precision floating-point values from a register to a memory location.

Indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The method of minimization depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.

The instruction is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE or MFENCE instruction to force strong memory ordering of MOVNTDQ with respect to other stores.

There are legacy and extended forms of the instruction:

MOVNTPD

Moves two values.

The source operand is an XMM register. The destination is a 128-bit memory location.

MOVNTPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves two values.

The source operand is an XMM register. The destination is a 128-bit memory location.

YMM Encoding

Moves four values.

The source operand is a YMM register. The destination is a 256-bit memory location.

MOVNTPD is an SSE2 instruction and VMOVNTPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
MOVNTPD mem128, xmm	66 0F 2B /r	Moves two packed double-precision floating-point values from xmm to mem128, minimizing cache pollution.					
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMOVNTPD mem128, xmm		C4	RXB.00001	X.1111.0.01	2B /r		
VMOVNTPD mem256, ymm		C4	RXB.00001	X.1111.1.01	2B /r		

Related Instructions

MOVNTDQ, MOVNTI, MOVNTPS, MOVNTQ

Exception	Mode)	Course of Everytien	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
General protection, #G			Α	VEX256: Memory operand not 32-byte aligned.	
				VEX128: Memory operand not 16-byte aligned.	
			Χ	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVNTPS VMOVNTPS

Move Non-Temporal PackedSingle-Precision Floating-Point

Moves packed single-precision floating-point values from a register to a memory location.

Indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The method of minimization depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.

The instruction is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE or MFENCE instruction to force strong memory ordering of MOVNTDQ with respect to other stores.

There are legacy and extended forms of the instruction:

MOVNTPS

Moves four values.

The source operand is an XMM register. The destination is a 128-bit memory location.

MOVNTPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves four values.

The source operand is an XMM register. The destination is a 128-bit memory location.

YMM Encoding

Moves eight values.

The source operand is a YMM register. The destination is a 256-bit memory location.

MOVNTPS is an SSE1 instruction and VMOVNTPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
MOVNTPS mem128, xmm	0F 2B /r	Moves four packed double-precision floating-point values from <i>xmm</i> to <i>mem128</i> , minimizing cache pollution.					
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMOVNTPS mem128, xmm		C4	RXB.00001	X.1111.0.00	2B /r		
VMOVNTPS mem256, ymm		C4	RXB.00001	X.1111.1.00	2B /r		

Related Instructions

(V)MOVNTDQ, (V)MOVNTDQA, (V)MOVNTPD, (V)MOVNTQ

Exception	Mode)	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
		S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
General protection, #Of			Α	VEX256: Memory operand not 32-byte aligned.	
			^	VEX128: Memory operand not 16-byte aligned.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Χ	Instruction execution caused a page fault.	


X — AVX and SSE exception A — AVX exception S — SSE exception

MOVNTSD

Move Non-Temporal Scalar Double-Precision Floating-Point

Stores one double-precision floating-point value from an XMM register to a 64-bit memory location. This instruction indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining memory write, which minimizes cache pollution.

The diagram below illustrates the operation of this instruction:



MOVNTSD is an SSE4A instruction. Support for SSE4A instructions is indicated by CPUID Fn8000_0001_ECX[SSE4A] = 1. Software *must* check the CPUID bit once per program or library initialization before using the MOVNTSD instruction or inconsistent behavior may result.

For more information about the CPUID instruction, see instruction listing in Volume 3. For more information on processor feature bits, see the *CPUID Specification*, order# 25481.

Instruction Encoding

Mnemonic	Op	ocode	Description
MOVNTSD mei	m64, xmm F2	2 0F 2B /r	Stores one double-precision floating-point XMM register value into a 64 bit memory location. Treat as a non-temporal store.

Related Instructions

MOVNTDQ, MOVNTI, MOVNTPD, MOVNTPS, MOVNTQ, MOVNTSS

rFLAGS Affected

None


Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х	Х	The SSE4A instructions are not supported, as indicated by CPUID Fn8000_0001_ECX[SSE4A] = 0.
Invalid opcode, #UD	Х	Х	Х	The emulate bit (CR0.EM) was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (CR4.OSFXSR) was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (CR0.TS) was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
General protection, #GP			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from executing the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVNTSS

Move Non-Temporal Scalar Single-Precision Floating-Point

Stores one single-precision floating-point value from an XMM register to a 32-bit memory location. This instruction indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining memory write, which minimizes cache pollution.

The diagram below illustrates the operation of this instruction:



Support for the MOVNTSS instruction is indicated by ECX bit 6 (SSE4A) as returned by CPUID function 8000_0001h. Software *must* check the CPUID bit once per program or library initialization before using the MOVNTSS instruction, or inconsistent behavior may result.

Instruction Encoding

Mnemonic		Opcode	Description
MOVNTSS	mem32, xmm	F3 0F 2B /r	Stores one single-precision floating-point XMM register value into a 32-bit memory location. Treat as a non-temporal store.

Related Instructions

MOVNTDQ, MOVNTI, MOVNTOPD, MOVNTPS, MOVNTQ, MOVNTSD

rFLAGS Affected

None

•		Virtual		
Exception	Real	8086	Protected	Cause of Exception
	Х	Х	Х	The SSE4A instructions are not supported, as indicated by ECX bit 6 (SSE4A) of CPUID function 8000_0001h.
Invalid opcode, #UD	Х	Х	Х	The emulate bit (CR0.EM) was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (CR4.OSFXSR) was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (CR0.TS) was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
General protection, #GP			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from executing the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVQ VMOVQ

Move Quadword

Moves 64-bit values. The source is either the low-order quadword of an XMM register or a 64-bit memory location. The destination is either the low-order quadword of an XMM register or a 64-bit memory location. When the destination is a register, the 64-bit value is zero-extended to 128 bits. There are legacy and extended forms of the instruction:

MOVQ

There are two encodings:

- The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either an XMM register or a 64-bit memory location. When the destination is a register, the 64-bit value is zero-extended to 128 bits.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVQ

The extended form of the instruction has three 128-bit encodings:

- The source operand is an XMM register. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is a 64-bit memory location. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either an XMM register or a 64-bit memory location. When the destination is a register, the 64-bit value is zero-extended to 128 bits.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVQ is an SSE2 instruction and VMOVQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
MOVQ xmm1, xmm2/mem64	F3 0F 7E /r	Move a ze to xmm1.	Move a zero-extended 64-bit value from xmm2 or mem64 to xmm1.				
MOVQ xmm1/mem64, xmm2	66 0F D6 /r	Move a 64-bit value from <i>xmm</i> 2 to <i>xmm</i> 1 or <i>mem64</i> . Zero-extends for register destination.					
Mnemonic			Encoding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMOVQ xmm1, xmm2		C4	RXB.00001	X.1111.0.10	7E /r		
VMOVQ xmm1, mem64		C4	RXB.00001	X.1111.0.10	7E /r		
VMOVQ xmm1/mem64, xmm2		C4	RXB.00001	X.1111.1.01	D6 /r		

Related Instructions

(V)MOVD, (V)MOVDQA, (V)MOVDQU

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
Invalid opcode, #UD	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception

A — AVX exception S — SSE exception

MOVSD Move Scalar Double-Precision Floating-Point

Moves scalar double-precision floating point values. The source is either a low-order quadword of an XMM register or a 64-bit memory location. The destination is either a low-order quadword of an XMM register or a 64-bit memory location.

There are legacy and extended forms of the instruction:

MOVSD

There are three encodings.

- The source operand is an XMM register. The destination is an XMM register. Bits [127:64] of the destination are not affected.
- The source operand is a 64-bit memory location. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either an XMM register or a 64-bit memory location. When the destination is a register, the 64-bit value is zero-extended to 128 bits.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVSD

The extended form of the instruction has four 128-bit encodings. Two of the encodings are functionally equivalent.

- The source operand is a 64-bit memory location. The destination is an XMM register. The 64-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is a 64-bit memory location.
- Two functionally-equivalent encodings:
 There are two source XMM registers. The destination is an XMM regist

There are two source XMM registers. The destination is an XMM register. Bits [127:64] of the first source register are copied to bits [127:64] of the destination; the 64-bit value in bits [63:0] of the second source register is written to bits [63:0] of the destination.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVSD is an SSE2 instruction and VMOVSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

This instruction must not be confused with the MOVSD (move string doubleword) instruction of the general-purpose instruction set. Assemblers can distinguish the instructions by the number and type of operands.

Instruction Encoding

Mnemonic	Opcode	Description
MOVSD xmm1, xmm2	F2 0F 10 /r	Moves a zero-extended 64-bit value from xmm2 to xmm1.
MOVSD xmm1, mem64	F2 0F 10 /r	Moves a zero-extended 64-bit value from <i>mem64</i> to <i>xmm1</i> .
MOVSD xmm2/mem64, xmm1	F2 0F 11 /r	Moves a 64-bit value from <i>xmm1</i> to <i>xmm2</i> or <i>mem64</i> . Zero-extends for register destination.

Mnemonic Encoding

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVSD xmm1, mem64	C4	RXB.00001	X.1111.0.11	10 /r
VMOVSD mem64, xmm1	C4	RXB.00001	X.1111.0.11	11 /r
VMOVSD xmm, xmm2, xmm3	C4	RXB.00001	X. <i>src</i> .1.11	10 /r
VMOVSD xmm, xmm2, xmm3	C4	RXB.00001	X. <i>src</i> .1.11	11 /r

Related Instructions

(V)MOVAPD, (V)MOVHPD, (V)MOVLPD, (V)MOVMSKPD, (V)MOVUPD

Evention		Mode		Cause of Evacation			
Exception	Real	Virt	Prot	Cause of Exception			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1] ! = 11b.			
			Α	VEX.vvvv ! = 1111b (for memory destination enoding only).			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	S	S	Х	Write to a read-only data segment.			
			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			

X — AVX and SSE exception

A — AVX exception

S — SSE exception

MOVSHDUP VMOVSHDUP

Move High and Duplicate Single-Precision

Moves and duplicates odd-indexed single-precision floating-point values.

There are legacy and extended forms of the instruction:

MOVSHDUP

Moves and duplicates two odd-indexed single-precision floating-point values.

The source operand is an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [127:96] of the source are duplicated and written to bits [127:96] and [95:64] of the destination. Bits [63:32] of the source are duplicated and written to bits [63:32] and [31:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVSHDUP

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves and duplicates two odd-indexed single-precision floating-point values.

The source operand is an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [127:96] of the source are duplicated and written to bits [127:96] and [95:64] of the destination. Bits [63:32] of the source are duplicated and written to bits [63:32] and [31:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves and duplicates four odd-indexed single-precision floating-point values.

The source operand is a YMM register or a 256-bit memory location. The destination is a YMM register. Bits [255:224] of the source are duplicated and written to bits [255:224] and [223:192] of the destination. Bits [191:160] of the source are duplicated and written to bits [191:160] and [159:128] of the destination. Bits [127:96] of the source are duplicated and written to bits [127:96] and [95:64] of the destination. Bits [63:32] of the source are duplicated and written to bits [63:32] and [31:0] of the destination.

MOVSHDUP is an SSE3 instruction and VMOVSHDUP is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desci	ription	
MOVSHDUP xmm1, xmm2/mem128	F3 0F 16 /r	precis	s and duplicates two sion floating-point val s to <i>xmm1</i> .	odd-indexed si lues in <i>xmm2</i> or	ngle- mem128.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVSHDUP xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.10	16 /r
VMOVSHDUP ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.10	16 /r

Related Instructions

(V)MOVDDUP, (V)MOVSLDUP

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

MOVSLDUP VMOVSLDUP

Move Low and Duplicate Single-Precision

Moves and duplicates even-indexed single-precision floating-point values.

There are legacy and extended forms of the instruction:

MOVSLDUP

Moves and duplicates two even-indexed single-precision floating-point values.

The source operand is an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [95:64] of the source are duplicated and written to bits [127:96] and [95:64] of the destination. Bits [31:0] of the source are duplicated and written to bits [63:32] and [31:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVSLDUP

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves and duplicates two even-indexed single-precision floating-point values.

The source operand is an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [95:64] of the source are duplicated and written to bits [127:96] and [95:64] of the destination. Bits [31:0] of the source are duplicated and written to bits [63:32] and [31:0] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves and duplicates four even-indexed single-precision floating-point values.

The source operand is a YMM register or a 256-bit memory location. The destination is a YMM register. Bits [223:192] of the source are duplicated and written to bits [255:224] and [223:192] of the destination. Bits [159:128] of the source are duplicated and written to bits [191:160] and [159:128] of the destination. Bits [95:64] of the source are duplicated and written to bits [127:96] and [95:64] of the destination. Bits [31:0] of the source are duplicated and written to bits [63:32] and [31:0] of the destination.

MOVSLDUP is an SSE3 instruction and VMOVSLDUP is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desci	ription	
MOVSLDUP xmm1, xmm2/mem128	F3 0F 12 /r	precis	s and duplicates two sion floating-point val s to <i>xmm1</i> .	even-indexed s lues in <i>xmm2</i> or	single- mem128.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVSLDUP xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.10	12 /r
VMOVSLDUP ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.10	12 /r

Related Instructions

(V)MOVDDUP, (V)MOVSHDUP

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

MOVSS VMOVSS

Move Scalar Single-Precision Floating-Point

Moves scalar single-precision floating point values. The source is either a low-order doubleword of an XMM register or a 32-bit memory location. The destination is either a low-order doubleword of an XMM register or a 32-bit memory location.

There are legacy and extended forms of the instruction:

MOVSS

There are three encodings.

- The source operand is an XMM register. The destination is an XMM register. Bits [127:32] of the destination are not affected.
- The source operand is a 32-bit memory location. The destination is an XMM register. The 32-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is either an XMM register or a 32-bit memory location. When the destination is a register, the 32-bit value is zero-extended to 128 bits.

Bits [255:128] of the YMM register that corresponds to the source are not affected.

VMOVSS

The extended form of the instruction has four 128-bit encodings. Two of the encodings are functionally equivalent.

- The source operand is a 32-bit memory location. The destination is an XMM register. The 32-bit value is zero-extended to 128 bits.
- The source operand is an XMM register. The destination is a 32-bit memory location.
- Two functionally-equivalent encodings:
 - There are two source XMM registers. The destination is an XMM register. Bits [127:64] of the first source register are copied to bits [127:64] of the destination; the 32-bit value in bits [31:0] of the second source register is written to bits [31:0] of the destination.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MOVSS is an SSE1 instruction and VMOVSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MOVSS xmm1, xmm2	F3 0F 10 /r	Moves a 32-bit value from xmm2 to xmm1.
MOVSS xmm1, mem32	F3 0F 10 /r	Moves a zero-extended 32-bit value from mem32 to xmm1.
MOVSS xmm2/mem32, xmm1	F3 0F 11 /r	Moves a 32-bit value from <i>xmm1</i> to <i>xmm2</i> or <i>mem32</i> . Zero-extended for register destination.

Mnemonic	Encoding					
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VMOVSS xmm1, mem32	C4	RXB.00001	X.1111.0.10	10 /r		
VMOVSS mem32, xmm1	C4	RXB.00001	X.1111.0.10	11 /r		
VMOVSS xmm, xmm2, xmm3	C4	RXB.00001	X.src.1.10	10 /r		
VMOVSS xmm, xmm2, xmm3	C4	RXB.00001	X. <i>src</i> .1.10	11 /r		

Related Instructions

(V)MOVAPS, (V)MOVHLPS, (V)MOVHPS, (V)MOVLPS, (V)MOVLPS, (V)MOVMSKPS, (V)MOVUPS

Evention		Mode		Cause of Evention			
Exception	Real	Virt	Prot	Cause of Exception			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1] ! = 11b.			
			Α	VEX.vvvv! = 1111b (for memory destination enoding only).			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Χ	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Χ	CR0.TS = 1.			
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.			
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	S	S	Χ	Write to a read-only data segment.			
			Χ	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			

X — AVX and SSE exception A — AVX exception S — SSE exception

MOVUPD VMOVUPD

Move Unaligned Packed Double-Precision Floating-Point

Moves packed double-precision floating-point values. Values can be moved from a register or memory location to a register; or from a register to a register or memory location.

A memory operand that is not aligned does not cause a general-protection exception.

There are legacy and extended forms of the instruction:

MOVUPD

Moves two double-precision floating-point values. There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVUPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves two double-precision floating-point values. There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves four double-precision floating-point values. There are encodings for each type of move.

- The source operand is either a YMM register or a 256-bit memory location. The destination operand is a YMM register.
- The source operand is a YMM register. The destination operand is either a YMM register or a 256-bit memory location.

MOVUPD is an SSE2 instruction and VMOVUPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

X.1111.1.01

11 /r

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
MOVUPD xmm1, xmm2/mem128	66 0F 10 /r	Moves to	two packed double-p from <i>xmm</i> 2 or <i>mem1</i> .	recision floating- 28 to <i>xmm1</i> .	-point
MOVUPD xmm1/mem128, xmm2	66 0F 11 /r	Moves to	two packed double-p from <i>xmm1</i> or <i>mem1</i> .	recision floating- 28 to <i>xmm</i> 2.	-point
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVUPD xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.01	10 /r
VMOVUPD xmm1/mem128, xmm2		C4	RXB.00001	X.1111.0.01	11 /r
VMOVUPD ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.01	10 /r

C4

RXB.00001

Related Instructions

VMOVUPD ymm1/mem256, ymm2

(V)MOVAPD, (V)MOVHPD, (V)MOVLPD, (V)MOVMSKPD, (V)MOVSD

Eveention		Mode		Cause of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Х	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.vvvv! = 1111b.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP	S	S	Χ	Write to a read-only data segment.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
X — AVX and SSE excention	n					

X — AVX and SSE exception

A — AVX exception

S — SSE exception

MOVUPS VMOVUPS

Move Unaligned Packed Single-Precision Floating-Point

Moves packed single-precision floating-point values. Values can be moved from a register or memory location to a register; or from a register to a register or memory location.

A memory operand that is not aligned does not cause a general-protection exception.

There are legacy and extended forms of the instruction:

MOVUPS

Moves four single-precision floating-point values. There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMOVUPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Moves four single-precision floating-point values. There are encodings for each type of move.

- The source operand is either an XMM register or a 128-bit memory location. The destination operand is an XMM register.
- The source operand is an XMM register. The destination operand is either an XMM register or a 128-bit memory location.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Moves eight single-precision floating-point values. There are encodings for each type of move.

- The source operand is either a YMM register or a 256-bit memory location. The destination operand is a YMM register.
- The source operand is a YMM register. The destination operand is either a YMM register or a 256-bit memory location.

MOVUPS is an SSE1 instruction and VMOVUPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

X.1111.1.00

X.1111.1.00

10 /r

11 /r

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
MOVUPS xmm1, xmm2/mem128	0F 10 /r	Moves for values for	our packed single-pr om <i>xmm</i> 2 or unaligr	ecision floating- ned <i>mem128</i> to	point xmm1.
MOVUPS xmm1/mem128, xmm2	0F 11 /r	Moves for values for	our packed single-pr om <i>xmm1</i> or unaligr	ecision floating- ned <i>mem128</i> to	point <i>xmm</i> 2.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVUPS xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.00	10 /r
VMOVUPS xmm1/mem128, xmm2		C4	RXB.00001	X.1111.0.00	11 /r

C4

C4

RXB.00001

RXB.00001

Related Instructions

VMOVUPS ymm1, ymm2/mem256

VMOVUPS ymm1/mem256, ymm2

(V) MOVAPS, (V) MOVHLPS, (V) MOVHPS, (V) MOVLPS, (V) MOVLPS, (V) MOVSS, (V) MOVSS

Eveention		Mode)	Cause of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.vvvv ! = 1111b.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP	S	S	Х	Write to a read-only data segment.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		

X — AVX and SSE exception

A — AVX exception

S — SSE exception

MPSADBW VMPSADBW

Multiple Sum of Absolute Differences

Calculates the sum of absolute differences of each member of four sequential groups of four unsigned byte integers in the first source register and each of four unsigned byte integers in a second source register, and writes the 16-bit integer sums to the destination.

Bit fields in an 8-bit immediate operand are used to calculate offsets that select sequences of bytes in the two source registers. The binary value of each bit field is multiplied by 32 to produce a 32-bit offset. Bit 2 of the immediate operand determines the offset for the first source register; 11 bytes beginning at the offset position are used. Bits [1:0] of the immediate operand determine the offset for the second source register; four bytes beginning at the offset position are used.

The selected bytes are repositioned in the source registers. Bytes [10:0] of the first source occupy bits [87:0] of the first source register; bytes [3:0] of the second source occupy bits [31:0] of the second source register.

Operation is iterative and repeats eight times. Each repetition increments the starting byte position in the first source by one and calculates the sum of differences with the four integers of the second source. Results are written to eight consecutive words in the destination, starting with the low word. In the first iteration, bytes [0:4] of the second source are subtracted from bytes [0:4] of the first source and the sum of the differences is written to bits [15:0] of the destination; in the second iteration, bytes [0:4] of the second source are subtracted from bytes [1:5] of the first source and the sum of the differences is written to bits [31:16] of the destination. The process continues until bytes [0:4] of the second source are subtracted from bytes [7:10] of the first source and the sum of the differences is written to bits [127:112] of the destination.

There are legacy and extended forms of the instruction:

MPSADBW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMPSADBW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MPSADBW is an SSE4.1 instruction and VMPSADBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

MPSADBW xmm1, xmm2/mem128, imm8

66 0F 3A 42 /r ib Sums absolute difference of groups of four 8-bit integer in xmm1 and xmm2 or mem128. Writes results to xmm1.

Starting source offsets are determined by *imm8* bit fields.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VMPSADBW *xmm1*, *xmm2*, *xmm3/mem128* C4 RXB.00011 X.src.0.01 42 /r

Related Instructions

(V)PSADBW, (V)PABSB, (V)PABSD, (V)PABSW

Eveention		Mode	•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

MULPD Multiply VMULPD Packed Double-Precision Floating-Point

Multiplies each packed double-precision floating-point value of the first source operand by the corresponding packed double-precision floating-point value of the second source operand and writes the product of each multiplication into the corresponding quadword of the destination.

There are legacy and extended forms of the instruction:

MULPD

Multiplies two double-precision floating-point values in the first source XMM register by the corresponding double precision floating-point values in either a second XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMULPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Multiplies two double-precision floating-point values in the first source XMM register by the corresponding double-precision floating-point values in either a second source XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Multiplies four double-precision floating-point values in the first source YMM register by the corresponding double precision floating-point values in either a second source YMM register or a 256-bit memory location. The destination is a third YMM register.

MULPD is an SSE2 instruction and VMULPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription					
MULPD xmm1, xmm2/mem128	66 0F 59 /r	Multiplies two packed double-precision floating- point values in <i>xmm1</i> by corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .							
Mnemonic		Encoding							
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VMULPD xmm1, xmm2, xmm3/mem128		C4	RXB.00001	X.src.0.01	59 /r				
VMULPD ymm1, ymm2, ymm3/mem256		C4	RXB.00001	X.src.1.01	59 /r				

Related Instructions

(V)MULPS, (V)MULSD, (V)MULSS

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Eveention	ľ	Mode	,	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, "CD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
nvalid operation, iE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MULPS VMULPS

Multiply Packed Single-Precision Floating-Point

Multiplies each packed single-precision floating-point value of the first source operand by the corresponding packed single-precision floating-point value of the second source operand and writes the product of each multiplication into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

MULPS

Multiplies four single-precision floating-point values in the first source XMM register by the corresponding single-precision floating-point values of either a second source XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VMULPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Multiplies four single-precision floating-point values in the first source XMM register by the corresponding single-precision floating-point values of either a second source XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Multiplies eight single-precision floating-point values in the first source YMM register by the corresponding single-precision floating-point values of either a second source YMM register or a 256-bit memory location. Writes the results to a third YMM register.

MULPS is an SSE2 instruction and VMULPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descriptio	n				
MULPS xmm1, xmm2/mem128	0F 59 /r	Multiplies four packed single-precision floating-point value in <i>xmm1</i> by corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the products to <i>xmm1</i> .						
Mnemonic			Enco	ding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VMULPS xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X. <i>src</i> .0.00	59 /r			
VMULPS ymm1, ymm2, ymm3/me	m256	C4	RXB.00001	X. <i>src</i> .1.00	59 /r			

Related Instructions

(V)MULPD, (V)MULSD, (V)MULSS

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М	М		M	М								
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.																							

	Mode	•	Cause of Evention
Real	Virt	Prot	Cause of Exception
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Α	Α		AVX instructions are only recognized in protected mode.
S	S	S	CR0.EM = 1.
S	S	S	CR4.OSFXSR = 0.
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
		Α	XfeatureEnabledMask[2:1]! = 11b.
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
S	S	Χ	Lock prefix (F0h) preceding opcode.
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
S	S	Х	CR0.TS = 1.
S	S	Х	Memory address exceeding stack segment limit or non-canonical.
S	S	Х	Memory address exceeding data segment limit or non-canonical.
S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
		Х	Null data segment used to reference memory.
	S	Х	Instruction execution caused a page fault.
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
		SIMI	D Floating-Point Exceptions
S	S	Х	A source operand was an SNaN value.
S	S	Χ	Undefined operation.
S	S	Х	A source operand was a denormal value.
	S S S S S S S S S S	Real Virt X X A A S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S	Real Virt Prot X X X A A S S S S S S S A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S

X — AVX and SSE exception A — AVX exception S — SSE exception

MULSD VMULSD

Multiply **Scalar Double-Precision Floating-Point**

X.src.X.11

59 /r

RXB.00001

Multiplies the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand and writes the product into the low-order quadword of the destination.

There are legacy and extended forms of the instruction:

MULSD

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The first source register is also the destination register. Bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are not affected.

VMULSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The destination is a third XMM register. Bits [127:64] of the first source operand are copied to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MULSD is an SSE2 instruction and VMULSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000 00001 EDX[SSE2] and Fn0000 00001 ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description								
MULSD xmm1, xmm2/mem64	F2 0F 59 /r	Multiplies low-order double-precision floating-point values in <i>xmm1</i> by corresponding values in <i>xmm2</i> or <i>mem64</i> . Writes the products to <i>xmm1</i> .								
Mnemonic	Encoding									
		VEX RXB.map_select W.vvvv.L.pp Opcode								

C4

Related Instructions

(V)MULPD, (V)MULPS, (V)MULSS

VMULSD xmm1, xmm2, xmm3/mem64

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	M								
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.																							

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid operate, #02			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S S X		Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Χ	A source operand was an SNaN value.
nvalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

MULSS Multiply Scalar Single-Precision Floating-Point VMULSS

Multiplies the single-precision floating-point value in the low-order doubleword of the first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand and writes the product into the low-order doubleword of the destination.

There are legacy and extended forms of the instruction:

MULSS

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The first source register is also the destination. Bits [127:32] of the destination register and bits [255:128] of the corresponding YMM register are not affected.

VMULSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The destination is a third XMM register. Bits [127:32] of the first source register are copied to bits [127:32] of the of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

MULSS is an SSE1 instruction and VMULSS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
MULSS xmm1, xmm2/mem32	F3 0F 59 /r	Multiplies a single-precision floating-point value in the low- order doubleword of <i>xmm1</i> by a corresponding value in <i>xmm2</i> or <i>mem32</i> . Writes the product to <i>xmm1</i> .

Mnemonic Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VMULSS xmm1, xmm2, xmm3/mem32
 C4
 RXB.00001
 X.src.X.10
 59 /r

Related Instructions

(V)MULPD, (V)MULPS, (V)MULSD

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	M								
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Note:	Note: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.																							

Exception	Mode			Course of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
Invalid opcode, #UD	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.	
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.	
SIMD Floating-Point Exceptions					
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.	
	S	S	Х	Undefined operation.	
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

ORPD OR VORPD Packed Double-Precision Floating-Point

Performs bitwise OR of two packed double-precision floating-point values in the first source operand with the corresponding two packed double-precision floating-point values in the second source operand and writes the results into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

ORPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VORPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ORPD is an SSE2 instruction and VORPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ORPD xmm1, xmm2/mem128	66 0F 56 /r	Performs bitwise OR of two packed double-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .

Mnemonic Encoding RXB.map select **VEX** W.vvvv.L.pp Opcode RXB.00001 VORPD xmm1, xmm2, xmm3/mem128 C4 X.src.0.01 56 /r RXB.00001 X.src.1.01 VORPD ymm1, ymm2, ymm3/mem256 C4 56 /r

Related Instructions

(V)ANDNPS, (V)ANDPD, (V)ANDPS, (V)ORPS, (V)XORPD, (V)XORPS

MXCSR Flags Affected

None

Exception	Mode			Course of Evention
	Real	Virt	Prot	Cause of Exception
Invalid opcode, #UD	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

ORPS OR Packed Single-Precision Floating-Point

Performs bitwise OR of the four packed single-precision floating-point values in the first source operand with the corresponding four packed single-precision floating-point values in the second source operand, and writes the result into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

ORPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VORPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

ORPS is an SSE1 instruction and VORPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ORPS xmm1, xmm2/mem128	0F 56 /r	Performs bitwise OR of four packed double-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .

 Wind the monic
 Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VORPS xmm1, xmm2, xmm3/mem128
 C4
 RXB.00001
 X.src.0.00
 56 /r

 VORPS ymm1, ymm2, ymm3/mem256
 C4
 RXB.00001
 X.src.1.00
 56 /r

Related Instructions

(V)ANDNPD, (V)ANDNPS, (V)ANDPD, (V)ANDPS, (V)ORPD, (V)XORPD, (V)XORPS

MXCSR Flags Affected

None

Eveention	Mode			Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
Invalid opcode, #UD	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PABSB VPABSB

Packed Absolute Value Signed Byte

Computes the absolute value of 16 packed 8-bit signed integers in the source operand and writes 8-bit unsigned results to the destination.

There are legacy and extended forms of the instruction:

PABSB

The source operand is an XMM register or a 128-bit memory location. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPABSB

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register or a 128-bit memory location. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PABSB is an SSSE3 instruction and VPABSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	de Description						
PABSB xmm1, xmm2/mem128	0F 38 1C /r Computes the absolute value of each packed 8-bit significant integer value in xmm2/mem128 and writes the 8-bit unresults to xmm1.							
Mnemonic			Enc	oding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VPABSB xmm1, xmm2/mem128		C4	RXB.00010	X.1111.0.01	1C /r			

Related Instructions

(V)PABSW, (V)PABSD

MXCSR Flags Affected

Eveention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Involid appeds #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PABSD VPABSD

Packed Absolute Value Signed Doubleword

Computes the absolute value of two packed 32-bit signed integers in the source operand and writes 32-bit unsigned results to the destination.

There are legacy and extended forms of the instruction:

PABSD

The source operand is an XMM register or a 128-bit memory location. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPABSD

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register or a 128-bit memory location. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PABSD is an SSSE3 instruction and VPABSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PABSD xmm1, xmm2/mem128	0F 38 1E /r	intege	outes the absolute value or value in <i>xmm2/mem</i> ned results to <i>xmm1</i>		
Mnemonic			Enc	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPABSD xmm1, xmm2/mem128		C4	RXB.00010	X.1111.0.01	1E /r

Related Instructions

(V)PABSB, (V)PABSW

MXCSR Flags Affected

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid appeads #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PABSW VPABSW

Packed Absolute Value Signed Word

Computes the absolute values of four packed 16-bit signed integers in the source operand and writes 16-bit unsigned results to the destination.

There are legacy and extended forms of the instruction:

PABSW

The source operand is an XMM register or a 128-bit memory location. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPABSW

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register or a 128-bit memory location. The destination is another XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PABSW is an SSSE3 instruction and VPABSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PABSW xmm1, xmm2/mem128	0F 38 1D /r	intege	outes the absolute value or value in <i>xmm2/mem</i> ned results to <i>xmm1</i>		
Mnemonic			Enc	oding	
	,	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPABSW xmm1, xmm2/mem128		C4	RXB.00010	X.1111.0.01	1D /r

Related Instructions

(V)PABSB, (V)PABSD

MXCSR Flags Affected

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid appeads #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PACKSSDW VPACKSSDW

Pack with Signed Saturation Doubleword to Word

Converts four 32-bit signed integers from the first source operand and four 32-bit signed integers from the second source operand into eight 16-bit signed integers and packs the results into the destination.

Positive source value greater than 7FFFh are saturated to 7FFFh; negative source values less than 8000h are saturated to 8000h.

Converted values from the first source operand are packed into the low-order words of the destination; converted values from the second source operand are packed into the high-order words of the destination.

There are legacy and extended forms of the instruction:

PACKSSDW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPACKSSDW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PACKSSDW is an SSE2 instruction and VPACKSSDW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
PACKSSDW xmm1, xmm2/mem128	66 0F 6B /r	or me	erts 32-bit signed inte <i>m128</i> into 16-bit sign ition. Writes packed r	ed integers with	1
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPACKSSDW xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	0.src1.0.01	6B /r

Related Instructions

(V)PACKSSWB, (V)PACKUSDW, (V)PACKUSWB

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception Real Virt P		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PACKSSWB VPACKSSWB

Pack with Signed Saturation Word to Byte

Converts eight 16-bit signed integers from the first source operand and eight 16-bit signed integers from the second source operand into sixteen 8-bit signed integers and packs the results into the destination.

Positive source values greater than 7Fh are saturated to 7Fh; negative source values less than 80h are saturated to 80h.

Converted values from the first source operand are packed into the low-order bytes of the destination; converted values from the second source operand are packed into the high-order bytes of the destination.

There are legacy and extended forms of the instruction:

PACKSSWB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPACKSSWB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PACKSSWB is an SSE2 instruction and VPACKSSWB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desci	ription	
PACKSSWB xmm1, xmm2/mem128	66 0F 63 /r	or me	erts 16-bit signed inte em128 into 8-bit signe s packed results to <i>xi</i>	ed integers with s	
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPACKSSWB xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	63 /r

Related Instructions

(V)PACKSSDW, (V)PACKUSDW, (V)PACKUSWB

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception Real Virt P		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PACKUSDW VPACKUSDW

Pack with Unsigned Saturation Doubleword to Word

Description

Converts four 32-bit signed integers from the first source operand and four 32-bit signed integers from the second source operand into eight 16-bit unsigned integers and packs the results into the destination.

Source values greater than FFFFh are saturated to FFFFh; source values less than 0000h are saturated to 0000h.

Packs converted values from the first source operand into the low-order words of the destination; packs converted values from the second source operand into the high-order words of the destination.

There are legacy and extended forms of the instruction:

PACKUSDW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPACKUSDW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PACKUSDW is an SSE4.1 instruction and VPACKUSDW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnomonic

MITERIORIC	Opcode		Desci	iption	
PACKUSDW xmm1, xmm2/mem128	66 0F 38 2B /r	or me	erts 32-bit signed inte m128 into 16-bit unsi tion. Writes packed r	gned integers w	rith
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPACKUSDW xmm1, xmm2, xmm3/me	em128	C4	RXB.00010	X. <i>src</i> .0.01	2B /r

Oncode

Related Instructions

(V)PACKSSDW, (V)PACKSSWB, (V)PACKUSWB

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception Real Virt P		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PACKUSWB VPACKUSWB

Pack with Unsigned Saturation Word to Byte

Converts eight 16-bit signed integers from the first source operand and eight 16-bit signed integers from the second source operand into sixteen 8-bit unsigned integers and packs the results into the destination.

When a source value is greater than 7Fh it is saturated to FFh; when source value is less than 00h, it is saturated to 00h.

Packs converted values from the first source operand into the low-order bytes of the destination; packs converted values from the second source operand into the high-order bytes of the destination.

There are legacy and extended forms of the instruction:

PACKUSWB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPACKUSWB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PACKUSWB is an SSE2 instruction and VPACKUSWB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	ription		
PACKUSWB xmm1, xmm2/mem128	66 0F 67 /r	or me	erts 16-bit signed inte 1m128 into 8-bit signe s packed results to <i>xi</i>	ed integers with		
Mnemonic			Enco	ding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPACKUSWB xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X. <i>src</i> .0.01	67 /r	

Related Instructions

(V)PACKSSDW, (V)PACKSSWB, (V)PACKUSDW

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDB VPADDB

Packed Add Bytes

Adds 16 packed 8-bit integer values in the first source operand to corresponding values in the second source operand and writes the integer sums to the corresponding bytes of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PADDB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDB is an SSE2 instruction and VPADDB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion		
PADDB xmm1, xmm2/mem128	66 0F FC /r		ked byte integer values when the work with the sums to with the sums to with the sums to with the work with the sums to with the work with the		d <i>xmm</i> 2 or	
Mnemonic			Enco	ding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPADDB xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	FC /r	

Related Instructions

(V)PADDD, (V)PADDQ, (V)PADDSB, (V)PADDSW, (V)PADDUSB, (V)PADDUSW, (V)PADDW

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDD VPADDD

Packed Add Doublewords

Adds four packed 32-bit integer value in the first source operand to corresponding values in the second source operand and writes integer sums to the corresponding doublewords of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 32 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PADDD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDD is an SSE2 instruction and VPADDD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
PADDD xmm1, xmm2/mem128	66 0F FE /r	Adds p	acked doubleword int or <i>mem128</i> Writes the	eger values in <i>xn</i> e sums to <i>xmm1</i> .	nm1 and
Mnemonic			Ence	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPADDD xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X.src.0.01	FE /r

Related Instructions

(V)PADDB, (V)PADDQ, (V)PADDSB, (V)PADDSW, (V)PADDUSB, (V)PADDUSW, (V)PADDW

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDQ VPADDQ

Packed Add Quadwords

Adds two packed 64-bit integer values in the first source operand to corresponding values in the second source operand and writes the integer sums to the corresponding quadwords of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 64 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PADDQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDQ is an SSE2 instruction and VPADDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion	
PADDQ xmm1, xmm2/mem128	66 0F D4 /r	Adds pack xmm2 or i	ked quadword intege mem128 Writes the s	r values in <i>xmm</i> ums to <i>xmm1</i> .	1 and
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPADDQ xmm1, xmm2, xmm3/me	C4	RXB.00001	X. <i>src</i> .0.01	D4 /r	

Related Instructions

(V)PADDB, (V)PADDD, (V)PADDSB, (V)PADDSW, (V)PADDUSB, (V)PADDUSW, (V)PADDW

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDSB VPADDSB

Packed Add with Signed Saturation Bytes

Description

Adds 16 packed 8-bit signed integer values in the first source operand to the corresponding values in the second source operand and writes the signed integer sums to corresponding bytes of the destination.

Positive sums greater than 7Fh are saturated to FFh; negative sums less than 80h are saturated to 80h. There are legacy and extended forms of the instruction:

PADDSB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDSB

Mnemonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDSB is an SSE2 instruction and VPADDSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

PADDSB xmm1, xmm2/mem128	66 0F EC /r	Adds pac xmm2 or sums to x	ked signed 8-bit inte mem128 with signed mm1.	ger values in <i>xn</i> saturation. Writ	am1 and es the
Mnemonic		Enco	ding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPADDSB xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	EC /r

Opcode

Related Instructions

(V)PADDB, (V)PADDD, (V)PADDO, (V)PADDSW, (V)PADDUSB, (V)PADDUSW, (V)PADDW

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDSW VPADDSW

Packed Add with Signed Saturation Words

Description

Adds eight packed 16-bit signed integer value in the first source operand to the corresponding values in the second source operand and writes the signed integer sums to the corresponding words of the destination.

Positive sums greater than 7FFFh are saturated to 7FFFh; negative sums less than 8000h are saturated to 8000h.

There are legacy and extended forms of the instruction:

PADDSW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDSW

Mnomonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDSW is an SSE2 instruction and VPADDSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Oncode

Instruction Encoding

milionio	Opocac		2000.1	31.0	
PADDSW xmm1, xmm2/mem128	66 0F ED /r		icked signed 16-bit in r mem128 with signe xmm1.		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPADDSW xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	ED/r

Related Instructions

(V)PADDB, (V)PADDD, (V)PADDQ, (V)PADDSB, (V)PADDUSB, (V)PADDUSW, (V)PADDW

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDUSB VPADDUSB

Packed Add with Unsigned Saturation Bytes

December

Adds 16 packed 8-bit unsigned integer values in the first source operand to the corresponding values in the second source operand and writes the unsigned integer sums to the corresponding bytes of the destination.

Sums greater than 7Fh are saturated to 7Fh; Sums less than 00h are saturated to 00h.

There are legacy and extended forms of the instruction:

PADDUSB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDUSB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDUSB is an SSE2 instruction and VPADDUSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Maamania

winemonic	Opcode		Descri	ption	
PADDUSB xmm1, xmm2/mem128	66 0F DC /r	and xm	acked unsigned 8-bit m2 or mem128 with he sums to xmm1.		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPADDUSB xmm1, xmm2, xmm3/mer	n128	C4	RXB.00001	X.src.0.01	DC /r

Related Instructions

(V)PADDB, (V)PADDD, (V)PADDO, (V)PADDSB, (V)PADDSW, (V)PADDUSW, (V)PADDW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDUSW VPADDUSW

Packed Add with Unsigned Saturation Words

Adds eight packed 16-bit unsigned integer value in the first source operand to the corresponding values in the second source operand and writes the unsigned integer sums to the corresponding words of the destination.

Sums greater than FFFFh are saturated to FFFFh; sums less than 0000h are saturated to 0000h.

There are legacy and extended forms of the instruction:

PADDUSW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDUSW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDUSW is an SSE2 instruction and VPADDUSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
PADDUSW xmm1, xmm2/mem128	66 0F DD /r	and <i>xi</i> n	acked unsigned 16-l nm2 or mem128 with the sums to xmm1.		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPADDUSW xmm1, xmm2, xmm3/men	n128	C4	RXB.00001	X.src.0.01	DD /r

Related Instructions

(V)PADDB, (V)PADDD, (V)PADDO, (V)PADDSB, (V)PADDSW, (V)PADDUSB, (V)PADDW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PADDW VPADDW

Packed Add Words

Adds eight packed 16-bit integer value in the first source operand to the corresponding values in the second source operand and writes the integer sums to the corresponding word of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 16 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PADDW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPADDW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PADDW is an SSE2 instruction and VPADDW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PADDW xmm1, xmm2/mem128	66 0F FD /r	Adds packed 16-bit integer values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the sums to <i>xmm1</i> .
Mnemonic		Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPADDW xmm1, xmm2, xmm3/mem128 C4 RXB.00001 X.src.0.01 FD/r

Related Instructions

(V)PADDB, (V)PADDD, (V)PADDQ, (V)PADDSB, (V)PADDSW, (V)PADDUSB, (V)PADDUSW

RFlags Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PALIGNR VPALIGNR

Packed Align Right

Description

Concatenates [source1:source2] in a temporary 256-bit location and right-shifts the concatenated value the number of bytes specified by the unsigned immediate operand. Writes the shifted result to the destination.

The binary value of the immediate operand determineS the byte shift value. For byte shifts greater than 16 bytes, the upper bytes of the destination are zero-filled; when the byte shift is greater than 32 bytes, the destination is zeroed.

There are two forms of the instruction.

PALIGNR

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPALIGNR

Mnemonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PALIGNR is an SSSE3 instruction and VPALIGNR is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

	Opoodo		50pt.0	
PALIGNR xmm1, xmm2/mem128, imm8	66 0F 3A 0F /r ib	Right-shifts xmm1:x bytes. Writes shifted		
Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPALIGNR xmm1, xmm2, xmm3/mem128,	imm8 C4	RXB.00011	X.src.0.01	0F /r ib

Opcode

Related Instructions

None

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PAND VPAND

Packed AND

Performs a bitwise AND of the packed values in the first and second source operands and writes the result to the destination.

There are legacy and extended forms of the instruction:

PAND

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPAND

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PAND is an SSE2 instruction and VPAND is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Maamania

winemonic	Opcode		Descripti	on	
PAND xmm1, xmm2/mem128	66 0F DB /r		wise AND of values i		nm2 or
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPAND xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X.src.0.01	DB /r

Description

Related Instructions

(V)PANDN, (V)POR, (V)PXOR

rFLAGS Affected

None

MXCSR Flags Affected

	Mode		Cause of Evention	
Real	Virt	Prot	Cause of Exception	
Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
Α	Α		AVX instructions are only recognized in protected mode.	
S	S	S	CR0.EM = 1.	
S	S	S	CR4.OSFXSR = 0.	
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
		Α	XfeatureEnabledMask[2:1]! = 11b.	
		Α	VEX.L = 1.	
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
S	S	Х	Lock prefix (F0h) preceding opcode.	
S	S	Х	CR0.TS = 1.	
S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
S	S	Х	Memory address exceeding data segment limit or non-canonical.	
		Х	Null data segment used to reference memory.	
	S	Χ	Instruction execution caused a page fault.	
	Real X A S S S S S S S S S S S S S S S S S S	Real Virt X X A A S S S S S S S S S S S S	Real Virt Prot X X X A A A S S S S S S A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X S S X	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PANDN VPANDN

Packed AND NOT

Generates the ones' complement of the value in the first source operand and performs a bitwise AND of the complement and the value in the second source operand. Writes the result to the destination. There are legacy and extended forms of the instruction:

PANDN

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPANDN

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PANDN is an SSE2 instruction and VPANDN is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PANDN xmm1, xmm2/mem128	66 0F DF /r	Generates ones' complement of <i>xmm1</i> , then performs bitwise AND with value in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .
Mnemonic		Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPANDN xmm1. xmm2. xmm3/mem128

C4 RXB.00001 X.src.0.01 DF /r

Related Instructions

(V)PAND, (V)POR, (V)PXOR

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PAVGB VPAVGB

Packed Average Unsigned Bytes

Computes the rounded averages of 16 packed unsigned 8-bit integer values in the first source operand and the corresponding values of the second source operand. Writes each average to the corresponding byte of the destination.

An average is computed by adding pairs of operands, adding 1 to a 9-bit temporary sum, and right-shifting the temporary sum by one bit position.

There are legacy and extended forms of the instruction:

PAVGB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPAVGB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PAVGB is an SSE2 instruction and VPAVGB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PAVGB xmm1, xmm2/mem128	66 0F E0 /r	Averages pairs of packed 8-bit unsigned integer values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the averages to <i>xmm1</i> .
Mnemonic		Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPAVGB xmm1, xmm2, xmm3/mem128

C4 RXB.00001 X.src.0.01 E0 /r

Related Instructions

PAVGW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
_			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PAVGW VPAVGW

Packed Average Unsigned Words

Computes the rounded average of packed unsigned 16-bit integer values in the first source operand and the corresponding values of the second source operand. Writes each average to the corresponding word of the destination.

An average is computed by adding pairs of operands, adding 1 to a 17-bit temporary sum, and right-shifting the temporary sum by one bit position.

There are legacy and extended forms of the instruction:

PAVGW

The first source operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The destination is the same XMM register as the first source operand; the upper 128-bits of the corresponding YMM register are not affected.

VPAVGW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PAVGW is an SSE2 instruction and VPAVGW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

winemonic	Opcode	Description
PAVGW xmm1, xmm2/mem128	66 0F E3 /r	Averages pairs of packed 16-bit unsigned integer values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the averages to <i>xmm1</i> .
Mnemonic		Encoding

Dagarintian

VEX RXB.map_select W.vvvv.L.pp Opcode VPAVGW xmm1, xmm2, xmm3/mem128 C4 RXB.00001 X.src.0.01 E3 /r

Related Instructions

(V)PAVGB

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode)	Cause of Expontion
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PBLENDVB VPBLENDVB

Variable Blend Packed Bytes

Copies packed bytes from either of two sources to a destination, as specified by a mask operand.

The mask is defined by the msb of each byte of the mask operand. The position of a mask bit corresponds to the position of the most significant bit of a copied value.

- When a mask bit = 0, the specified element of the first source is copied to the corresponding position in the destination.
- When a mask bit = 1, the specified element of the second source is copied to the corresponding position in the destination.

There are legacy and extended forms of the instruction:

PBLENDVB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected. The mask operand is the implicit register XMM0.

VPBLENDVB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared. The mask operand is a fourth XMM register selected byte bits [7:4] of an immediate byte.

PBLENDVB is an SSE4.1 instruction and VPBLENDVB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desci	ription	
PBLENDVB xmm1, xmm2/mem128	66 0F 38 10 /r	deper	ts byte values from a ding on the value of M0. Writes the selec	corresponding	mask bits
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPBLENDVB xmm1, xmm2, xmm3/me	em128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	4C /r is4

Related Instructions

(V)BLENDVPD, (V)BLENDVPS

rFLAGS Affected

MXCSR Flags Affected

None

Eveentien	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #Gr			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PBLENDW VPBLENDW

Blend Packed Words

Description

Copies packed words from either of two sources to a destination, as specified by an immediate 8-bit mask operand.

Each mask bit corresponds to a source word value, in ascending order. Mask bit [0] corresponds to source bits [15:0], mask bit [7] corresponds to source bits [127:112].

- When a mask bit = 0, the specified element of the first source is copied to the corresponding position in the destination.
- When a mask bit = 1, the specified element of the second source is copied to the corresponding position in the destination.

There are legacy and extended forms of the instruction:

PBLENDW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPBLENDW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PBLENDW is an SSE4.1 instruction and VPBLENDW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] respectively (see the CPUID Specification, order# 25481).

Instruction Encoding

Millemonic	Opcode	Description
PBLENDW xmm1, xmm2/mem128, imm8	66 0F 3A 0E /r ib	Selects word values from xmm1 or xmm2/mem128, as specified by imm8. Writes the selected values to xmm1.
Mnemonic		Encoding

Oncode

VEX RXB.map_select W.vvvv.L.pp Opcode VPBLENDW xmm1, xmm2, xmm3/mem128, imm8 C4 RXB.00011 X.src.0.01 0E /r /ib

Related Instructions

(V)BLENDPD

Mnomonic

rFLAGS Affected

MXCSR Flags Affected

None

Evention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PCLMULQDQ VPCLMULQDQ

Carry-less Multiply Quadwords

Performs a carry-less multiplication of a selected quadword element of the first source operand by a selected quadword element of the second source operand and writes the product to the destination.

Carry-less multiplication, also known as *binary polynomial multiplication*, is the mathematical operation of computing the product of two operands without generating or propagating carries. It is an essential component of cryptographic processing, and typically requires a large number of cycles.

The instruction provides an efficient means of performing the operation and is particularly useful in implementing the Galois counter mode used in the Advanced Encryption Standard (AES). See Section 1.4, "AES Instructions" for additional information.

Bits 4 and 0 of an 8-bit immediate byte operand specify which quadword of each source operand to multiply, as follows.

Mnemonic	lmm[0]	lmm[4]	Quadword Operands Selected
(V)PCLMULLQLQDQ	0	0	SRC1[63:0], SRC2[63:0]
(V)PCLMULHQLQDQ	1	0	SRC1[127:64], SRC2[63:0]
(V)PCLMULLQHQDQ	0	1	SRC1[63:0], SRC2[127:64]
(V)PCLMULHQHQDQ	1	1	SRC1[127:64], SRC2[127:64]

Alias mnemonics are provided for the various immediate byte combinations.

There are legacy and extended forms of the instruction:

PCLMULQDQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCLMULQDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCLMULQDQ is a CLMUL instruction and VPCLMULQDQ is both a CLMUL instruction and an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[PCL-MULQDQ] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode **Description**

PCLMULQDQ xmm1, xmm2/mem128, imm8 66 0F 3A 44 /r ib Performs carry-less multiplication of a selected quadword element of xmm1 by a selected quadword element of xmm2 or mem128. Elements are selected by bits 4 and 0 of imm8. Writes the product to xmm1.

Mnemonic Encoding

> VEX RXB.map_select W.vvvv.L.pp Opcode

VPCLMULQDQ xmm1, xmm2, xmm3/mem128, imm8 C4 RXB.00011 X.src.0.01 44 /r ib

Related Instructions

(V)PMULDQ, (V)PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PCMPEQB VPCMPEQB

Packed Compare Equal Bytes

Compares 16 packed byte values in the first source operand to corresponding values in the second source operand and writes a comparison result to the corresponding byte of the destination.

When values are equal, the result is FFh; when values are not equal, the result is 00h.

There are legacy and extended forms of the instruction:

PCMPEQB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPEQB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPEQB is an SSE2 instruction and VPCMPEQB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
PCMPEQB xmm1, xmm2/mem128	66 0F 74 /r		ares packed bytes in or mem128. Writes		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPCMPEQB xmm1, xmm2, xmm3/m	em128	C4	RXB.00001	X.src.0.01	74 /r

Related Instructions

(V)PCMPEOD, (V)PCMPEOW, (V)PCMPGTB, (V)PCMPGTD, (V)PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
_			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPEQD VPCMPEQD

Packed Compare Equal Doublewords

Compares four packed doubleword values in the first source operand to corresponding values in the second source operand and writes a comparison result to the corresponding doubleword of the destination.

When values are equal, the result is FFFFFFFh; when values are not equal, the result is 00000000h. There are legacy and extended forms of the instruction:

PCMPEQD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPEQD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPEQD is an SSE2 instruction and VPCMPEQD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PCMPEQD xmm1, xmm2/mem128	66 0F 76 /r	Compares packed doublewords in <i>xmm1</i> to packed doublewords in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .
Maranania		Fuendina

 Wighter Minimum
 Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VPCMPEQD xmm1, xmm2, xmm3/mem128
 C4
 RXB.00001
 X.src.0.01
 76 /r

Related Instructions

(V)PCMPEOB, (V)PCMPEOW, (V)PCMPGTB, (V)PCMPGTD, (V)PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPEQQ VPCMPEQQ

0000000000000000h.

Packed Compare Equal Quadwords

Description

There are legacy and extended forms of the instruction:

PCMPEQQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPEQQ

Mnemonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPEQQ is an SSE4.1 instruction and VPCMPEQQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

PCMPEQQ xmm1, xmm2/mem128	66 0F 38 29 /r		res packed quadwor ords in <i>xmm</i> 2 or <i>men</i>				
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPCMPEQQ xmm1, xmm2, xmm3/me	m128	C4	RXB.00010	X. src.0.01	29 /r		

Related Instructions

(V)PCMPEQB, (V)PCMPEQW, (V)PCMPGTB, (V)PCMPGTD, (V)PCMPGTW

Opcode

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPEQW VPCMPEQW

Packed Compare Equal Words

Compares four packed word values in the first source operand to corresponding values in the second source operand and writes a comparison result to the corresponding word of the destination.

When values are equal, the result is FFFFh; when values are not equal, the result is 0000h.

There are legacy and extended forms of the instruction:

PCMPEQW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPEQW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPEQW is an SSE2 instruction and VPCMPEQW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption			
PCMPEQW xmm1, xmm2/mem128	66 0F 75 /r	Compares packed words in <i>xmm1</i> to packed words in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .					
Mnemonic			Enco	oding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPCMPEQW xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	75 /r		

Related Instructions

(V)PCMPEQB, (V)PCMPEQD, (V)PCMPGTB, (V)PCMPGTD, (V)PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPESTRI VPCMPESTRI

Packed Compare Explicit Length Strings Return Index

Compares character string data in the first and second source operands. Aggregation and comparison operations are carried out as determined by values of the fields of the immediate operand. Writes an index to the ECX register.

See Section 1.5, "String Compare Instructions" for information about immediate byte definition, compare encoding and control functions.

Each string has two associated data items: The actual characters in the two source operands, and length data in two implicit registers.

The absolute value of the data in the EAX/RAX register represents the length of the character string in the first source operand; the absolute value of the data in the EDX/RDX register represents the length of the character string in the second source operand.

The Data Size bit of the immediate operand specifies length parameters. When Data Size = 0, length values represent bytes, and saturate to 16 if greater than 16 or less than -16; when Data Size = 1, length values represent words, and saturate to 8 if greater than 8 or less than -8;

The values of the Mode and Byte fields of the immediate operand determine how the aggregation and comparison operations are carried out.

The rFLAGS	are set to	indicate	the	follo	wing	conditions:

Flag	Condition
CF	Cleared if intermediate result is zero; otherwise set.
PF	cleared.
AF	cleared.
ZF	1 if the absolute value of EDX is less than 16 (8); otherwise cleared.
SF	Set if the absolute value of EAX is less than 16 (8); otherwise cleared.
OF	Equal to the value of InterimResult2[0].

There are legacy and extended forms of the instruction:

PCMPESTRI

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A result index is written to the ECX register.

VPCMPESTRI

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A result index is written to the ECX register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPESTRI is an SSE4.2 instruction and VPCMPESTRI is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE42] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PCMPESTRI xmm1, xmm2/mem128, imm8 66 0F 3A 61 /r ib Compares packed string data in xmm1 and xmm2 or mem128. Writes a result index to

the ECX register.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPCMPESTRI *xmm1*, *xmm2/mem128*, imm8 C4 RXB.00011 X.1111.0.01 61 /r ib

Related Instructions

(V)PCMPESTRM, (V)PCMPISTRI, (V)PCMPISTRM

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	Ю	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									М				M	М	0	0	M
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0
Note:	Bits	31:22.	15. 5.	3. and	1 are	reserve	ed. A fl	aa that	is set	or clea	red is I	Л (moa	lified).	Unaffed	cted fla	as are	blank.

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag that is set or cleared is M (modified). Unaffected flags are blank. Undefined flags are U.

MXCSR Flags Affected

None

Eveention	Mode		•	Cause of Evention			
Exception Real Virt Prot		Prot	Cause of Exception				
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.vvvv ! = 1111b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PCMPESTRM VPCMPESTRM

Packed Compare Explicit Length Strings Return Mask

Compares character string data in the first and second source operands. Aggregation and comparison operations are carried out as determined by values of the fields of the immediate operand. Writes a mask value to the implicit XMM0 register.

See Section 1.5, "String Compare Instructions" for information about immediate byte definition, compare encoding and control functions.

Each string has two associated data items: The actual characters in the two source operands, and length data in two implicit registers.

The absolute value of the data in the EAX/RAX register represents the length of the character string in the first source operand; the absolute value of the data in the EDX/RDX register represents the length of the character string in the second source operand.

The Data Size bit of the immediate operand specifies length parameters. When Data Size = 0, length values represent bytes, and saturate to 16 if greater than 16 or less than -16; when Data Size = 1, length values represent words, and saturate to 8 if greater than 8 or less than -8;

The rFLAGS	are set to	indicate	the	following	conditions:

Flag	Condition
CF	Cleared if intermediate result is zero; otherwise set.
PF	cleared.
AF	cleared.
ZF	1 if the absolute value of EDX is less than 16 (8); otherwise cleared.
SF	Set if the absolute value of EAX is less than 16 (8); otherwise cleared.
OF	Equal to the value of InterimResult2[0].

There are legacy and extended forms of the instruction:

PCMPESTRM

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A mask result is written to the XMM0 register.

VPCMPESTRM

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A mask result is written to the XMM0 register.

PCMPESTRM is an SSE4.2 instruction and VPCMPESTRM is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE42] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PCMPESTRMxmm1, xmm2/mem128, imm8 66 0F 3A 60 /r ib Compares packed string data in xmm1 and xmm2 or mem128. Writes a mask value to

the XMM0 register.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPCMPESTRM *xmm1*, *xmm2/mem128*, imm8 C4 RXB.00011 X.1111.0.01 60 /r ib

Related Instructions

(V)PCMPESTRI, (V)PCMPISTRI, (V)PCMPISTRM

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	Ю	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									М				M	М	0	0	М
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

MXCSR Flags Affected

None

Real			Cause of Evention				
···	Virt	Prot	Cause of Exception				
Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.				
Α	Α		AVX instructions are only recognized in protected mode.				
S	S	S	CR0.EM = 1.				
S	S	S	CR4.OSFXSR = 0.				
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
		Α	XfeatureEnabledMask[2:1]! = 11b.				
		Α	VEX.vvvv ! = 1111b.				
		Α	VEX.L = 1.				
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
S	S	Х	Lock prefix (F0h) preceding opcode.				
S	S	Х	CR0.TS = 1.				
S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
S	S	Х	Memory address exceeding data segment limit or non-canonical.				
		Х	Null data segment used to reference memory.				
	S	Х	Instruction execution caused a page fault.				
	A	A A S S S S S S S S S S S S S S S S S S	A A S S X S S X S S X X S S X X X X X X				

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PCMPGTB VPCMPGTB

Packed Compare Greater Than Signed Bytes

Compares 16 packed signed byte values in the first source operand to corresponding values in the second source operand and writes a comparison result to the corresponding byte of the destination.

When a value in the first operand is greater than a value in the second source operand, the result is FFh; when a value in the first operand is less than or equal to a value in the second operand, the result is 00h

There are legacy and extended forms of the instruction:

PCMPGTB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPGTB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPGTB is an SSE2 instruction and VPCMPGTB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion			
PCMPGTB xmm1, xmm2/mem128	66 0F 66 /r	Compares packed bytes in <i>xmm1</i> to packed bytes in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .					
Mnemonic			Enco	ding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPCMPGTB xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	66 /r		

Related Instructions

(V)PCMPEQB, (V)PCMPEQD, (V)PCMPEQW, (V)PCMPGTD, (V)PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF S X I		Χ	Instruction execution caused a page fault.					

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPGTD VPCMPGTD

Packed Compare Greater Than Signed Doublewords

Compares four packed signed doubleword values in the first source operand to corresponding values in the second source operand and writes a comparison result to the corresponding doubleword of the destination.

When a value in the first operand is greater than a value in the second operand, the result is FFFFFFFh; when a value in the first operand is less than or equal to a value in the second operand, the result is 00000000h.

There are legacy and extended forms of the instruction:

PCMPGTD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPGTD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPGTD is an SSE2 instruction and VPCMPGTD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion		
PCMPGTD xmm1, xmm2/mem128	Compares packed bytes in <i>xmm1</i> to packed bytes in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .					
Mnemonic		Enco	ding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCMPGTD xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	66 /r	

Related Instructions

(V)PCMPEOB, (V)PCMPEOD, (V)PCMPEOW, (V)PCMPGTB, (V)PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF S X I		Χ	Instruction execution caused a page fault.					

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPGTQ VPCMPGTQ

Packed Compare Greater Than Signed Quadwords

Description

Compares two packed signed quadword values in the first source operand to corresponding values in the second source operand and writes a comparison result to the corresponding quadword of the destination.

When a value in the first operand is greater than a value in the second operand, the result is FFFFFFFFFFFFF; when a value in the first operand is less than or equal to a value in the second operand, the result is 000000000000000000.

There are legacy and extended forms of the instruction:

PCMPGTQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPGTQ

Mnomonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPGTQ is an SSE4.2 instruction and VPCMPGTQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE42] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

MILIGINIONIC	Opcode	Description
PCMPGTQ xmm1, xmm2/mem128	66 0F 38 37 /r	Compares packed bytes in <i>xmm1</i> to packed bytes in <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .

Mnemonic Encoding

Oncode

VEX RXB.map_select W.vvvv.L.pp Opcode VPCMPGTQ xmm1, xmm2, xmm3/mem128 C4 RXB.00010 X.src.0.01 37 /r

Related Instructions

(V)PCMPEOB, (V)PCMPEOD, (V)PCMPEOW, (V)PCMPGTB, (V)PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF S X I		Χ	Instruction execution caused a page fault.					

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPGTW Packed Compare Greater Than Signed Words VPCMPGTW

Compares two packed signed word values in the first operand to corresponding values in the second source operand and writes a comparison result to the corresponding word of the destination.

When a value in the first operand is greater than a value in the second operand, the result is FFFFh; when a value in the first operand is less than or equal to a value in the second operand, the result is 0000h.

There are legacy and extended forms of the instruction:

PCMPGTW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPCMPGTW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PCMPGTW is an SSE2 instruction and VPCMPGTW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion	
PCMPGTW xmm1, xmm2/mem128	66 0F 65 /r	Compares packed bytes in <i>xmm1</i> to packed bytes <i>xmm2</i> or <i>mem128</i> . Writes results to <i>xmm1</i> .			
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPCMPGTW xmm1, xmm2, xmm3/m	em128	C4	RXB.00001	X.src.0.01	65 /r

Related Instructions

(V)PCMPEQB, (V)PCMPEQD, (V)PCMPEQW, (V)PCMPGTB, (V)PCMPGTD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF S X I		Χ	Instruction execution caused a page fault.					

X — AVX and SSE exception A — AVX exception S — SSE exception

PCMPISTRI VPCMPISTRI

Packed Compare Implicit Length Strings Return Index

Compares character string data in the first and second source operands. Aggregation and comparison operations are carried out as determined by values of the fields of the immediate operand. Writes an index to the ECX register.

See Section 1.5, "String Compare Instructions" for information about immediate byte definition, compare encoding and control functions.

Each input byte or word is augmented with a valid/invalid tag. A byte or word is considered valid when it has an index lower than that of the least significant null byte/word (the least significant null byte/word is also invalid).

Aggregation and comparison operations are performed and an index is returned in ECX. If no bits are set in InterimResult2[0], ECX is set to 16 for word strings or 8 for byte strings.

The rFLAGS	are set to	indicate	the	following	conditions:

Flag	Condition
CF	Cleared if intermediate result is zero; otherwise set.
PF	cleared.
AF	cleared.
ZF	1 if the absolute value of EDX is less than 16 (8); otherwise cleared.
SF	Set if the absolute value of EAX is less than 16 (8); otherwise cleared.
OF	Equal to the value of InterimResult2[0].

There are legacy and extended forms of the instruction:

PCMPISTRI

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A result index is written to the ECX register.

VPCMPISTRI

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A result index is written to the ECX register.

PCMPISTRI is an SSE4.2 instruction and VPCMPISTRI is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE42] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PCMPISTRI xmm1, xmm2/mem128, imm8

66 0F 3A 63 /r ib Compares packed string data in xmm1 and xmm2 or mem128. Writes a result index to the ECX register.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPCMPISTRI *xmm1*, *xmm2/mem128*, imm8 C4 RXB.00011 X.1111.0.01 63 /r ib

Related Instructions

(V)PCMPESTRI, (V)PCMPESTRM, (V)PCMPISTRM

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	Ю	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									М				М	М	0	0	М
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag that is set or cleared is M (modified). Unaffected flags are blank. Undefined flags are U.

MXCSR Flags Affected

None

Evention	Mode			Cause of Exception					
Exception	Real Virt Prot		Prot	Cause of Exception					
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	VEX.vvvv ! = 1111b.					
			Α	VEX.L = 1.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Χ	Instruction execution caused a page fault.					
V AVV and CCE avecation			•						

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PCMPISTRM VPCMPISTRM

Packed Compare Implicit Length Strings Return Mask

Compares character string data in the first and second source operands. Aggregation and comparison operations are carried out as determined by values of the fields of the immediate operand. Writes a result or mask value to the XMM0 register.

See Section 1.5, "String Compare Instructions" for information about immediate byte definition, compare encoding and control functions.

Each input byte or word is augmented with a valid/invalid tag. A byte or word is considered valid when it has an index lower than that of the least significant null byte/word (the least significant null byte/word is also invalid).

Aggregation and comparison operations are performed. Depending on the values of fields in the immediate byte, InterimResult2 is either zero-extended to 128 bits or expanded into a byte/word-mask, and then written to XMM0.

Flag	Condition
CF	Cleared if intermediate result is zero; otherwise set.
PF	cleared.
AF	cleared.
ZF	1 if the absolute value of EDX is less than 16 (8); otherwise cleared.
SF	Set if the absolute value of EAX is less than 16 (8); otherwise cleared.
OF	Equal to the value of InterimResult2[0].

There are legacy and extended forms of the instruction:

PCMPISTRM

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A mask result is written to the XMM0 register.

VPCMPISTRM

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. A mask result is written to the XMM0 register.

PCMPISTRM is an SSE4.2 instruction and VPCMPISTRM is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE42] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PCMPISTRM xmm1, xmm2/mem128, imm8 66 0F 3A 62 /r ib Compares packed string data in xmm1 and xmm2 or mem128. Writes a result or mask

to the XMM0 register.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPCMPISTRM *xmm1*, *xmm2/mem128*, imm8 C4 RXB.00011 X.1111.0.01 62 /r ib

Related Instructions

(V)PCMPESTRI, (V)PCMPESTRM, (V)PCMPISTRI

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	Ю	PL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									М				М	М	0	0	М
21	20	19	18	17	16	14	13	12	11	10	9	8	7	6	4	2	0
Note:	Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag that is set or cleared is M (modified). Unaffected flags are blank.																

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag that is set or cleared is M (modified). Unaffected flags are blank. Undefined flags are U.

MXCSR Flags Affected

None

Eveention	Mode			Cause of Evention					
Exception	Real Virt Prot		Prot	Cause of Exception					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	VEX.vvvv ! = 1111b.					
			Α	VEX.L = 1.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PEXTRB VPEXTRB

Extract Packed Byte

Extracts a byte from a source register and writes it to an 8-bit memory location or to the low-order byte of a general-purpose register, with zero-extension to 32 or 64 bits. Bits [3:0] of an immediate byte operand select the byte to be extracted:

Source Bits Extracted
[7:0]
[15:8]
[23:16]
[31:24]
[39:32]
[47:40]
[55:48]
[63:56]
[71:64]
[79:72]
[87:80]
[95:88]
[103:96]
[111:104]
[119:112]
[127:120]

There are legacy and extended forms of the instruction:

PEXTRB

The source operand is an XMM register and the destination is either an 8-bit memory location or the low-order byte of a general-purpose register. When the destination is a general-purpose register, the extracted byte is zero-extended to 32 or 64 bits.

VPEXTRB

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register and the destination is either an 8-bit memory location or the low-order byte of a general-purpose register. When the destination is a general-purpose register, the extracted byte is zero-extended to 32 or 64 bits.

PEXTRB is an SSE4.1 instruction and VPEXTRB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PEXTRB reg/m8, xmm, imm8 66 0F 3A 14 /r ib Extracts an 8-bit value specified by imm8 from xmm

and writes it to *m*8 or the low-order byte of a general-

purpose register, with zero-extension.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPEXTRB reg/mem8, xmm, imm8 C4 RXB.00011 X.1111.0.01 14 /r ib

Related Instructions

(V)PEXTRD, (V)PEXTRW, (V)PEXTRQ, (V)PINSRB, (V)PINSRD, (V)PINSRW, (V)PINSRQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Evantion	Mode			Cause of Exception					
Exception	Real	Virt	Prot	Cause of Exception					
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Involid appeds #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	VEX.vvvv! = 1111b.					
			Α	VEX.L = 1.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Χ	Lock prefix (F0h) preceding opcode.					
Device not available, #NM	S	S	Χ	CR0.TS = 1.					
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	Χ	Write to a read-only data segment.					
			Χ	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.					

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PEXTRD VPEXTRD

Extract Packed Doubleword

Extracts a doubleword from a source register and writes it to an 32-bit memory location or a 32-bit general-purpose register. Bits [1:0] of an immediate byte operand select the doubleword to be extracted:

Value of imm8 [1:0]	Source Bits Extracted
00	[31:0]
01	[63:32]
10	[95:64]
11	[127:96]

There are legacy and extended forms of the instruction:

PEXTRD

The encoding is the same as PEXTRQ, with REX.W = 0.

The source operand is an XMM register and the destination is either an 32-bit memory location or a 32-bit general-purpose register.

VPEXTRD

The extended form of the instruction has a 128-bit encoding only.

The encoding is the same as VPEXTRO, with VEX.W = 0.

The source operand is an XMM register and the destination is either an 32-bit memory location or a 32-bit general-purpose register.

PEXTRD is an SSE4.1 instruction and VPEXTRD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic C	Opcode	Description
------------	--------	-------------

PEXTRD reg32/mem32, xmm, imm8 66 (W0) 0F 3A 16 /r ib Extracts a 32-bit value specified by imm8 from xmm and writes it to mem32 or reg32.

Mnemonic Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 C4
 RXB.00011
 0.1111.0.01
 16 /r ib

VPEXTRD reg32/mem32, xmm, imm8

Related Instructions

(V)PEXTRB, (V)PEXTRW, (V)PEXTRQ, (V)PINSRB, (V)PINSRD, (V)PINSRW, (V)PINSRQ

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Χ	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PEXTRQ VPEXTRQ

Extract Packed Quadword

Extracts a quadword from a source register and writes it to an 64-bit memory location or to a 64-bit general-purpose register. Bit [0] of an immediate byte operand selects the quadword to be extracted:

Value of imm8 [0]	Source Bits Extracted
0	[63:0]
1	[127:64]

There are legacy and extended forms of the instruction:

PEXTRQ

The encoding is the same as PEXTRD, with REX.W = 1.

The source operand is an XMM register and the destination is either an 64-bit memory location or a 64-bit general-purpose register.

VPEXTRQ

The extended form of the instruction has a 128-bit encoding only.

The encoding is the same as VPEXTRD, with VEX.W = 1.

The source operand is an XMM register and the destination is either an 64-bit memory location or a 64-bit general-purpose register.

PEXTRQ is an SSE4.1 instruction and VPEXTRQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PEXTRQ reg64/mem64, xmm, imm8 66 (W1) 0F 3A 16 /r ib Extracts a 64-bit value specified by imm8 from xmm and writes it to mem64 or reg64.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode
C4 RXB.00011 1.1111.0.01 16 /r ib

VPEXTRQ reg64/mem64, xmm, imm8

Related Instructions

(V)PEXTRB, (V)PEXTRD, (V)PEXTRW, (V)PINSRB, (V)PINSRD, (V)PINSRW, (V)PINSRQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Evantion	Mode			Cause of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	Ø	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.vvvv ! = 1111b.		
			Α	VEX.L = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP	S	S	Х	Write to a read-only data segment.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		

X — AVX and SSE exception A — AVX exception S — SSE exception

PEXTRW VPEXTRW

Extract Packed Word

Extracts a word from a source register and writes it to a 16-bit memory location or to the low-order word of a general-purpose register, with zero-extension to 32 or 64 bits. Bits [3:0] of an immediate byte operand select the word to be extracted:

Value of imm8 [2:0]	Source Bits Extracted
000	[15:0]
001	[31:16]
010	[47:32
011	[63:48]
100	[79:64]
101	[95:80]
110	[111:96]
111	[127:112]

There are legacy and extended forms of the instruction:

PEXTRW

The legacy form of the instruction has SSE2 and SSE4.1 encodings.

The source operand is an XMM register and the destination is the low-order word of a general-purpose register. The extracted word is zero-extended to 32 or 64 bits.

The source operand is an XMM register and the destination is either an 16-bit memory location or the low-order word of a general-purpose register. When the destination is a general-purpose register, the extracted word is zero-extended to 32 or 64 bits.

VPEXTRW

The extended form of the instruction has two 128-bit encodings that correspond to the two legacy encodings.

The source operand is an XMM register and the destination is the low-order word of a general-purpose register. The extracted word is zero-extended to 32 or 64 bits.

The source operand is an XMM register and the destination is either an 16-bit memory location or the low-order word of a general-purpose register. When the destination is a general-purpose register, the extracted word is zero-extended to 32 or 64 bits.

PEXTRW is either an SSE2 or an SSE4.1 instruction. VPEXTRW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2], Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PEXTRW reg, xmm, imm8	66 0F C5 /r ib	Extracts a 16-bit value specified by <i>imm8</i> from <i>xmm</i> and writes it to the low-order byte of a general-purpose register, with zero-extension.
PEXTRW reg/m16, xmm, imm8	66 0F 3A 15 /r ib	Extracts a 16-bit value specified by <i>imm8</i> from <i>xmm</i> and writes it to <i>m16</i> or the low-order byte of a general-purpose register, with zero-extension.

Mnemonic **Encoding**

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPEXTRW reg, xmm, imm8	C4	RXB.00001	X.1111.0.01	C5 /r ib
VPEXTRW reg/mem16, xmm, imm8	C4	RXB.00011	X.1111.0.01	15 /r ib

Related Instructions

(V)PEXTRB, (V)PEXTRD, (V)PEXTRQ, (V)PINSRB, (V)PINSRD, (V)PINSRW, (V)PINSRQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Involid appeds #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Χ	Write to a read-only data segment.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception

A — AVX exception S — SSE exception

PHADDD VPHADDD

Packed Horizontal Add Doubleword

Adds adjacent pairs of 32-bit signed integers in two source operands and packs the sums into a destination. If a sum overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set) and only the low-order 32 bits of the sum are written in the destination.

There are legacy and extended forms of the instruction:

PHADDD

The first source register is also the destination register.

Adds the 32-bit signed integer values in bits [63:32] and bits [31:0] of the first source XMM register and packs the sum into bits [31:0] of the destination; adds the 32-bit signed integer values in bits [127:96] and bits [95:64] of the first source register and packs the sum into bits [63:32] of the destination. Adds the corresponding values in the second source XMM register or a 128-bit memory location and packs the sums into bits [95:64] and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destination not affected.

VPHADDD

The extended form of the instruction has a 128-bit encoding only.

Adds the 32-bit signed integer values in bits [63:32] and bits [31:0] of the first source XMM register and packs the sum into bits [31:0] of the destination XMM register; adds the 32-bit signed integer values in bits [127:96] and bits [95:64] of the first source register and packs the sum into bits [63:32] of the destination. Adds the corresponding values in the second source XMM register or a 128-bit memory location and packs the sums into bits [95:64] and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHADDD is an SSSE3 instruction and VPHADDD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description			
PHADDD xmm1, xmm2/mem128	66 0F 38 02 /r	Adds adjacent pairs of signed integers in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes packed sums to <i>xmm1</i> .				
Mnemonic			Enco	ding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHADDD xmm1, xmm2, xmm3/me	em128	C4	RXB.00010	X.src.0.01	02 /r	

Related Instructions

(V)PHADDW, (V)PHADDSW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Course of Evrandian			
Exception Real \		Virt	Prot	Cause of Exception			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.			
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Χ	Instruction execution caused a page fault.			

X — AVX and SSE exception A — AVX exception

S — SSE exception

PHADDSW VPHADDSW

Packed Horizontal Add with Saturation Word

Adds adjacent pairs of 16-bit signed integers in two source operands, with saturation, and packs the sums into a destination.

Positive sums greater than 7FFFh are saturated to 7FFFh; negative sums less than 8000h are saturated to 8000h.

There are legacy and extended forms of the instruction:

PHADDSW

The first source register is also the destination.

Adds four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with bits [31:16] and [15:0] and packs each saturated 16-bit sum into the low quadword of the destination sequentially, starting with bits [15:0]. Adds the corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs each saturated 16-bit sum into the high quadword of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPHADDSW

The extended form of the instruction has a 128-bit encoding only.

Adds four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with bits [31:16] and [15:0] and packs each saturated 16-bit sum into the low quadword of the destination sequentially, starting with bits [15:0]. Adds the corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs each saturated 16-bit sum into the high quadword of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHADDSW is an SSSE3 instruction and VPHADDSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000 00001 ECX[SSSE3] and Fn0000 00001 ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description				
PHADDSW xmm1, xmm2/mem128	66 0F 38 03 /r	Adds adjacent pairs of signed integers in xmm1 at xmm2 or mem128, with saturation. Writes packed sums to xmm1.				
Mnemonic		Encoding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHADDSW xmm1, xmm2, xmm3/me	em128	C4	RXB.00010	X. <i>src</i> .0.01	03 /r	

Related Instructions

(V)PHADDD, (V)PHADDW

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode)	Cause of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PHADDW VPHADDW

Packed Horizontal Add Word

Adds adjacent pairs of 16-bit signed integers in two source operands and packs the sums into a destination. If a sum overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set) and only the low-order 32 bits of the sum are written in the destination.

There are legacy and extended forms of the instruction:

PHADDW

The first source register is also the destination.

Adds four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with bits [31:16] and [15:0] and packs each 16-bit sum into the low quadword of the destination sequentially, starting with bits [15:0]. Adds the corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs each 16-bit sum into the high quadword of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPHADDW

The extended form of the instruction has a 128-bit encoding only.

Adds four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with bits [31:16] and [15:0] and packs each 16-bit sum into the low quadword of the destination sequentially, starting with bits [15:0]. Adds the corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs each 16-bit sum into the high quadword of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHADDSW is an SSSE3 instruction and VPHADDSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481)

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
PHADDW xmm1, xmm2/mem128	66 0F 38 01 /r	Adds a xmm2	djacent pairs of signor or <i>mem128</i> . Writes p	ed integers in <i>xr</i> backed sums to	mm1 and xmm1.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPHADDW xmm1, xmm2, xmm3/me	m128	C4	RXB.00010	X. <i>src</i> .0.01	01 /r

Related Instructions

(V)PHADDD, (V)PHADDSW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PHMINPOSUW VPHMINPOSUW

Horizontal Minimum and Position

Finds the minimum unsigned 16-bit value in the source operand and copies it to the low order word element of the destination. Writes the source position index of the value to bits [18:16] of the destination and clears bits[127:19] of the destination.

There are legacy and extended forms of the instruction:

PHMINPOSUW

The source operand is an XMM register or 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPHMINPOSUW

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register or 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHMINPOSUW is an SSE4.1 instruction and VPHMINPOSUW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000 00001 ECX[SSE41] and Fn0000 00001 ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	cription	
PHMINPOSUW xmm1, xmm2/mem128	66 0F 38 41 /r	xmı its p	ds the minimum uns m2 or mem128, copi oosition index to xmim1[127:19].	es it to xmm1[1	5 <i>:0]</i> ; writes
Mnemonic			Enco	oding	
	•	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPHMINPOSUW xmm1, xmm2/mem128		C4	RXB.00010	X.1111.0.01	41 /r

Related Instructions

(V)PMINSB, (V)PMINSD, (V)PMINSW, (V)PMINUB, (V)PMINUD, (V)PMINUW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evantion		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PHSUBD VPHSUBD

Packed Horizontal Subtract Doubleword

Subtracts adjacent pairs of 32-bit signed integers in two source operands and packs the differences into a destination. The higher-order doubleword of each pair is subtracted from the lower-order doubleword.

There are legacy and extended forms of the instruction:

PHSUBD

The first source register is also the destination.

Subtracts the 32-bit signed integer value in bits [63:32] of the first source XMM register from the value in bits [31:0] of the first source XMM register and packs the difference into bits [31:0] of the destination; subtracts the 32-bit signed integer value in bits [127:96] from the value in bits [95:64] and packs the difference into bits [63:32] of the destination. Subtracts the corresponding values in the second source XMM register or a 128-bit memory location and packs the differences into bits [95:64] and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPHSUBD

The extended form of the instruction has a 128-bit encoding only.

Subtracts the 32-bit signed integer value in bits [63:32] of the first source XMM register from the value in bits [31:0] of the first source XMM register and packs the difference into bits [31:0] of the destination XMM register; subtracts the 32-bit signed integer values in bits [127:96] from the value in bits [95:64] and packs the difference into bits [63:32] of the destination. Subtracts the corresponding values in the second source XMM register or a 128-bit memory location and packs the differences into bits [95:64] and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHSUBD is an SSSE3 instruction and VPHSUBD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PHSUBD xmm1, xmm2/mem128	66 0F 38 06 /r	Adds adjacent pairs of signed integers in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes packed sums to <i>xmm1</i> .
Mnemonic		Encoding
		VEX RXB.map_select W.vvvv.L.pp Opcode

C4

RXB.00010

X.src.0.01

Related Instructions

(V)PHSUBW, (V)PHSUBSW

VPHSUBD xmm1, xmm2, xmm3/mem128

06 /r

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention		Mode		Cauca of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PHSUBSW VPHSUBSW

Packed Horizontal Subtract with Saturation Word

Subtracts adjacent pairs of 16-bit signed integers in two source operands, with saturation, and packs the differences into a destination. The higher-order word of each pair is subtracted from the lowerorder word.

Positive differences greater than 7FFFh are saturated to 7FFFh; negative differences less than 8000h are saturated to 8000h.

There are legacy and extended forms of the instruction:

PHSUBSW

The first source register is also the destination.

Subtracts four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with the value in bits [15:0] minus the value in bits [31:16], and packs four saturated 16-bit differences into bits [63:0] of the destination, starting with bits [15:0]. Subtracts the four corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs four saturated 16-bit differences into bits [127:64] of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

VPHSUBSW

The extended form of the instruction has a 128-bit encoding only.

Subtracts four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with the value in bits [15:0] minus the value in bits [31:16], and packs four saturated 16-bit differences into bits [63:0] of the destination XMM register, starting with bits [15:0]. Subtracts the four corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs four saturated 16-bit differences into bits [127:64] of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHSUBSW is an SSSE3 instruction and VPHSUBSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000 00001 ECX[SSSE3] and Fn0000 00001 ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
PHSUBSW xmm1, xmm2/mem128	66 0F 38 07 /r	and xn	cts adjacent pairs of nm2 or mem128, with nces to xmm1.		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPHSUBSW xmm1, xmm2, xmm3/n	nem128	C4	RXB.00010	X. <u>src</u> .0.01	07 /r

Related Instructions

(V)PHSUBD, (V)PHSUBW

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PHSUBW VPHSUBW

Packed Horizontal Subtract Word

Subtracts adjacent pairs of 16-bit signed integers in two source operands and packs the differences into a destination. The higher-order word of each pair is subtracted from the lower-order word.

There are legacy and extended forms of the instruction:

PHSUBW

The first source register is also the destination register.

Subtracts four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with the value in bits [15:0] minus the value in bits [31:16], and packs four 16-bit differences into bits [63:0] of the destination, starting with bits [15:0]. Subtracts the four corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs four 16-bit differences into bits [127:64] of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

VPHSUBW

The extended form of the instruction has a 128-bit encoding only.

Subtracts four adjacent pairs of 16-bit signed integer values in the first source XMM register, starting with the value in bits [15:0] minus the value in bits [31:16], and packs four 16-bit differences into bits [63:0] of the destination XMM register, starting with bits [15:0]. Subtracts the four corresponding adjacent pairs of values in the second source XMM register or a 128-bit memory location and packs four 16-bit differences into bits [127:64] of the destination, starting with bits [79:64]. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PHSUBW is an SSSE3 instruction and VPHSUBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
PHSUBW xmm1, xmm2/mem128	66 0F 38 05 /r	Adds a xmm2	ndjacent pairs of sign or <i>mem128</i> . Writes p	ed integers in <i>xr</i> backed sums to <i>x</i>	nm1 and xmm1.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPHSUBW xmm1, xmm2, xmm3/me	m128	C4	RXB.00010	X.src.0.01	05 /r

Related Instructions

(V)PHSUBD, (V)PHSUBW

rFLAGS Affected

None

MXCSR Flags Affected

None

Mode)	Course of Europetica
Real	Virt	Prot	Cause of Exception
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Α	Α		AVX instructions are only recognized in protected mode.
S	S	S	CR0.EM = 1.
S	S	S	CR4.OSFXSR = 0.
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
		Α	XfeatureEnabledMask[2:1]! = 11b.
		Α	VEX.L = 1.
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
S	S	Х	Lock prefix (F0h) preceding opcode.
S	S	Х	CR0.TS = 1.
S	S	Х	Memory address exceeding stack segment limit or non-canonical.
S	S	Х	Memory address exceeding data segment limit or non-canonical.
		Х	Null data segment used to reference memory.
	S	Χ	Instruction execution caused a page fault.
	Real X A S S S S	Real Virt	Real Virt Prot X X X A A A S S S S S S A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X

X — AVX and SSE exception A — AVX exception

S — SSE exception

PINSRB VPINSRB

Packed Insert Byte

Inserts a byte from an 8-bit memory location or the low-order byte of a 32-bit general-purpose register into a destination register. Bits [3:0] of an immediate byte operand select the location where the byte is to be inserted:

Value of imm8 [3:0]	Insertion Location
0000	[7:0]
0001	[15:8]
0010	[23:16]
0011	[31:24]
0100	[39:32]
0101	[47:40]
0110	[55:48]
0111	[63:56]
1000	[71:64]
1001	[79:72]
1010	[87:80]
1011	[95:88]
1100	[103:96]
1101	[111:104]
1110	[119:112]
1111	[127:120]

There are legacy and extended forms of the instruction:

PINSRB

The source operand is either an 8-bit memory location or the low-order byte of a 32-bit general-purpose register and the destination an XMM register. The other bytes of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPINSRB

The extended form of the instruction has a 128-bit encoding only.

There are two source operands. The first source operand is either an 8-bit memory location or the low-order byte of a 32-bit general-purpose register and the second source operand is an XMM register. The destination is a second XMM register. All the bytes of the second source other than the byte that corresponds to the location of the inserted byte are copied to the destination. Bits [255:128] of the YMM register that corresponds to destination are cleared.

PINSRB is an SSE4.1 instruction and VPINSRB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PINSRB xmm, reg32/mem8, imm8 66 0F 3A 20 /r ib Inserts an 8-bit value selected by imm8 from the low-order byte of reg32 or from mem8 into xmm.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPINSRB xmm, reg/mem8, xmm, imm8 C4 RXB.00011 X.1111.0.01 20 /r ib

Related Instructions

(V)PEXTRB, (V)PEXTRD, (V)PEXTRQ, (V)PEXTRW, (V)PINSRD, (V)PINSRQ, (V)PINSRW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Course of Everytian
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PINSRD VPINSRD

Packed Insert Doubleword

Inserts a doubleword from a 32-bit memory location or a 32-bit general-purpose register into a destination register. Bits [1:0] of an immediate byte operand select the location where the doubleword is to be inserted:

Value of imm8 [1:0]	Insertion Location
00	[31:0]
01	[63:32]
10	[95:64]
11	[127:96]

There are legacy and extended forms of the instruction:

PINSRD

The encoding is the same as PINSRQ, with REX.W = 0.

The source operand is either a 32-bit memory location or a 32-bit general-purpose register and the destination an XMM register. The other doublewords of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPINSRD

The extended form of the instruction has a 128-bit encoding only.

The encoding is the same as VPINSRO, with VEX.W = 0.

There are two source operands. The first source operand is either a 32-bit memory location or a 32-bit general-purpose register and the second source operand is an XMM register. The destination is a second XMM register. All the doublewords of the second source other than the doubleword that corresponds to the location of the inserted doubleword are copied to the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PINSRD is an SSE4.1 instruction and VPINSRD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	scription	
PINSRD xmm, reg32/mem32, imm8	66 (W0) 0F 3A 22 /r ib	Inserts a 32-bit valu reg32 or mem32 in		mm8 from
Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPINSRD xmm, reg32/mem32, xmm,	imm8 C4	RXB.00011	0.1111.0.01	22 /r ib

Related Instructions

(V)PEXTRB, (V)PEXTRD, (V)PEXTRQ, (V)PEXTRW, (V)PINSRB, (V)PINSRQ, (V)PINSRW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Ones of Essentian
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Involid appede #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PINSRQ VPINSRQ

Packed Insert Quadword

Inserts a quadword from a 64-bit memory location or a 64-bit general-purpose register into a destination register. Bit [0] of an immediate byte operand selects the location where the doubleword is to be inserted:

Value of imm8 [0]	Insertion Location
0	[63:0]
1	[127:64]

There are legacy and extended forms of the instruction:

PINSRQ

The encoding is the same as PINSRD, with REX.W = 1.

The source operand is either a 64-bit memory location or a 64-bit general-purpose register and the destination an XMM register. The other quadwords of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPINSRQ

The extended form of the instruction has a 128-bit encoding only.

The encoding is the same as VPINSRD, with VEX.W = 1.

There are two source operands. The first source operand is either a 64-bit memory location or a 64-bit general-purpose register and the second source operand is an XMM register. The destination is a second XMM register. All the quadwords of the second source other than the quadword that corresponds to the location of the inserted quadword are copied to the destination. Bits [255:128] of the YMM register that corresponds to the destination XMM registers are cleared.

PINSRQ is an SSE4.1 instruction and VPINSRQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	escription	
PINSRQ xmm, reg64/mem64, imm8	66 (W1) 0F 3A 22 /r ib	Inserts a 64-bit val reg64 or mem64 i		imm8 from
Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPINSRQ xmm, reg64/mem64, xmm,	imm8 C4	RXB.00011	1.1111.0.01	22 /r ib

Related Instructions

(V)PEXTRB, (V)PEXTRD, (V)PEXTRO, (V)PEXTRW, (V)PINSRB, (V)PINSRD, (V)PINSRW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PINSRW VPINSRW

Packed Insert Word

Inserts a word from a 16-bit memory location or the low-order word of a 32-bit general-purpose register into a destination register. Bits [2:0] of an immediate byte operand select the location where the byte is to be inserted:

Value of imm8 [2:0]	Insertion Location
000	[15:0]
001	[31:16]
010	[47:32
011	[63:48]
100	[79:64]
101	[95:80]
110	[111:96]
111	[127:112]

There are legacy and extended forms of the instruction:

PINSRW

The source operand is either a 16-bit memory location or the low-order word of a 32-bit general-purpose register and the destination an XMM register. The other words of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPINSRW

The extended form of the instruction has a 128-bit encoding only.

There are two source operands. The first source operand is either a 16-bit memory location or the low-order word of a 32-bit general-purpose register and the second source operand is an XMM register. The destination is an XMM register. All the words of the second source other than the word that corresponds to the location of the inserted word are copied to the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PINSRW is an SSE1 instruction and VPINSRW is an AVX instruction. Support for these instructions is indicated by CPUID CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
PINSRW xmm, reg32/mem16, imm8	66 0F C4 /r ib		rts a 16-bit value selected reg32 of		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPINSRW xmm, reg32/mem16, xmm,	imm8	C4	RXB.00001	X.1111.0.01	C4 /r ib

Related Instructions

(V)PEXTRB, (V)PEXTRD, (V)PEXTRQ, (V)PEXTRW, (V)PINSRB, (V)PINSRD, (V)PINSRQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Evantion	Mode			Course of Everytion
Exception	Real	Virt	Prot	Cause of Exception
	X X		Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid apcode #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMADDUBSW VPMADDUBSW

Packed Multiply and Add Unsigned Byte to Signed Word

Multiplies and adds eight sets of two packed 8-bit unsigned values from the first source register and two packed 8-bit signed values from the second source register, with signed saturation; writes eight 16-bit sums to the destination.

Source registers 1 and 2 consist of bytes [a0 a1 a2 ...] and [b0 b1 b2 ...] and the destination register consists of words [w0 w1 w2 ...]. Operation is summarized as follows.

- The product of the values in bits [7:0] of the source registers (a0b0) is added to the product of the values in bits [15:8] of the source registers (a1b1). The saturated sum w0 = (a0b0 + a1b1) is written to bits [15:0] of the destination.
- The product of the values in bits [23:16] of the source registers (a2b2) is added to the product of the values in bits [31:24] of the source registers (a3b3). The saturated sum w1 = (a2b2 + a3b3) is written to bits [31:16] of the destination.
- The product of the values in bits [39:32] of the source registers (a4b4) is added to the product of the values in bits [47:40] of the source registers (a5b5). The saturated sum w2 = (a4b4 + a5b5) is written to bits [47:32] of the destination.
- The product of the values in bits [55:48] of the source registers (a6b6) is added to the product of the values in bits [63:56] of the source registers (a7b7). The saturated sum w3 = (a6b6 + a7b7) is written to bits [63:48] of the destination.
- The product of the values in bits [71:64] of the source registers (a8b8) is added to the product of the values in bits [79:72] of the source registers (a9b9). The saturated sum w4 = (a8b8 + a9b9) is written to bits [79:64] of the destination.
- The product of the values in bits [87:80] of the source registers (a10b10) is added to the product of the values in bits [95:88] of the source registers (a11b11). The saturated sum w5 = (a10b10 + a11b11) is written to bits [95:80] of the destination.
- The product of the values in bits [103:96] of the source registers (a12b12) is added to the product of the values in bits [111:104] of the source registers (a13b13). The saturated sum w6 = (a12b12 + a13b13) is written to bits [111:96] of the destination.
- The product of the values in bits [119:112] of the source registers (a14b14) is added to the product of the values in bits [127:120] of the source registers (a15b15). The saturated sum w7 = (a14b14 + a15b15) is written to bits [127:112] of the destination.

There are legacy and extended forms of the instruction:

PMADDUBSW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMADDUBSW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMADDUBSW is an SSSE3 instruction and VPMADDUBSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PMADDUBSW xmm1, xmm2/mem128 66 0F 38 04 /r Multiplies packed 8-bit unsigned values in xmm1

and packed 8-bit signed values *xmm2* or *mem128*, adds the products, and writes saturated

sums to xmm1.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPMADDUBSW xmm1, xmm2, xmm3/mem128 C4 RXB.00010 X.src.0.01 04 /r

Related Instructions

(V)PMADDWD

rFLAGS Affected

None

MXCSR Flags Affected

None

Mode			Once of Fernandian		
Real	Virt	Prot	Cause of Exception		
X X X II		Χ	Instruction not supported, as indicated by CPUID feature identifier.		
Α	Α		AVX instructions are only recognized in protected mode.		
S	S	S	CR0.EM = 1.		
S	S	S	CR4.OSFXSR = 0.		
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
		Α	XfeatureEnabledMask[2:1]! = 11b.		
		Α	VEX.L = 1.		
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
S	S	Χ	Lock prefix (F0h) preceding opcode.		
S	S	Χ	CR0.TS = 1.		
S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
S	S	Χ	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP		Х	Null data segment used to reference memory.		
	S	Х	Instruction execution caused a page fault.		
	X A S S S	X X A A S S S S S S S S S S S S S S S S	A A S S X S S X S S X X S S X X X S S X		

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PMADDWD VPMADDWD

Packed Multiply and Add Word to Doubleword

Multiplies and adds four sets of four packed 16-bit signed values from two source registers; writes four 32-bit sums to the destination.

Source registers 1 and 2 consist of words [a0 a1 a2 ...] and [b0 b1 b2 ...] and the destination register consists of doublewords [w0 w1 w2 ...]. Operation is summarized as follows.

- The product of the values in bits [15:0] of the source registers (a0b0) is added to the product of the values in bits [31:16] of the source registers (a1b1). The sum d0 = (a0b0 + a1b1) is written to bits [31:0] of the destination.
- The product of the values in bits [47:33] of the source registers (a2b2) is added to the product of the values in bits [63:48] of the source registers (a3b3). The sum d1 = (a2b2 + a3b3) is written to bits [63:32] of the destination.
- The product of the values in bits [79:64] of the source registers (a4b4) is added to the product of the values in bits [95:80] of the source registers (a5b5). The sum d2 = (a4b4 + a5b5) is written to bits [95:64] of the destination.
- The product of the values in bits [111:96] of the source registers (a6b6) is added to the product of the values in bits [127:112] of the source registers (a7b7). The sum d3 = (a6b6 + a7b7) is written to bits [127:96] of the destination.

When all four of the signed 16-bit source operands in a set have the value 8000h, the 32-bit overflow wraps around to 8000_0000h. There are no other overflow cases.

There are legacy and extended forms of the instruction:

PMADDWD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMADDWD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMADDWD is an SSE2 instruction and VPMADDWD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMADDWD xmm1, xmm2/mem128	66 0F F5 /r	Multiplies packed 16-bit signed values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> , adds the products, and writes the sums to <i>xmm1</i> .

Mnemonic **Encoding**

> VEX RXB.map_select W.vvvv.L.pp Opcode

VPMADDWD xmm1, xmm2, xmm3/mem128

RXB.00001 X.*src*.0.01

F5 /r

Related Instructions

(V)PMADDUBSW, (V)PMULHUW, (V)PMULHW, (V)PMULLW, (V)PMULUDQ

C4

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
Invalid opcode, #UD	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.L = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Χ	Instruction execution caused a page fault.		

X — AVX and SSE exception

A — AVX exception S — SSE exception

PMAXSB VPMAXSB

Packed Maximum Signed Bytes

Compares each packed 8-bit signed integer value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMAXSB

Compares 16 pairs of 8-bit signed integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMAXSB

The extended form of the instruction has a 128-bit encoding only.

Compares 16 pairs of 8-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMAXSB is an SSE4.1 instruction and VPMAXSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMAXSB xmm1, xmm2/mem128	66 0F 38 3C /r	Compares 16 pairs of packed 8-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the greater values to the corresponding positions in <i>xmm1</i> .
Mnemonic		Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode VPMAXSB xmm1, xmm2, xmm3/mem128 C4 RXB.00010 X.src.0.01 3C /r

Related Instructions

(V)PMAXSD, (V)PMAXSW, (V)PMAXUB, (V)PMAXUD, (V)PMAXUW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Χ	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Χ	Instruction execution caused a page fault.	

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PMAXSD VPMAXSD

Packed Maximum Signed Doublewords

Compares each packed 32-bit signed integer value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMAXSD

Compares four pairs of packed 32-bit signed integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMAXSD

The extended form of the instruction has a 128-bit encoding only.

Compares four pairs of packed 32-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMAXSD is an SSE4.1 instruction and VPMAXSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mne	emonic	Opcode		Descri	ption	
PMA	AXSD xmm1, xmm2/mem128	66 0F 38 3D /r	and $\dot{x}m$	res four pairs of pack m2 or mem128 and v esponding positions	vrites the greate	
Mne	emonic			Enco	ding	
			VEX	RXB.map_select	W.vvvv.L.pp	Opcode

VEX RXB.map_select W.vvvv.L.pp Opcod VPMAXSD xmm1, xmm2, xmm3/mem128 C4 RXB.00010 X.src.0.01 3D /r

Related Instructions

(V)PMAXSB, (V)PMAXSW, (V)PMAXUB, (V)PMAXUD, (V)PMAXUW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Course of Eventular	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PMAXSW VPMAXSW

Packed Maximum Signed Words

Compares each packed 16-bit signed integer value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMAXSW

Compares eight pairs of packed 16-bit signed integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMAXSW

The extended form of the instruction has a 128-bit encoding only.

Compares eight pairs of packed 16-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMAXSW is an SSE2 instruction and VPMAXSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMAXSW xmm1, xmm2/mem128	66 0F EE /r	Compares eight pairs of packed 16-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the greater values to the corresponding positions in <i>xmm1</i> .

Mnemonic Encoding

	S S			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMAXSW xmm1, xmm2, xmm3/mem128	C4	RXB.00001	X. src .0.01	EE /r

Related Instructions

(V)PMAXSB, (V)PMAXSD, (V)PMAXUB, (V)PMAXUD, (V)PMAXUW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode)	Cause of Evention
Exception	Exception Real Virt Prot		Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	eneral protection, #GP X		Х	Null data segment used to reference memory.
Page fault, #PF		S X		Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PMAXUB VPMAXUB

Packed Maximum Unsigned Bytes

Compares each packed 8-bit unsigned integer value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMAXUB

Compares 16 pairs of 8-bit unsigned integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMAXUB

The extended form of the instruction has a 128-bit encoding only.

Compares 16 pairs of 8-bit unsigned integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMAXUB is an SSE2 instruction and VPMAXUB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMAXUB xmm1, xmm2/mem128	66 0F DE /r	Compares 16 pairs of packed unsigned 8-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the greater values to the corresponding positions in <i>xmm1</i> .

Mnemonic Encoding

			•••••	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMAXUB xmm1, xmm2, xmm3/mem128	C4	RXB.00001	X.src.0.01	DE /r

Related Instructions

(V)PMAXSB, (V)PMAXSD, (V)PMAXSW, (V)PMAXUD, (V)PMAXUW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Course of Eventuer
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	X		Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMAXUD VPMAXUD

Packed Maximum Unsigned Doublewords

Compares each packed 32-bit unsigned integer value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMAXUD

Compares four pairs of packed 32-bit unsigned integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMAXUD

The extended form of the instruction has a 128-bit encoding only.

Compares four pairs of packed 32-bit unsigned integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMAXUD is an SSE4.1 instruction and VPMAXUD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMAXUD xmm1, xmm2/mem128	66 0F 38 3F /r	Compares four pairs of packed unsigned 32-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the greater values to the corresponding positions in <i>xmm1</i> .

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VPMAXUD xmm1, xmm2, xmm3/mem128
 C4
 RXB.00010
 X.src.0.01
 3F /r

Related Instructions

(V)PMAXSB, (V)PMAXSD, (V)PMAXSW, (V)PMAXUB, (V)PMAXUW

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode)	Course of Everytian
Exception Re		Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	General protection, #GP		Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMAXUW VPMAXUW

Packed Maximum Unsigned Words

Compares each packed 16-bit unsigned integer value of the first source operand to the corresponding value of the second source operand and writes the numerically greater value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMAXUW

Compares eight pairs of packed 16-bit unsigned integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMAXUW

The extended form of the instruction has a 128-bit encoding only.

Compares eight pairs of packed 16-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMAXUW is an SSE4.1 instruction and VPMAXUW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMAXUW xmm1, xmm2/mem128	66 0F 38 3E /r	Compares eight pairs of packed unsigned 16-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the greater values to the corresponding positions in <i>xmm1</i> .

Mnemonic Encoding

witement	Enounig			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMAXUW xmm1, xmm2, xmm3/mem128	C4	RXB.00010	X.src.0.01	3E /r

Related Instructions (V)PMAXSB, (V)PMAXSD, (V)PMAXSW, (V)PMAXUB, (V)PMAXUD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Course of Eventuer
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	X		Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMINSB VPMINSB

Packed Minimum Signed Bytes

Compares each packed 8-bit signed integer value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMINSB

Compares 16 pairs of 8-bit signed integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMINSB

The extended form of the instruction has a 128-bit encoding only.

Compares 16 pairs of 8-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMINSB is an SSE4.1 instruction and VPMINSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMINSB xmm1, xmm2/mem128	66 0F 38 38 /r	Compares 16 pairs of packed 8-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the lesser values to the corresponding positions in <i>xmm1</i>
Mnemonic		Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode VPMINSB xmm1, xmm2, xmm3/mem128 C4 RXB.00010 X.src.0.01 38 /r

Related Instructions

(V)PMINSD, (V)PMINSW, (V)PMINUB, (V)PMINUD, (V)PMINUW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Course of Eventtion
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMINSD VPMINSD

Packed Minimum Signed Doublewords

Compares each packed 32-bit signed integer value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMINSD

Compares four pairs of packed 32-bit signed integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMINSD

The extended form of the instruction has a 128-bit encoding only.

Compares four pairs of packed 32-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMINSD is an SSE4.1 instruction and VPMINSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMINSD xmm1, xmm2/mem128		Compares four pairs of packed 32-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the lesser values to the corresponding positions in <i>xmm1</i> .

Mnemonic Encoding

			•	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMINSD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	X. <u>src</u> .0.01	39 /r

Related Instructions

(V)PMINSB, (V)PMINSW, (V)PMINUB, (V)PMINUD, (V)PMINUW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Course of Eventtion
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMINSW VPMINSW

Packed Minimum Signed Words

Compares each packed 16-bit signed integer value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMINSW

Compares eight pairs of packed 16-bit signed integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMINSW

The extended form of the instruction has a 128-bit encoding only.

Compares eight pairs of packed 16-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMINSW is an SSE2 instruction and VPMINSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMINSW xmm1, xmm2/mem128		Compares eight pairs of packed 16-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the lesser values to the corresponding positions in <i>xmm1</i> .

Mnemonic Encoding

			•	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMINSW xmm1, xmm2, xmm3/mem128	C4	RXB.00001	X. <u>src</u> .0.01	EA /r

Related Instructions

(V)PMINSB, (V)PMINSD, (V)PMINUB, (V)PMINUD, (V)PMINUW

rFLAGS Affected

None

MXCSR Flags Affected

Exception Mode Real Virt Prot		Mode		Cause of Evention
		Prot	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMINUB VPMINUB

Packed Minimum Unsigned Bytes

Compares each packed 8-bit unsigned integer value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMINUB

Compares 16 pairs of 8-bit unsigned integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMINUB

Mnomonio

The extended form of the instruction has a 128-bit encoding only.

Compares 16 pairs of 8-bit unsigned integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMINUB is an SSE2 instruction and VPMINUB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

MILIGITIONIC	Opcode	Description
PMINUB xmm1, xmm2/mem128	66 0F DA /r	Compares 16 pairs of packed unsigned 8-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the lesser values to the corresponding positions in <i>xmm1</i> .
Mnemonic		Encoding
		VEX RXB.map select W.vvvv.L.pp Opcode

Description

VPMINUB xmm1, xmm2, xmm3/mem128

C4 RXB.00001 X.src.0.01 DA /r

Related Instructions

(V)PMINSB, (V)PMINSD, (V)PMINSW, (V)PMINUD, (V)PMINUW

Oncodo

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Course of Eventtion
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMINUD VPMINUD

Packed Minimum Unsigned Doublewords

Compares each packed 32-bit unsigned integer value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMINUD

Compares four pairs of packed 32-bit unsigned integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMINUD

The extended form of the instruction has a 128-bit encoding only.

Compares four pairs of packed 32-bit unsigned integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMINUD is an SSE4.1 instruction and VPMINUD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
PMINUD xmm1, xmm2/mem128	66 0F 38 3B /r	in <i>xṁm</i> :	es four pairs of pack 1 and <i>xmm2</i> or <i>mem</i> o the corresponding	128 and writes	the lesser
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode

C4

RXB.00010

X.src.0.01

3B /r

Related Instructions

VPMINUD xmm1, xmm2, xmm3/mem128

(V)PMINSB, (V)PMINSD, (V)PMINSW, (V)PMINUB, (V)PMINUW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Course of Eventtion
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

378

PMINUW VPMINUW

Packed Minimum Unsigned Words

Compares each packed 16-bit unsigned integer value of the first source operand to the corresponding value of the second source operand and writes the numerically lesser value into the corresponding location of the destination.

There are legacy and extended forms of the instruction:

PMINUW

Compares eight pairs of packed 16-bit unsigned integer values.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source operand is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMINUW

The extended form of the instruction has a 128-bit encoding only.

Compares eight pairs of packed 16-bit signed integer values.

The first source operand is an XMM register and the second source operand is either another XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMINUW is an SSE4.1 instruction and VPMINUW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
PMINUW xmm1, xmm2/mem128		Compares eight pairs of packed unsigned 16-bit values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and writes the lesser values to the corresponding positions in <i>xmm1</i> .
Mnemonic		Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode VPMINUW xmm1, xmm2, xmm3/mem128 C4 RXB.00010 X.src.0.01 3A /r

Related Instructions

(V)PMINSB, (V)PMINSD, (V)PMINSW, (V)PMINUB, (V)PMINUD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PMOVMSKB VPMOVMSKB

Packed Move Mask Byte

Copies the values of the most-significant bits of each byte element of the source operand to create a 16-bit mask value, zero-extends the value, and writes it to the destination.

There are legacy and extended forms of the instruction:

PMOVMSKB

The source operand is an XMM register. The destination is a 32-bit general purpose register. The mask is zero-extended to fill the destination register, the mask occupies bits [15:0].

VPMOVMSKB

The source operand is an XMM register. The destination is a 64-bit general purpose register. The mask is zero-extended to fill the destination register, the mask occupies bits [15:0]. VEX.W is ignored.

PMOVMSKB is an SSE2 instruction and VPMOVMSKB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description	on	
PMOVMSKB reg32, xmm1	66 0F D7 /r		extended mask cons of each byte in <i>xmm1</i> er.		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VMOVMSKB reg64, xmm1		C4	RXB.00001	X.1111.0.01	D7 /r

Related Instructions

(V)MOVMSKPD, (V)MOVMSKPS

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Exception		
Exception Real Virt Prot		Prot				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.vvvv field! = 1111b.		
			Α	VEX.L field = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		

X — AVX and SSE exception

A — AVX exception S — SSE exception

PMOVSXBD VPMOVSXBD

Packed Move with Sign-Extension Byte to Doubleword

Sign-extends each of four packed 8-bit signed integers, in either the four low bytes of a source register or a 32-bit memory location, to 32 bits and writes four packed doubleword signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVSXBD

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVSXBD

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSXBD is an SSE4.1 instruction and VPMOVSXBD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description				
integers in the four				packed signed 8-bit r low bytes of <i>xmm</i> 2 or s four packed signed xmm1.		
Mnemonic		Enco	oding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPMOVSXBD xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	21 /r		

Related Instructions

(V)PMOVSXBQ, (V)PMOVSXBW, (V)PMOVSXDQ, (V)PMOVSXWD, (V)PMOVSXW

rFLAGS Affected

None

MXCSR Flags Affected

Evantion	Mode)	Cauca of Evacation
Exception Real Virt Pro		Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #0D			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVSXBQ VPMOVSXBQ

Packed Move with Sign Extension Byte to Quadword

Sign-extends each of two packed 8-bit signed integers, in either the two low bytes of a source register or a 16-bit memory location, to 64 bits and writes two packed quadword signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVSXBQ

The source operand is either an XMM register or a 16-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVSXBQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSXBQ is an SSE4.1 instruction and VPMOVSXBQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description			
PMOVSXBQ xmm1, xmm2/mem16	66 0F 38 22 /	integers in tl or <i>mem16</i> a	Sign-extends two packed signed 8-bit integers in the two low bytes of <i>xmm2</i> or <i>mem16</i> and writes two packed signed 64-bit integers to <i>xmm1</i> .			
Mnemonic		Enco	oding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPMOVSXBQ xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	22 /r		

Related Instructions

(V)PMOVSXBD, (V)PMOVSXBW, (V)PMOVSXDQ, (V)PMOVSXWD, (V)PMOVSXW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode)	Cause of Evacation		
Exception Re		Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
invalid opcode, #0D			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.vvvv ! = 1111b.		
			Α	VEX.L = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Χ	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Χ	CR0.TS = 1.		
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.		
General protection, #GF			Χ	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVSXBW VPMOVSXBW

Packed Move with Sign Extension Byte to Word

Sign-extends each of eight packed 8-bit signed integers, in either the eight low bytes of a source register or a 64-bit memory location, to 16 bits and writes eight packed word signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVSXBW

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVSXBW

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSXBW is an SSE4.1 instruction and VPMOVSXBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description				
PMOVSXBW xmm1, xmm2/mem128	66 0F 38 20 /r	66 0F 38 20 /r Sign-extends eight packed signed 8-bit integers in the eight low bytes of xmm2 or mem128 and writes eight packed signed 16-bit integers to xmm1.				
Mnemonic		Enco	oding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPMOVSXBW xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	20 /r		

Related Instructions

(V)PMOVSXBD, (V)PMOVSXBO, (V)PMOVSXDO, (V)PMOVSXWD, (V)PMOVSXW

rFLAGS Affected

None

MXCSR Flags Affected

Exception	Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid appeads #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVSXDQ VPMOVSXDQ

Packed Move with Sign-Extension Doubleword to Quadword

Sign-extends each of two packed 32-bit signed integers, in either the two low doublewords of a source register or a 64-bit memory location, to 64 bits and writes two packed quadword signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVSXDQ

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVSXDQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSXDQ is an SSE4.1 instruction and VPMOVSXDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	escription				
PMOVSXDQ xmm1, xmm2/mem64	66 0F 38 25 /r	Sign-extends two packed signed 32-bit integers in the two low doublewords of <i>xmm2</i> or <i>mem64</i> and writes two packed signed 64-bit integers to <i>xmm1</i> .					
Mnemonic	emonic			Encoding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VPMOVSXDQ xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	25 /r			

Related Instructions

(V)PMOVSXBD, (V)PMOVSXBQ, (V)PMOVSXBW, (V)PMOVSXWD, (V)PMOVSXWQ

rFLAGS Affected

None

MXCSR Flags Affected

Exception	Mode)	Cause of Exception
Exception Real Virt Pro		Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	Ø	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		Ø	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVSXWD VPMOVSXWD

Packed Move with Sign-Extension Word to Doubleword

Sign-extends each of four packed 16-bit signed integers, in either the four low words of a source register or a 64-bit memory location, to 32 bits and writes four packed doubleword signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVSXWD

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVSXWD

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSXWD is an SSE4.1 instruction and VPMOVSXWD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	scription	
PMOVSXWD xmm1, xmm2/mem64	66 0F 38 23 /r	Sign-extends four packed signed 16-bit integers in the four low words of <i>xmm2</i> or <i>mem64</i> and writes four packed signed 32-bit integers to <i>xmm1</i> .		
Mnemonic	Enco			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVSXWD xmm1, xmm2/mem64	C4	RXB.00010	X.1111.0.01	23 /r

Related Instructions

(V)PMOVSXBD, (V)PMOVSXBQ, (V)PMOVSXBW, (V)PMOVSXDQ, (V)PMOVSXWQ

rFLAGS Affected

None

MXCSR Flags Affected

Exception	Mode			Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1] ! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	Ø	Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Χ	CR0.TS = 1.	
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVSXWQ VPMOVSXWQ

Packed Move with Sign-Extension Word to Quadword

Sign-extends each of two packed 16-bit signed integers, in either the two low words of a source register or a 32-bit memory location, to 64 bits and writes two packed quadword signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVSXWQ

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVSXWQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSXWQ is an SSE4.1 instruction and VPMOVSXWQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	D	escription		
PMOVSXWQ xmm1, xmm2/mem32	66 0F 38 24 /r	Sign-extends two packed signed 16-bit integers in the two low words of <i>xmm2</i> or <i>mem32</i> and writes two packed signed 64-bit integers to <i>xmm1</i> .			
Mnemonic	Encoding				
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPMOVSXWQ xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	24 /r	

Related Instructions

(V)PMOVSXBD, (V)PMOVSXBQ, (V)PMOVSXBW, (V)PMOVSXDQ, (V)PMOVSXWD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Course of Eventtion	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Χ	CR0.TS = 1.	
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVZXBD VPMOVZXBD

Packed Move with Zero-Extension Byte to Doubleword

Zero-extends each of four packed 8-bit unsigned integers, in either the four low bytes of a source register or a 32-bit memory location, to 32 bits and writes four packed doubleword positive-signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVZXBD

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVZXBD

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVZXBD is an SSE4.1 instruction and VPMOVZXBD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	escription	
PMOVZXBD xmm1, xmm2/mem32	66 0F 38 31 /r	Zero-extends four packed unsigned 8-bit integers in the four low bytes of <i>xmm</i> 2 or <i>mem32</i> and writes four packed positive-signed 32-bit integers to <i>xmm1</i> .		
Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVZXBD xmm1, xmm2/mem32	C4	RXB.00010	X.1111.0.01	31 /r

Related Instructions

(V)PMOVZXBQ, (V)PMOVZXBW, (V)PMOVZXDQ, (V)PMOVZXWD, (V)PMOVZXW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Course of Eventtion	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	VEX.L = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Χ	CR0.TS = 1.	
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVZXBQ VPMOVZXBQ

Packed Move Byte to Quadword with Zero-Extension

Zero-extends each of two packed 8-bit unsigned integers, in either the two low bytes of a source register or a 16-bit memory location, to 64 bits and writes two packed quadword positive-signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVZXBQ

The source operand is either an XMM register or a 16-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVZXBQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVZXBQ is an SSE4.1 instruction and VPMOVZXBQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	D	escription	
PMOVZXBQ xmm1, xmm2/mem16	66 0F 38 32 /r	Zero-extends two packed unsigned 8-bit integers in the two low bytes of <i>xmm2</i> or <i>mem16</i> and writes two packed positive-signed 64-bit integers to <i>xmm1</i> .		
Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVZXBQ xmm1, xmm2/mem16	C4	RXB.00010	X.1111.0.01	32 /r

Related Instructions

(V)PMOVZXBD, (V)PMOVZXBW, (V)PMOVZXDQ, (V)PMOVZXWD, (V)PMOVZXW

rFLAGS Affected

None

MXCSR Flags Affected

Exception	Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	X	Χ	X	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	Ø	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		Ø	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVZXBW Packed Move Byte to Word with Zero-Extension VPMOVZXBW

Zero-extends each of eight packed 8-bit unsigned integers, in either the eight low bytes of a source register or a 64-bit memory location, to 16 bits and writes eight packed word positive-signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVZXBW

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVZXBW

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVZXBW is an SSE4.1 instruction and VPMOVZXBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	escription	
PMOVZXBW xmm1, xmm2/mem128	66 0F 38 30 /r	Zero-extends eight packed unsigned 8-bit integers in the eight low bytes of <i>xmm2</i> or <i>mem128</i> and writes eight packed positive-signed 16-bit integers to <i>xmm1</i> .		
Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVZXBW xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	30 /r

Related Instructions

(V)PMOVZXBD, (V)PMOVZXBQ, (V)PMOVZXDQ, (V)PMOVZXWD, (V)PMOVZXW

rFLAGS Affected

None

MXCSR Flags Affected

Evantion	Mode)	Cause of Evention			
Exception	Real	Virt	Prot	Cause of Exception			
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.vvvv ! = 1111b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
Canaral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVZXDQ VPMOVZXDQ

Packed Move with Zero-Extension Doubleword to Quadword

Zero-extends each of two packed 32-bit unsigned integers, in either the two low doublewords of a source register or a 64-bit memory location, to 64 bits and writes two packed quadword positive-signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVZXDQ

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVZXDQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVZXDQ is an SSE4.1 instruction and VPMOVZXDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	scription	
PMOVZXDQ xmm1, xmm2/mem64	OVZXDQ xmm1, xmm2/mem64 66 0F 38 35 /r Zero-extends two packed unsigned integers in the two low doublewords or mem64 and writes two packed posigned 64-bit integers to xmm1.			s of xmm2
Mnemonic		Encoding		
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVZXDQ xmm1, xmm2/mem64	C4	RXB.00010	X.1111.0.01	35 /r

Related Instructions

(V)PMOVZXBD, (V)PMOVZXBO, (V)PMOVZXBW, (V)PMOVZXWD, (V)PMOVZXWO

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid appeads #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CB	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVZXWD VPMOVZXWD

Packed Move Word to Doubleword with Zero-Extension

Zero-extends each of four packed 16-bit unsigned integers, in either the four low words of a source register or a 64-bit memory location, to 32 bits and writes four packed doubleword positive-signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVZXWD

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVZXWD

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 64-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVZXWD is an SSE4.1 instruction and VPMOVZXWD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	De	escription	
PMOVZXWD xmm1, xmm2/mem64	xmm1, xmm2/mem64 66 0F 38 33 /r Zero-extends four packed unsigned integers in the four low words of xn mem64 and writes four packed possigned 32-bit integers to xmm1.		<i>nm</i> 2 or	
Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVZXWD xmm1, xmm2/mem64	C4	RXB.00010	X.1111.0.01	33 /r

Related Instructions

(V)PMOVZXBD, (V)PMOVZXBQ, (V)PMOVZXBW, (V)PMOVZXDQ, (V)PMOVZXWQ

rFLAGS Affected

None

MXCSR Flags Affected

Expontion	Mode)	Cause of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection #GB	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMOVZXWQ VPMOVZXWQ

Packed Move with Zero-Extension Word to Quadword

Zero-extends each of two packed 16-bit unsigned integers, in either the two low words of a source register or a 32-bit memory location, to 64 bits and writes two packed quadword positive-signed integers to the destination.

There are legacy and extended forms of the instruction:

PMOVZXWQ

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMOVZXWQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMOVSZWQ is an SSE4.1 instruction and VPMOVZXWQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	D	escription	
PMOVZXWQ xmm1, xmm2/mem32	mm1, xmm2/mem32 66 0F 38 34 /r Zero-extends two packed unsigned integers in the two low words of xmmem32 and writes two packed positions signed 64-bit integers to xmm1.			<i>xmm2</i> or ositive-
Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMOVZXWQ xmm1, xmm2/mem128	C4	RXB.00010	X.1111.0.01	34 /r

Related Instructions

(V)PMOVZXBD, (V)PMOVZXBQ, (V)PMOVZXBW, (V)PMOVZXDQ, (V)PMOVZXWD

rFLAGS Affected

None

MXCSR Flags Affected

Evantion	Mode)	Cauca of Evacation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PMULDQ VPMULDQ

Packed Multiply Signed Doubleword to Quadword

Multiplies the packed 32-bit signed integer in bits [31:0] of the first source operand by the corresponding value of the second source operand and writes the packed 64-bit signed integer product to bits [63:0] of the destination; multiplies the packed 32-bit signed integer in bits [95:64] of the first source operand by the corresponding value of the second source operand and writes the packed 64-bit signed integer product to bits [127:64] of the destination.

When the source is a memory location, all 128 bits are fetched, but only the first and third doublewords are used in the computation.

There are legacy and extended forms of the instruction:

PMULDQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULDQ is an SSE4.1 instruction and VPMULDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
PMULDQ xmm1, xmm2/mem128	66 0F 38 28 /r Multiplies two packed 32-bit signed integers in xmm1[31:0] and xmm1[95:64] by the corresponding values in xmm2 or mem128. Writes packed 64-bit signed integer products to xmm1[63:0] and xmm1[127:64].				128.
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULDQ xmm1, xmm2/mem128		C4	RXB.00010	X. <i>src</i> .0.01	28 /r

Related Instructions

(V)PMULLD, (V)PMULHW, (V)PMULHUW, (V)PMULUDQ, (V)PMULLW

rFLAGS Affected

MXCSR Flags Affected

None

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PMULHRSW VPMULHRSW

Packed Multiply High with Round and Scale Words

Multiplies each packed 16-bit signed value in the first source operand by the corresponding value in the second source operand, truncates the 32-bit product to the 18 most significant bits by right-shifting, then rounds the truncated value by adding 1 to its least-significant bit. Writes bits [16:1] of the sum to the corresponding word of the destination.

There are legacy and extended forms of the instruction:

PMULHRSW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULHRSW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULHRSW instruction is an SSSE3 instruction and VPMULHRSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
PMULHRSW xmm1, xmm2/mem128	66 0F 38 0B /r	by th	plies each packed 16 e corresponding val cates product to 18 b es bits [16:1] of the s	ue in <i>xmm2</i> or <i>r</i> its, rounds by a	nem128,
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULHRSW xmm1, xmm2, xmm3/me	em128	C4	RXB.00010	X.src.0.01	0B /r

Related Instructions

None

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Constal protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP X		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMULHUW VPMULHUW

Packed Multiply High Unsigned Word

Description

Multiplies each packed 16-bit unsigned value in the first source operand by the corresponding value in the second source operand; writes the high-order 16 bits of each 32-bit product to the corresponding word of the destination.

There are legacy and extended forms of the instruction:

PMULHUW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULHUW

Mnomonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULHUW is an SSE2 instruction and VPMULHUW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Oncode

Instruction Encoding

MILIGITIONIC	Opcode		Descri	ption	
PMULHUW xmm1, xmm2/mem128	66 0F E4 /r	the corr	es packed 16-bit uns esponding values in 16] of each product	xmm2 or mem1	
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULHUW xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X. <u>src</u> .0.01	E4 /r

Related Instructions

(V)PMULDQ, (V)PMULHW, (V)PMULLD, (V)PMULLW, (V)PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMULHW VPMULHW

Packed Multiply High Signed Word

Description

Multiplies each packed 16-bit signed value in the first source operand by the corresponding value in the second source operand; writes the high-order 16 bits of each 32-bit product to the corresponding word of the destination.

There are legacy and extended forms of the instruction:

PMULHW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULHW

Mnomonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULHW is an SSE2 instruction and VPMULHW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

WITHERMOTHIC	Opcode		Descri	puon	
PMULHW xmm1, xmm2/mem128	66 0F E5 /r	corresp	es packed 16-bit sign onding values in <i>xmr</i> of each product to <i>xi</i>	m2 or mem128.	
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULHW xmm1, xmm2, xmm3/mer	m128	C4	RXB.00001	X. <u>src</u> .0.01	E5 /r

Oncode

Related Instructions

(V)PMULDQ, (V)PMULHUW, (V)PMULLD, (V)PMULLW, (V)PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMULLD VPMULLD

Packed Multiply and Store Low Signed Doubleword

Multiplies four packed 32-bit signed integers in the first source operand by the corresponding values in the second source operand and writes bits [31:0] of each 64-bit product to the corresponding 32-bit element of the destination.

There are legacy and extended forms of the instruction:

PMULLD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULLD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULLD is an SSE4.1 instruction and VPMULLD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PMULLD xmm1, xmm2/mem128	66 0F 38 40 /r	xn m	ultiplies four packed and by corresponding 128. Writes bits [31:0] corresponding 32-b	g values in <i>xmr</i> of each 64-bit	n2 or product to
Mnemonic			Enco	ding	
	V	/EX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULLD xmm1, xmm2, xmm3/mem1	128	C4	RXB.00010	X.src.0.01	40 /r

Related Instructions

(V)PMULDQ, (V)PMULHUW, (V)PMULHW, (V)PMULLW, (V)PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMULLW VPMULLW

Packed Multiply Low Signed Word

Multiplies eight packed 16-bit signed integers in the first source operand by the corresponding values in the second source operand and writes bits [15:0] of each 32-bit product to the corresponding 16-bit element of the destination.

There are legacy and extended forms of the instruction:

PMULLW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULLW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULLW is an SSE2 instruction and VPMULLW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PMULLW xmm1, xmm2/mem128	66 0F D5 /r	xn m	ultiplies eight packed nm1 by correspondin 128. Writes bits [15:0 e corresponding 16-b	g values in <i>xmr</i>] of each 32-bit	n2 or product to
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULLW xmm1, xmm2, xmm3/mem	128	C4	RXB.00001	X. <i>src</i> .0.01	D5 /r

Related Instructions

(V)PMULDQ, (V)PMULHUW, (V)PMULHW, (V)PMULLD, (V)PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PMULUDQ VPMULUDQ

Packed Multiply Unsigned Doubleword to Quadword

Multiplies the packed 32-bit unsigned integer in bits [31:0] of the first source operand by the corresponding value of the second source operand and writes the packed 64-bit unsigned integer product to bits [63:0] of the destination; multiplies the packed 32-bit unsigned integer in bits [95:64] of the first source operand by the corresponding value of the second source operand and writes the packed 64-bit unsigned integer product to bits [127:64] of the destination.

When the source is a memory location, all 128 bits are fetched, but only the first and third doublewords are used in the computation.

There are legacy and extended forms of the instruction:

PMULUDQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPMULUDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PMULUDQ is an SSE2 instruction and VPMULUDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription	
PMULUDQ xmm1, xmm2/mem128	66 0F F4 /r	<i>xm</i> cor Wri	Itiplies two packed 3: m1[31:0] and xmm1[responding values in tes packed 64-bit un m1[63:0] and xmm1[[95:64] by the 1 <i>xmm</i> 2 or <i>mem</i> signed integer p	128.
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPMULUDQ xmm1, xmm2, xmm3/mem3	128	C4	RXB.00001	X.src.0.01	F4 /r

Related Instructions

(V)PMULDQ, (V)PMULHUW, (V)PMULHW, (V)PMULLD, (V)PMULLW, (V)PMULUDQ

rFLAGS Affected

MXCSR Flags Affected

None

Eveention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP		Χ	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

POR Packed OR VPOR

Performs a bitwise OR of the first and second source operands and writes the result to the destination. When one or both of a pair of corresponding bits in the first and second operands are set, the corresponding bit of the destination is set; when neither source bit is set, the destination bit is cleared.

There are legacy and extended forms of the instruction:

POR

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPOR

The extended form of the instruction has a 128-bit encoding only.

Opcode

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

POR is an SSE2 instruction and VPOR is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic

	Chocae		2000.	.p		
POR xmm1, xmm2/mem128	66 0F EB /r		s bitwise OR of values c. Writes results to <i>xmr</i>		n2 or	
Mnemonic	Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPOR xmm1, xmm2, xmm3/m	em128	C4	RXB.00001	X. <i>src</i> .0.01	EB /r	

Description

Related Instructions

(V)PAND, (V)PANDN, (V)PXOR

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Real Virt Prot		Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PSADBW VPSADBW

Packed Sum of Absolute Differences Bytes to Words

Subtracts the 16 packed 8-bit unsigned integers in the second source operand from the corresponding values in the first source operand and computes the absolute difference for each subtraction, then computes two unsigned 16-bit integer sums, one for the eight differences that correspond to the upper eight source bytes, and one for the differences that correspond to the lower eight source bytes. Writes the sums to the destination.

The unsigned 16-bit integer sum of the differences of the eight bytes in bits [127:64] of the source operands is written to bits [15:0] of the destination; bits [63:16] are cleared.

The unsigned 16-bit integer sum of the differences of the eight bytes in bits [63:0] of the source operands is written to bits [79:64] of the destination; bits [127:80] are cleared.

There are legacy and extended forms of the instruction:

PSADBW

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSADBW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSADBW is an SSE2 instruction and VPSADBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PSADBW xmm1, xmm2/mem128	66 0F F6 /r	of pa	pute the sum of the al cked 8-bit unsigned ir 2 or <i>mem128</i> . Writes nm1	nteger values in <i>xi</i>	mm1 and
Mnemonic			End	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSADBW xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X. <i>src</i> .0.01	F6 /r

Related Instructions

(V)MPSADBW

rFLAGS Affected

MXCSR Flags Affected

None

Evention	Mode Real Virt Prot		;	Cause of Evention
Exception			Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

PSHUFB VPSHUFB

Packed Shuffle Byte

Copies bytes from the first source operand to the destination or clears bytes in the destination, as specified by control bytes in the second source operand.

The control bytes occupy positions in the source operand that correspond to positions in the destination. Each control byte has the following fields.

7	6	4	4	3	0
FRZ	R	eserved		SF	C_Index

Bits	Description
[7]	Set the bit to clear the corresponding byte of the destination. Clear the bit to copy the selected source byte to the corresponding byte of the destination.
[6:4]	Reserved
[3:0]	Binary value selects the source byte.

There are legacy and extended forms of the instruction:

PSHUFB

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSHUFB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSHUFB is an SSSE3 instruction and VPSHUFB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	D	escription	
PSHUFB xmm1, xmm2/mem128	66 0F 38 00 /r	Moves bytes in xmm1 xmm2 or mem128.	as specified by cor	ntrol bytes in
Mnemonic		En	coding	
	VE	X RXB.map_select	W.vvvv.L.pp	Opcode
VPSHUFB xmm1, xmm2/mem128	C4	RXB.00010	X.src.0.01	00 /r

Related Instructions

(V)PSHUFD, (V)PSHUFW, (V)PSHUHW, (V)PSHUFLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Exception
Exception	Real	Real Virt Prot		Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSHUFD VPSHUFD

Packed Shuffle Doublewords

Copies packed doubleword values from a source to a doubleword in the destination, as specified by bit fields of an immediate byte operand. A source doubleword can be copied more than once.

Source doublewords are selected by two-bit fields in the immediate-byte operand. Each bit field corresponds to a destination doubleword, as shown:

Destination Doubleword	Immediate-Byte Bit Field	Value of Bit Field	Source Doubleword
[31:0]	[1:0]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[63:32]	[3:2]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[95:64]	[5:4]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[127:96]	[7:6]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]

There are legacy and extended forms of the instruction:

PSHUFD

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSHUFD

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSHUFD is an SSE2 instruction and VPSHUFD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode **Description**

PSHUFD xmm1, xmm2/mem128, imm8 66 0F 70 /r ib Moves packed 32-bit values from xmm2 or mem128 to xmm1, as specified by imm8.

Mnemonic Encoding

> VEX RXB.map_select W.vvvv.L.pp Opcode

VPSHUFD xmm1, xmm2/mem128, imm8 C4 **RXB.00001** 70 /r ib X.1111.0.01

Related Instructions

(V)PSHUFHW, (V)PSHUFLW, (V)PSHUFW

rFLAGS Affected

None

MXCSR Flags Affected

None

Mode)	Cause of Evention	
Real	eal Virt Prot		Cause of Exception	
Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
Α	Α		AVX instructions are only recognized in protected mode.	
S	S	S	CR0.EM = 1.	
S	S	S	CR4.OSFXSR = 0.	
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
		Α	XfeatureEnabledMask[2:1]! = 11b.	
		Α	VEX.vvvv! = 1111b.	
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
S	S	Х	Lock prefix (F0h) preceding opcode.	
S	S	Χ	CR0.TS = 1.	
S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP		Х	Null data segment used to reference memory.	
	S	Х	Instruction execution caused a page fault.	
	X A S S S S S	X X A A S S S S S S S S S S S S S S S S	X X X X A A A S S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X X S S S X X S S X X S S X X S S X X S S X X S S X X S S X X S S X X S S X	

X — AVX and SSE exception A — AVX exception

S — SSE exception

PSHUFHW VPSHUFHW

Packed Shuffle High Words

Copies packed word values from the high quadword of a source to a word in the high quadword of the destination, as specified by bit fields of an immediate byte operand. A source word can be copied more than once. The low-order quadword of the source is copied to the low-order quadword of the destination.

Source words are selected by two-bit fields in the immediate-byte operand. Each bit field corresponds to a destination word, as shown:

Destination Word	Immediate-Byte Bit Field	Value of Bit Field	Source Word
[79:64]	[1:0]	00	[79:64]
		01	[95:80]
		10	[111:96]
		11	[127:112]
[95:80]	[3:2]	00	[79:64]
		01	[95:80]
		10	[111:96]
		11	[127:112]
[111:96]	[5:4]	00	[79:64]
		01	[95:80]
		10	[111:96]
		11	[127:112]
[127:112]	[7:6]	00	[79:64]
		01	[95:80]
		10	[111:96]
		11	[127:112]

There are legacy and extended forms of the instruction:

PSHUFHW

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSHUFHW

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSHUFHW is an SSE2 instruction and VPSHUFHW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PSHUFHW xmm1, xmm2/mem128, imm8 F3 0F 70 /r ib Copies packed 16-bit values from the

Copies packed 16-bit values from the high-order quadword of *xmm*2 or *mem128* to the high-order quadword of *xmm1*.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPSHUFHW xmm1, xmm2/mem128, imm8 C4 RXB.00001 X.1111.0.10 70 /r ib

Related Instructions

(V)PSHUFD, (V)PSHUFLW, (V)PSHUFW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Cause of Evention
Exception	Real	al Virt Prot		Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Y AVY and CCF avanting		3	^	mistruction execution caused a page radit.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSHUFLW VPSHUFLW

Packed Shuffle Low Words

Copies packed word values from the low quadword of a source to a word in the low quadword of the destination, as specified by bit fields of an immediate byte operand. A source word can be copied more than once. The high-order quadword of the source is copied to the high-order quadword of the destination.

Source words are selected by two-bit fields in the immediate-byte operand. Each bit field corresponds to a destination word, as shown:

Destination Word	Immediate-Byte Bit Field	Value of Bit Field	Source Word
[15:0]	[1:0]	00	[15:0]
		01	[31:16]
		10	[47:32]
		11	[63:48]
[31:16]	[3:2]	00	[15:0]
		01	[31:16]
		10	[47:32]
		11	[63:48]
[47:32]	[5:4]	00	[15:0]
		01	[31:16]
		10	[47:32]
		11	[63:48]
[63:48]	[7:6]	00	[15:0]
		01	[31:16]
		10	[47:32]
		11	[63:48]

There are legacy and extended forms of the instruction:

PSHUFLW

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSHUFLW

The extended form of the instruction has a 128-bit encoding only.

The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSHUFLW is an SSE2 instruction and VPSHUFLW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

PSHUFLW xmm1, xmm2/mem128, imm8

F2 0F 70 /r ib Copies packed 16-bit values from the low-order quadword of *xmm2* or *mem128* to the low-order quadword of *xmm1*.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VPSHUFLW xmm1, xmm2/mem128, imm8 C4 RXB.00001 X.1111.0.11 70 /r ib

Related Instructions

(V)PSHUFD, (V)PSHUFHW, (V)PSHUFW

rFLAGS Affected

None

MXCSR Flags Affected

None

Fyeentien	Mode)	Ocuse of Franchism	
Exception	Real	Virt	Prot	Cause of Exception	
Invalid opcode, #UD	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Χ	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.	
			Χ	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSIGNB VPSIGNB

Packed Sign Byte

For each packed signed byte in the first source operand, evaluate the corresponding byte of the second source operand and perform one of the following operations.

- When a byte of the second source is negative, write the two's-complement of the corresponding byte of the first source to the destination.
- When a byte of the second source is positive, copy the corresponding byte of the first source to the destination.
- When a byte of the second source is zero, clear the corresponding byte of the destination.

There are legacy and extended forms of the instruction:

PSIGNB

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSIGNB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSIGNB is an SSSE3 instruction and VPSIGNB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PSIGNB xmm1, xmm2/mem128	66 0F 38 08 /r	8-bit	orm operation based signed integer value e 8-bit signed results	in xmm2 or mem	
Mnemonic			End	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSIGNB xmm1, xmm2, xmm2/mem128			RXB.00010	X. <i>src</i> .0.01	08 /r

Related Instructions

(V)PSIGNW, (V)PSIGND

rFLAGS Affected

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

PSIGND VPSIGND

Packed Sign Doubleword

For each packed signed doubleword in the first source operand, evaluate the corresponding doubleword of the second source operand and perform one of the following operations.

- When a doubleword of the second source is negative, write the two's-complement of the corresponding doubleword of the first source to the destination.
- When a doubleword of the second source is positive, copy the corresponding doubleword of the first source to the destination.
- When a doubleword of the second source is zero, clear the corresponding doubleword of the destination.

There are legacy and extended forms of the instruction:

PSIGND

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSIGND

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSIGND is an SSSE3 instruction and VPSIGND is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSSE3] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	ription	
PSIGND xmm1, xmm2/mem128	66 0F 38 0A /r	32-bit s	m operation based or signed integer value i 22-bit signed results to	n xmm2 or mem	ach packed 1128.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSIGND xmm1, xmm2, xmm2/me	C4	RXB.00010	X. <i>src</i> .0.01	0A /r	

Related Instructions

(V)PSIGNB, (V)PSIGNW

rFLAGS Affected

MXCSR Flags Affected

None

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

PSIGNW VPSIGNW

Packed Sign Word

For each packed signed word in the first source operand, evaluate the corresponding word of the second source operand and perform one of the following operations.

- When a word of the second source is negative, write the two's-complement of the corresponding word of the first source to the destination.
- When a word of the second source is positive, copy the corresponding word of the first source to the destination.
- When a word of the second source is zero, clear the corresponding word of the destination.

There are legacy and extended forms of the instruction:

PSIGNW

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSIGNW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSIGNW is an SSSE3 instruction and VPSIGNW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000 00001 ECX[SSSE3] and Fn0000 00001 ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	iption	
PSIGNW xmm1, xmm2/mem128	66 0F 38 09 /r	16-bit s	n operation based on igned integer value in 6-bit signed results to	n xmm2 or mem	
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSIGNW xmm1, xmm2, xmm2/m	C4	RXB.00010	X.src.0.01	09 /r	

Related Instructions

(V)PSIGNB, (V)PSIGND

rFLAGS Affected

MXCSR Flags Affected

None

Evention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

PSLLD VPSLLD

Packed Shift Left Logical Doublewords

Left-shifts each packed 32-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

Low-order bits emptied by shifting are cleared. When the shift value is greater than 31, the destination is cleared.

There are legacy and extended forms of the instruction:

PSLLD

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSLLD

The extended form of the instruction has two 128-bit encodings. These differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSLLD is an SSE2 instruction and VPSLLD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	iption	
PSLLD xmm1, xmm2/mem128	66 0F F2 /r	Left-sh by <i>xmr</i>	ifts packed doublewd m2[63:0] or mem128[ords in <i>xmm1</i> as [63:0].	specified
PSLLD xmm, imm8	66 0F 72 /6 ib	Left-sh imm8.	ifts packed doublewo	ords in <i>xmm</i> as s	pecified by
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSLLD xmm1, xmm2, xmm3/men	1128	C4	RXB.00001	X. <u>src</u> .0.01	F2 /r
VPSLLD xmm1, xmm2, imm8		C4	RXB.00001	X. dest .0.01	72 /6 ib

(V)PSLLDQ, (V)PSLLQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection #CP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSLLDQ VPSLLDQ

Packed Shift Left Logical Double Quadword

Left-shifts the double quadword value in an XMM register the number of bytes specified by an immediate byte operand and writes the shifted values to the destination.

Low-order bytes emptied by shifting are cleared. When the shift value is greater than 15, the destination is cleared.

There are legacy and extended forms of the instruction:

PSLLDQ

The source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSLLDQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register. The destination is an XMM register specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSLLDQ is an SSE2 instruction and VPSLLDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description	1		
PSLLDQ xmm, imm8	66 0F 73 /7 ib	Left-shifts double	quadword value in <i>x</i>	mm1 as specifie	ed by imm8.	
Mnemonic			Enco	ding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPSLLDQ xmm1, xmm2	, imm8	C4	RXB.00001	0.dest.0.01	73 /7 ib	

Related Instructions

(V)PSLLD, (V)PSLLQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PSLLQ VPSLLQ

Packed Shift Left Logical Quadwords

Left-shifts each packed 64-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

Low-order bits emptied by shifting are cleared. When the shift value is greater than 64, the destination is cleared.

There are legacy and extended forms of the instruction:

PSLLQ

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSLLQ

The extended form of the instruction has two 128-bit encodings. These differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSLLQ is an SSE2 instruction and VPSLLQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	iption	
PSLLQ xmm1, xmm2/mem128	66 0F F3 /r	Left-sh xmm2[ifts packed quadword 63:0] or mem128[63	ds in <i>xmm1</i> as s <i>:0]</i> .	pecified by
PSLLQ xmm, imm8	66 0F 73 /6 ib	Left-sh imm8.	ifts packed quadword	ds in <i>xmm</i> as sp	ecified by
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSLLQ xmm1, xmm2, xmm3/men	1128	C4	RXB.00001	X. <i>src</i> .0.01	F3 /r
VPSLLQ xmm1, xmm2, imm8		C4	RXB.00001	X.dest.0.01	73 /6 ib

(V)PSLLD, (V)PSLLDQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Course of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSLLW VPSLLW

Packed Shift Left Logical Words

Left-shifts each packed 16-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

Low-order bits emptied by shifting are cleared. When the shift value is greater than 64, the destination is cleared.

There are legacy and extended forms of the instruction:

PSLLW

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSLLW

The extended form of the instruction has two 128-bit encodings. These differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSLLW is an SSE2 instruction and VPSLLW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descri	iption	
PSLLW xmm1, xmm2/mem128	66 0F F1 /r	Left-sh xmm2[ifts packed words in 2 63:0] or mem128[63:	xmm1 as specifi 0].	ed by
PSLLW xmm, imm8	66 0F 71 /6 ib	Left-sh	ifts packed words in 2	xmm as specifie	d by <i>imm</i> 8.
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSLLW xmm1, xmm2, xmm3/mer	C4	RXB.00001	X. <i>src</i> .0.01	F1 /r	

(V)PSLLD, (V)PSLLDQ, (V)PSRLD, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSRAD VPSRAD

Packed Shift Right Arithmetic Doublewords

Right-shifts each packed 32-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

High-order bits emptied by shifting are filled with the sign bit of the initial value. When the shift value is greater than 31, each doubleword of the destination is filled with the sign bit of its initial value.

There are legacy and extended forms of the instruction:

PSRAD

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSRAD

The extended form of the instruction has two 128-bit encodings. These differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSRAD is an SSE2 instruction and VPSRAD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	iption	
PSRAD xmm1, xmm2/mem128	66 0F E2 /r	Right-s by <i>xmn</i>	hifts packed doublew n2[63:0] or mem128[ords in <i>xmm1 a</i> [63:0].	s specified
PSRAD xmm, imm8	66 0F 72 /4 ib	Right-s by <i>imm</i>	hifts packed doublew 8.	vords in <i>xmm</i> as	specified
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSRAD xmm1, xmm2, xmm3/men	C4	RXB.00001	X. <i>src</i> .0.01	E2 /r	
VPSRAD xmm1, xmm2, imm8		C4	RXB.00001	X.dest.0.01	72 /4 ib

(V)PSLLD, (V)PSLLDQ, (V)PSLLQ, (V)PSLLW, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSRAW VPSRAW

Packed Shift Right Arithmetic Words

Right-shifts each packed 16-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

High-order bits emptied by shifting are filled with the sign bit of the initial value. When the shift value is greater than 31, each doubleword of the destination is filled with the sign bit of its initial value.

There are legacy and extended forms of the instruction:

PSRAW

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSRAW

The extended form of the instruction has two 128-bit encodings. These differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSRAW is an SSE2 instruction and VPSRAW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	ription	
PSRAW xmm1, xmm2/mem128	66 0F E1 /r	Right-s xmm2	shifts packed words in [63:0] or mem128[63	n <i>xmm1</i> as spec :0].	cified by
PSRAW xmm, imm8	66 0F 71 /4 ib	Right-s imm8.	shifts packed words i	n <i>xmm</i> as specit	fied by
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSRAW xmm1, xmm2, xmm3/me	C4	RXB.00001	X. <i>src</i> .0.01	E1 /r	
VPSRAW xmm1, xmm2, imm8	C4	RXB.00001	X.dest.0.01	71 /4 ib	

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSRLD VPSRLD

Packed Shift Right Logical Doublewords

Right-shifts each packed 32-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

Low-order bits emptied by shifting are cleared. When the shift value is greater than 31, the destination is cleared.

There are legacy and extended forms of the instruction:

PSRLD

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSRLD

The extended form of the instruction has two 128-bit encodings. These differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSRLD is an SSE2 instruction and VPSRLD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	iption	
PSRLD xmm1, xmm2/mem128	66 0F D2 /r	Right-s by xmr	shifts packed doublev m2[63:0] or mem128[vords in <i>xmm1</i> a [63:0].	s specified
PSRLD xmm, imm8	66 0F 72 /2 ib	Right-s by <i>imm</i>	shifts packed doublev n8.	vords in <i>xmm</i> as	specified
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSRLD xmm1, xmm2, xmm3/mer	C4	RXB.00001	X.src.0.01	D2 /r	
VPSRLD xmm1, xmm2, imm8		C4	RXB.00001	X.dest.0.01	72 /2 ib

(V)PSLLD, (V)PSLLDQ, (V)PSLLQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLDQ, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Course of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSRLDQ VPSRLDQ

Packed Shift Right Logical Double Quadword

Right-shifts the double quadword value in an XMM register the number of bytes specified by an immediate byte operand and writes the shifted values to the destination.

High-order bytes emptied by shifting are cleared. When the shift value is greater than 15, the destination is cleared.

There are legacy and extended forms of the instruction:

PSRLDQ

The source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSRLDQ

The extended form of the instruction has a 128-bit encoding only.

The source operand is an XMM register. The destination is an XMM register specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSRLDQ is an SSE2 instruction and VPSRLDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description	า	
PSRLDQ xmm, imm8	66 0F 73 /3 ib	Right-shifts double imm8.	e quadword value in	xmm1 as speci	fied by
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSRLDQ xmm1, xmm2	2, imm8	C4	RXB.00001	0.dest.0.01	73 /3 ib

Related Instructions

(V)PSLLD, (V)PSLLDQ, (V)PSLLQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PSRLQ VPSRLQ

Packed Shift Right Logical Quadwords

Right-shifts each packed 64-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

Low-order bits emptied by shifting are cleared. When the shift value is greater than 31, the destination is cleared.

There are legacy and extended forms of the instruction:

PSRLQ

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSRLQ

The extended form of the instruction has two 128-bit encodings that differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSRLQ is an SSE2 instruction and VPSRLQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	iption			
PSRLQ xmm1, xmm2/mem128	RLQ xmm1, xmm2/mem128 66 0F D3 /r 1		Right-shifts packed quadwords in <i>xmm1</i> as specified by <i>xmm2</i> [63:0] or <i>mem128</i> [63:0].				
PSRLQ xmm, imm8	66 0F 73 /2 ib	Right-s imm8.	shifts packed quadwo	ords in <i>xmm</i> as s	specified by		
Mnemonic			Enco	oding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSRLQ xmm1, xmm2, xmm3/men	1128	C4	RXB.00001	X.src.0.01	D3 /r		
VPSRLQ xmm1, xmm2, imm8		C4	RXB.00001	X. dest .0.01	73 /2 ib		

(V)PSLLD, (V)PSLLDQ, (V)PSLLQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSRLW VPSRLW

Packed Shift Right Logical Words

Right-shifts each packed 16-bit value in the source operand as specified by a shift-count operand and writes the shifted values to the destination.

The shift-count operand can be an immediate byte, a source register, or a memory location. There are different encodings for immediate operands and register/memory operands. Only bits [63:0] of the source register or memory location are used to generate the shift count.

Low-order bits emptied by shifting are cleared. When the shift value is greater than 31, the destination is cleared.

There are legacy and extended forms of the instruction:

PSRLW

There are two forms of the instruction, based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSRLW

The extended form of the instruction has two 128-bit encodings that differ based on the type of count operand.

The first source operand is an XMM register. The shift count is specified by either a second XMM register or a 128-bit memory location, or by an immediate 8-bit operand. The destination is an XMM register. For the immediate operand encoding, the destination is specified by VEX.vvvv. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSRLW is an SSE2 instruction and VPSRLW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Mnemonic	Opcode		Descr	iption	
PSRLW xmm1, xmm2/mem128	66 0F D1 /r	Right-s xmm2[shifts packed words i [63:0] or mem128[63	n <i>xmm1</i> as spec <i>:0]</i> .	cified by
PSRLW xmm, imm8	66 0F 71 /2 ib	Right-s imm8.	shifts packed words i	n <i>xmm</i> as speci	fied by
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSRLQ xmm1, xmm2, xmm3/mem128			RXB.00001	X. <i>src</i> .0.01	D1 /r
VPSRLQ xmm1, xmm2, imm8		C4	RXB.00001	X.dest.0.01	71 /2 ib

(V)PSLLD, (V)PSLLDQ, (V)PSLLQ, (V)PSLLW, (V)PSRAD, (V)PSRAW, (V)PSRLD, (V)PSRLDQ, (V)PSRLQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
		Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

PSUBB VPSUBB

Packed Subtract Bytes

Subtracts 16 packed 8-bit integer values in the second source operand from the corresponding values in the first source operand and writes the integer differences to the corresponding bytes of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PSUBB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSUBB

Mnemonic

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBB is an SSE2 instruction and VPSUBB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

				F	
PSUBB xmm1, xmm2/mem128	66 0F F8 /r	mem128	8 8-bit signed integer from corresponding ferences to xmm1		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBB xmm1, xmm2, xmm3/mei	m128	C4	RXB.00001	X.src.0.01	F8 /r

Description

Opcode

Related Instructions

(V)PSUBD, (V)PSUBO, (V)PSUBSB, (V)PSUBSW, (V)PSUBUSB, (V)PSUBUSW, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

X A	Virt X	Prot X	Cause of Exception
	Χ	Χ	
Α		^	Instruction not supported, as indicated by CPUID feature identifier.
	Α		AVX instructions are only recognized in protected mode.
S	S	S	CR0.EM = 1.
S	S	S	CR4.OSFXSR = 0.
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
		Α	XfeatureEnabledMask[2:1]! = 11b.
		Α	VEX.L = 1.
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
S	S	Χ	Lock prefix (F0h) preceding opcode.
S	S	Χ	CR0.TS = 1.
S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP X		Χ	Null data segment used to reference memory.
	S	Χ	Instruction execution caused a page fault.
	S S S S S S	S S S S S S S S S S S S S	S S S S S S S S S S S S S S S S S S S

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PSUBD VPSUBD

Packed Subtract Doublewords

Subtracts four packed 32-bit integer values in the second source operand from the corresponding values in the first source operand and writes the integer differences to the corresponding doubleword of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PSUBD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSUBD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBD is an SSE2 instruction and VPSUBD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion	
PSUBD xmm1, xmm2/mem128	66 0F FA /r		packed 32-bit integer rom corresponding versions to xmm1		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBD xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	FA /r

Related Instructions

(V)PSUBB, (V)PSUBO, (V)PSUBSB, (V)PSUBSW, (V)PSUBUSB, (V)PSUBUSW, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PSUBQ VPSUBQ

Packed Subtract Quadword

Subtracts two packed 64-bit integer values in the second source operand from the corresponding values in the first source operand and writes the differences to the corresponding quadword of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PSUBQ

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSUBQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBQ is an SSE2 instruction and VPSUBQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
PSUBQ xmm1, xmm2/mem128	66 0F FB /r	mem128	s packed 64-bit integration from corresponding es to xmm1		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBQ xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X. <i>src</i> .0.01	FB /r

Related Instructions

(V)PSUBB, (V)PSUBD, (V)PSUBSB, (V)PSUBSW, (V)PSUBUSB, (V)PSUBUSW, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PSUBSB VPSUBSB

Packed Subtract Signed With Saturation Bytes

Subtracts 16 packed 8-bit signed integer value in the second source operand from the corresponding values in the first source operand and writes the signed integer differences to the corresponding byte of the destination.

For each packed value in the destination, if the value is larger than the largest signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h

There are legacy and extended forms of the instruction:

PSUBSB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSUBSB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBSB is an SSE2 instruction and VPSUBSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
PSUBSB xmm1, xmm2/mem128	66 0F E8 /r	mem128	s packed 8-bit signed from corresponding ses to <i>xmm1</i>		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBSB xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X.src.0.01	E8 /r

Related Instructions

(V)PSUBB, (V)PSUBD, (V)PSUBQ, (V)PSUBSW, (V)PSUBUSB, (V)PSUBUSW, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

PSUBSW VPSUBSW

Packed Subtract Signed With Saturation Words

Subtracts eight packed 16-bit signed integer values in the second source operand from the corresponding values in the first source operand and writes the signed integer differences to the corresponding word of the destination.

Positive differences greater than 7FFFh are saturated to 7FFFh; negative differences less than 8000h are saturated to 8000h.

There are legacy and extended forms of the instruction:

PSUBSW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSUBSW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBSW is an SSE2 instruction and VPSUBSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
PSUBSW xmm1, xmm2/mem128	66 0F E9 /r	mem128	s packed 16-bit signer from corresponding es to <i>xmm1</i>		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBSW xmm1, xmm2, xmm3/m	em128	C4	RXB.00001	X.src.0.01	E9 /r

Related Instructions

(V)PSUBB, (V)PSUBD, (V)PSUBQ, (V)PSUBSB, (V)PSUBUSB, (V)PSUBUSW, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

Exceptions

Eveention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

468

PSUBUSB VPSUBUSB

Packed Subtract Unsigned With Saturation Bytes

Subtracts 16 packed 8-bit unsigned integer value in the second source operand from the corresponding values in the first source operand and writes the unsigned integer difference to the corresponding byte of the destination.

Differences greater than 7Fh are saturated to 7Fh; differences less than 00h are saturated to 00h.

There are legacy and extended forms of the instruction:

PSUBUSB

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSUBUSB

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBUSB is an SSE2 instruction and VPSUBUSB is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

wnemonic	Opcode		Descr	iption	
PSUBUSB xmm1, xmm2/mem128	66 0F D8 /r	xmm2 c	cts packed byte unsign or <i>mem128</i> from corr the differences to <i>xm</i>	esponding value	
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBUSB xmm1, xmm2, xmm3/n	nem128	C4	RXB.00001	X. <i>src</i> .0.01	D8 /r

Related Instructions

(V)PSUBB, (V)PSUBD, (V)PSUBQ, (V)PSUBSB, (V)PSUBSW, (V)PSUBUSW, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode	•	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1] ! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Χ	Instruction execution caused a page fault.				

X — AVX and SSE exception A — AVX exception S — SSE exception

PSUBUSW VPSUBUSW

Packed Subtract Unsigned With Saturation Words

Subtracts eight packed 16-bit unsigned integer value in the second source operand from the corresponding values in the first source operand and writes the unsigned integer differences to the corresponding word of the destination.

Differences greater than FFFFh are saturated to FFFFh; differences less than 0000h are saturated to 0000h.

There are legacy and extended forms of the instruction:

PSUBUSW

The first source operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSUBUSW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBUSW is an SSE2 instruction and VPSUBUSW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descr	ription	
PSUBUSW xmm1, xmm2/mem128	66 0F D9 /r	xmm2	cts packed 16-bit und or <i>mem128</i> from cor Writes the difference	responding valu	
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPSUBUSW xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X. <i>src</i> .0.01	D9 /r

Related Instructions

(V)PSUBB, (V)PSUBD, (V)PSUBQ, (V)PSUBSB, (V)PSUBSW, (V)PSUBUSB, (V)PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode	•	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1] ! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Χ	Instruction execution caused a page fault.				

X — AVX and SSE exception A — AVX exception S — SSE exception

PSUBW VPSUBW

Packed Subtract Words

Subtracts eight packed 16-bit integer values in the second source operand from the corresponding values in the first source operand and writes the integer differences to the corresponding word of the destination.

This instruction operates on both signed and unsigned integers. When a result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written to the destination.

There are legacy and extended forms of the instruction:

PSUBW

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPSUBW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PSUBW is an SSE2 instruction and VPSUBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description						
PSUBW xmm1, xmm2/mem128	66 0F F9 /r	mem128	s packed 16-bit integration from corresponding es to xmm1					
Mnemonic			Ence	oding				
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VPSUBW xmm1, xmm2, xmm3/m	em128	C4	RXB.00001	X. <i>src</i> .0.01	F9 /r			

Related Instructions

(V)PSUBB, (V)PSUBD, (V)PSUBQ, (V)PSUBSB, (V)PSUBSW, (V)PSUBUSB, (V)PSUBUSW

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode	•	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1] ! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Χ	Instruction execution caused a page fault.				

X — AVX and SSE exception A — AVX exception S — SSE exception

PTEST VPTEST

Packed Bit Test

First, performs a bitwise AND of the first source operand with the second source operand. Sets rFLAGS.ZF when all bit operations = 0; else, clears ZF.

Second. performs a bitwise AND of the second source operand with the logical complement (NOT) of the first source operand. Sets rFLAGS.CF when all bit operations = 0; else, clears CF.

Neither source operand is modified.

There are legacy and extended forms of the instruction:

PTEST

The first source operand is an XMM register. The second source operand is either an XMM register or a 128-bit memory location.

VPTEST

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either an XMM register or a 128-bit memory location.

YMM Encoding

The first source operand is a YMM register. The second source operand is a YMM register or 256-bit memory location.

PTEST is an SSE4.1 instruction and VPTEST is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption		
PTEST xmm1, xmm2/mem128	66 0F 38 17 /r	else, clea	bitwise AND of xmm		·	
Mnemonic			Enco	oding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPTEST xmm1, xmm2/mem128		C4	RXB.00010	X.1111.0.01	17 /r	

C4

RXB.00010

X.1111.1.01

17 /r

Related Instructions

VPTEST ymm1, ymm2/mem256

VTESTPD, VTESTPS

rFLAGS Affected

I	D	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
									0				0	М	0	0	М
2	21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Bits 31:22, 15, 5, 3 and 1 are reserved. A flag set or cleared is M (modified). Unaffected flags are blank. Undefined flags are U. Note:

MXCSR Flags Affected

None

Eveention		Mode	•	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1] ! = 11b.				
			Α	VEX.vvvv ! = 1111b.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Х	Instruction execution caused a page fault.				

X — AVX and SSE exception A — AVX exception S — SSE exception

PUNPCKHBW VPUNPCKHBW

Unpack and Interleave High Bytes

Unpacks the high-order bytes of the first and second source operands and interleaves the 16 values into the destination. The low-order bytes of the source operands are ignored.

Bytes are interleaved in ascending order from the lsb of the sources and the destination. Bits [71:64] of the first source are written to bits [7:0] of the destination; bits [71:64] of the second source are written to bits [15:8] of the destination and so on, ending with bits [127:120] of the second source in bits [127:120] of the destination

When the second source operand is all 0s, the destination effectively contains the bytes from the first source operand zero-extended to 16 bits. This operation is useful for expanding unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKHBW

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKHBW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKHBW is an SSE2 instruction and VPUNPCKHBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description							
PUNPCKHBW xmm1, xmm2/mem128	66 0F 68 /r		backs and interleaves m1 and xmm2 or mei m1.						
Mnemonic			Enco	oding					
	•	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VPUNPCKHBW xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X.src.0.01	68 /r				

Related Instructions

(V)PUNPCKHDQ, (V)PUNPCKHQDQ, (V)PUNPCKHWD, (V)PUNPCKLBW, (V)PUNPCKLDQ, (V)PUNPCKLQDQ, (V)PUNPCKLWD

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention		Mode	;	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
Invalid opcode, #UD	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	VEX.L = 1.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
Device not available, #NM	S	S	Х	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Х	Instruction execution caused a page fault.				

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PUNPCKHDQ VPUNPCKHDQ

Unpack and Interleave High Doublewords

Unpacks the high-order doublewords of the first and second source operands and interleaves the four values into the destination. The low-order doublewords of the source operands are ignored.

Doublewords are interleaved in ascending order from the lsb of the sources and the destination. Bits [95:64] of the first source are written to bits [31:0] of the destination; bits [95:64] of the second source are written to bits [63:32] of the destination and so on, ending with bits [127:96] of the second source in bits [127:96] of the destination

When the second source operand is all 0s, the destination effectively contains the doublewords from the first source operand zero-extended to 64 bits. This operation is useful for expanding unsigned 32-bit values to unsigned 64-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKHDQ

The first source operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKHDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKHDQ is an SSE2 instruction and VPUNPCKHDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
PUNPCKHDQ xmm1, xmm2/mem128	66 0F 6A /r	/r Unpacks and interleaves the high-order doublev of xmm1 and xmm2 or mem128. Writes the doublewords to xmm1.					
Mnemonic			Enco	oding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPUNPCKHDQ xmm1, xmm2, xmm3/n	nem128	C4	RXB.00001	X.src.0.01	6A /r		

Related Instructions

(V)PUNPCKHBW, (V)PUNPCKHQDQ, (V)PUNPCKHWD, (V)PUNPCKLBW, (V)PUNPCKLDQ, (V)PUNPCKLODO, (V)PUNPCKLWD

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Exception			
Exception	Exception Real Virt Prot		Prot	Cause of Exception			
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1] ! = 11b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GF			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Χ	Instruction execution caused a page fault.			

X — AVX and SSE exception A — AVX exception

S — SSE exception

PUNPCKHQDQ VPUNPCKHQDQ

Unpack and Interleave High Quadwords

Unpacks the high-order quadwords of the first and second source operands and interleaves the two values into the destination. The low-order bytes of the source operands are ignored.

Quadwords are interleaved in ascending order from the lsb of the sources and the destination. Bits [127:64] of the first source are written to bits [63:0] of the destination; bits [127:64] of the second source are written to bits [127:64] of the destination.

When the second source operand is all 0s, the destination effectively contains the quadword from the first source operand zero-extended to 128 bits. This operation is useful for expanding unsigned 64-bit values to unsigned 128-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKHQDQ

The first source operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKHQDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKHODO is an SSE2 instruction and VPUNPCKHODO is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000 00001 EDX[SSE2] and Fn0000 00001 ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	scription		
PUNPCKHQDQ xmm1, xmm2/mem128	66 0F 6D /r	q	Unpacks and interleaves the high-order quadwords of <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the bytes to <i>xmm1</i> .			
Mnemonic			Enco	ding		
	V	EX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPUNPCKHQDQ xmm1, xmm2, xmm3/mer	n128 (C4	RXB.00001	X.src.0.01	6D /r	

Related Instructions

(V)PUNPCKHBW, (V)PUNPCKHDQ, (V)PUNPCKHWD, (V)PUNPCKLBW, (V)PUNPCKLDQ, (V)PUNPCKLQDQ, (V)PUNPCKLWD

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Evention
Exception	Real Virt Prot		Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PUNPCKHWD VPUNPCKHWD

Unpack and Interleave High Words

Unpacks the high-order words of the first and second source operands and interleaves the eight values into the destination. The low-order words of the source operands are ignored.

Words are interleaved in ascending order from the lsb of the sources and the destination. Bits [79:64] of the first source are written to bits [15:0] of the destination; bits [79:64] of the second source are written to bits [31:16] of the destination and so on, ending with bits [127:112] of the second source in bits [127:112] of the destination

When the second source operand is all 0s, the destination effectively contains the words from the first source operand zero-extended to 32 bits. This operation is useful for expanding unsigned 16-bit values to unsigned 32-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKHWD

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKHWD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKHWD is an SSE2 instruction and VPUNPCKHWD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	ription		
PUNPCKHWD xmm1, xmm2/mem128	66 0F 69 /r	Tr Unpacks and interleaves the high-order words of xmm1 and xmm2 or mem128. Writes the words to xmm1.				
Mnemonic			Enco	ding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VPUNPCKHWD xmm1, xmm2, xmm3/m	em128	C4	RXB.00001	X. <u>src</u> .0.01	69 /r	

Related Instructions

(V) PUNPCKHBW, (V) PUNPCKHDQ, (V) PUNPCKLBW, (V) PUNPCKLBW, (V) PUNPCKLDQ, (V) PUNPCKLQDQ, (V) PUNPCKLWD

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Exception			
Exception	Exception Real Virt Prot		Prot	Cause of Exception			
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1] ! = 11b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GF			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Χ	Instruction execution caused a page fault.			

X — AVX and SSE exception A — AVX exception

S — SSE exception

PUNPCKLBW VPUNPCKLBW

Unpack and Interleave Low Bytes

Unpacks the low-order bytes of the first and second source operands and interleaves the 16 values into the destination. The high-order bytes of the source operands are ignored.

Bytes are interleaved in ascending order from the lsb of the sources and the destination. Bits [7:0] of the first source are written to bits [7:0] of the destination; bits [7:0] of the second source are written to bits [15:8] of the destination and so on, ending with bits [63:56] of the second source in bits [127:120] of the destination

When the second source operand is all 0s, the destination effectively contains the bytes from the first source operand zero-extended to 16 bits. This operation is useful for expanding unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKLBW

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKLBW

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKLBW is an SSE2 instruction and VPUNPCKLBW is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Des	cription	
PUNPCKLBW xmm1, xmm2/mem128	Unpacks and interleaves the low-order bytes of <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the bytes to <i>xmm1</i> .				
Mnemonic			Enco	oding	
	V	/EX	RXB.map_select	W.vvvv.L.pp	Opcode
VPUNPCKLBW xmm1, xmm2, xmm3/mer	m128	C4	RXB.00001	X. <i>src</i> .0.01	69 /r

Related Instructions

(V)PUNPCKHBW, (V)PUNPCKHDQ, (V)PUNPCKHQDQ, (V)PUNPCKHWD, (V)PUNPCKLDQ, (V)PUNPCKLWD

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Cause of Evention
Exception	Exception Real Virt Prot		Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Corneral protection #CD S		S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

PUNPCKLDQ VPUNPCKLDQ

Unpack and Interleave Low Doublewords

Unpacks the low-order doublewords of the first and second source operands and interleaves the four values into the destination. The high-order doublewords of the source operands are ignored.

Doublewords are interleaved in ascending order from the lsb of the sources and the destination. Bits [31:0] of the first source are written to bits [31:0] of the destination; bits [31:0] of the second source are written to bits [63:32] of the destination and so on, ending with bits [63:32] of the second source in bits [127:96] of the destination

When the second source operand is all 0s, the destination effectively contains the doublewords from the first source operand zero-extended to 64 bits. This operation is useful for expanding unsigned 32-bit values to unsigned 64-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKLDQ

The first source operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKLDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKLDQ is an SSE2 instruction and VPUNPCKLDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Desc	cription			
PUNPCKLDQ xmm1, xmm2/mem128	66 0F 62 /r	Unpacks and interleaves the low-order doublewords of <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the doublewords to <i>xmm1</i> .					
Mnemonic			Enco	oding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPUNPCKLDQ xmm1, xmm2, xmm3/mer	m128	C4	RXB.00001	X. src .0.01	62 /r		

Related Instructions

(V)PUNPCKHW, (V)PUNPCKHDQ, (V)PUNPCKHQDQ, (V)PUNPCKHWD, (V)PUNPCKLBW, (V)PUNPCKLODO, (V)PUNPCKLWD

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Exception			
Exception	Exception Real Virt Prot		Prot	Cause of Exception			
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
			Α	XfeatureEnabledMask[2:1] ! = 11b.			
			Α	VEX.L = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM	S	S	Х	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GF			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Χ	Instruction execution caused a page fault.			

X — AVX and SSE exception A — AVX exception

S — SSE exception

PUNPCKLQDQ VPUNPCKLQDQ

Unpack and Interleave Low Quadwords

Unpacks the low-order quadwords of the first and second source operands and interleaves the two values into the destination. The high-order bytes of the source operands are ignored.

Quadwords are interleaved in ascending order from the lsb of the sources and the destination. Bits [63:0] of the first source are written to bits [63:0] of the destination; bits [63:0] of the second source are written to bits [127:64] of the destination.

When the second source operand is all 0s, the destination effectively contains the quadword from the first source operand zero-extended to 128 bits. This operation is useful for expanding unsigned 64-bit values to unsigned 128-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKLQDQ

The first source operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPUNPCKLQDQ

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKLQDQ is an SSE2 instruction and VPUNPCKLQDQ is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		De	scription	
PUNPCKLQDQ xmm1, xmm2/mem128	66 0F 6C /r Unpacks and interleaves the low-order quadwords of xmm1 and xmm2 or mem12 Writes the bytes to xmm1.				
Mnemonic			Enco	oding	
	VE	X F	RXB.map_select	W.vvvv.L.pp	Opcode
VPUNPCKLQDQ xmm1, xmm2, xmm3/mei	m128 C4	ļ	RXB.00001	X. <i>src</i> .0.01	6C /r

Related Instructions

(V)PUNPCKHBW, (V)PUNPCKHDQ, (V)PUNPCKHQDQ, (V)PUNPCKHWD, (V)PUNPCKLBW, (V)PUNPCKLDQ, (V)PUNPCKLWD

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Evention
Exception	Real Virt Prot		Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PUNPCKLWD VPUNPCKLWD

Unpack and Interleave Low Words

Unpacks the low-order words of the first and second source operands and interleaves the eight values into the destination. The high-order words of the source operands are ignored.

Words are interleaved in ascending order from the lsb of the sources and the destination. Bits [15:0] of the first source are written to bits [15:0] of the destination; bits [15:0] of the second source are written to bits [31:16] of the destination and so on, ending with bits [63:48] of the second source in bits [127:112] of the destination

When the second source operand is all 0s, the destination effectively contains the words from the first source operand zero-extended to 32 bits. This operation is useful for expanding unsigned 16-bit values to unsigned 32-bit operands for subsequent processing that requires higher precision.

There are legacy and extended forms of the instruction:

PUNPCKLWD

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source operand is also the destination register. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

PUNPCKLWD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PUNPCKLWD is an SSE2 instruction and VPUNPCKLWD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Description					
PUNPCKLWD xmm1, xmm2/mem128	66 0F 61 /r	Unpacks and interleaves the low-order words of <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the words to <i>xmm1</i> .						
Mnemonic			Enco	oding				
	V	ΈX	RXB.map_select	W.vvvv.L.pp	Opcode			
VPUNPCKLLWD xmm1, xmm2, xmm3/me	m128 (C4	RXB.00001	X. <u>src</u> .0.01	61 /r			

Related Instructions

(V)PUNPCKHBW, (V)PUNPCKHDQ, (V)PUNPCKHQDQ, (V)PUNPCKHWD, (V)PUNPCKLBW, (V)PUNPCKLDQ, (V)PUNPCKLQDQ

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Course of Eventurian
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception

S — SSE exception

PXOR VPXOR

Packed Exclusive OR

Performs a bitwise XOR of the first and second source operands and writes the result to the destination. When either of a pair of corresponding bits in the first and second operands are set, the corresponding bit of the destination is set; when both source bits are set or when both source bits are not set, the destination bit is cleared.

There are legacy and extended forms of the instruction:

PXOR

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source XMM register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VPXOR

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

PXOR is an SSE2 instruction and VPXOR is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion	
PXOR xmm1, xmm2/mem128	66 0F EF /r		twise XOR of values /rites the result to <i>xn</i>		mm2 or
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPXOR xmm1, xmm2, xmm3/mer	n128	C4	RXB.00001	X. <i>src</i> .0.01	EF /r

Related Instructions

(V)PAND, (V)PANDN, (V)POR

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode		•	Course of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Α	XfeatureEnabledMask[2:1] ! = 11b.		
			Α	VEX.L = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Χ	Instruction execution caused a page fault.		

X — AVX and SSE exception
A — AVX exception
S — SSE exception

RCPPS Reciprocal VRCPPS Packed Single-Precision Floating-Point

Computes the approximate reciprocal of each packed single-precision floating-point value in the source operand and writes the results to the corresponding doubleword of the destination. MXCSR.RC as no effect on the result.

The maximum error is less than or equal to $1.5 * 2^{-12}$ times the true reciprocal. A source value that is \pm zero or denormal returns an infinity of the source value sign. Results that underflow are changed to signed zero. For both SNaN and QNaN source operands, a QNaN is returned.

There are legacy and extended forms of the instruction:

RCPPS

Computes four reciprocals. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VRCPPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Computes four reciprocals. The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Computes eight reciprocals. The source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

RCPPS is an SSE2 instruction and VRCPPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descript	tion	
RCPPS xmm1, xmm2/mem128	0F 53 /r	Computes repoint values	eciprocals of packed in xmm1 or mem128	single-precision 3. Writes result to	floating- o <i>xmm1</i>
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VRCPPS xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.00	53 /r
VRCPPS ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.00	53 /r

Related Instructions

(V)RCPSS, (V)RSQRTPS, (V)RSQRTSS

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
One and another time #OD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

RCPSS VRCPSS

Reciprocal Scalar Single-Precision Floating-Point

Computes the approximate reciprocal of the scalar single-precision floating-point value in a source operand and writes the results to the low-order doubleword of the destination. MXCSR.RC as no effect on the result.

The maximum error is less than or equal to $1.5 * 2^{-12}$ times the true reciprocal. A source value that is \pm zero or denormal returns an infinity of the source value sign. Results that underflow are changed to signed zero. For both SNaN and QNaN source operands, a QNaN is returned.

There are legacy and extended forms of the instruction:

RCPSS

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VRCPSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand and the destination are XMM registers. The second source operand is either an XMM register or a 32-bit memory location. Bits [31:0] of the destination contain the reciprocal; bits [127:32] of the destination are copied from the first source register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

RCPSS is an SSE1 instruction and VRCPSS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion		
RCPSS xmm1, xmm2/mem32	F3 0F 53 /r		eciprocal of scalar sii <i>m1</i> or <i>mem3</i> 2. Write			
Mnemonic			Ence	oding		
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VRCPSS xmm1, xmm2, xmm3/m	nem128	C4	RXB.00001	X. <i>src</i> .X.10	53 /r	

Related Instructions

(V)RCPPS, (V)RSQRTPS, (V)RSQRTSS

rFLAGS Affected

None

MXCSR Flags Affected

None

Mode)	Course of Everytien	
Real	Virt	Prot	Cause of Exception	
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
Α	Α		AVX instructions are only recognized in protected mode.	
S	S	S	CR0.EM = 1.	
S	S	S	CR4.OSFXSR = 0.	
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
		Α	XfeatureEnabledMask[2:1]! = 11b.	
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
S	S	Х	Lock prefix (F0h) preceding opcode.	
S	S	Χ	CR0.TS = 1.	
S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
S	S	Х	Memory address exceeding data segment limit or non-canonical.	
		Χ	Null data segment used to reference memory.	
	S	Х	Instruction execution caused a page fault.	
	S	Χ	Unaligned memory reference with alignment checking enabled.	
	X A S S	X X A A A S S S S S S S S S S S S S S S	A A S S S S S S S S S S S S S S S S S S	

X — AVX and SSE exception
A — AVX exception
S — SSE exception


ROUNDPD VROUNDPD

Round Packed Double-Precision Floating-Point

Rounds two or four double-precision floating-point values as specified by an immediate byte operand. Source values are rounded to integral values and written to the destination as double-precision floating-point values.

SNaN source values are converted to QNaN. When DAZ =1, denormals are converted to zero before rounding.

The immediate byte operand is defined as follows.



Bits	Mnemonic	Description
[7:4]	_	Reserved
[3]	Р	Precision Exception
[2]	0	Rounding Control Source
[1:0]	RC	Rounding Control

Precision exception definitions:

Value	Description
0	Normal PE exception
1	PE field is not updated. No precision exception is taken when unmasked.

Rounding control source definitions:

Value	Description
0	MXCSR:RC
1	Use RC field value.

Rounding control definition:

Value	Description
00	Nearest
01	Downward (toward negative infinity)
10	Upward (toward positive infinity)
11	Truncated

There are legacy and extended forms of the instruction:

ROUNDPD

Rounds two source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. There is a third 8-bit immediate oper-

and. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VROUNDPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Rounds two source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. There is a third 8-bit immediate operand. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Rounds four source values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. There is a third 8-bit immediate operand. The destination is a third YMM register.

ROUNDPD is an SSE4.1 instruction and VROUNDPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ROUNDPD xmm1, xmm2/mem128, imm8	66 0F 3A 09 /r ib	Rounds double-precision floating-point values in <i>xmm2</i> or <i>mem128</i> . Writes rounded double-precision values to <i>xmm1</i> .
Mnemonic		Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VROUNDPD xmm1, xmm2/mem128, imm8
 C4
 RXB.00011
 X.src.0.01
 09 /r ib

 VROUNDPD vmm1, xmm2/mem256, imm8
 C4
 RXB.00011
 X.src.1.01
 09 /r ib

Related Instructions

(V)ROUNDPS, (V)ROUNDSD, (V)ROUNDSS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M					M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Eveention	Mode			Cause of Exception					
Exception	Real	Virt	Prot	·					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
mvana opecac, #CD			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM	S	S	Χ	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.					
invalid operation, iE	S	S	Х	Undefined operation.					
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception


ROUNDPS VROUNDPS

Round Packed Single-Precision Floating-Point

Rounds four or eight single-precision floating-point values as specified by an immediate byte operand. Source values are rounded to integral values and written to the destination as single-precision floating-point values.

SNaN source values are converted to QNaN. When DAZ =1, denormals are converted to zero before rounding.

The immediate byte operand is defined as follows.



Bits	Mnemonic	Description
[7:4]	_	Reserved
[3]	Р	Precision Exception
[2]	0	Rounding Control Source
[1:0]	RC	Rounding Control

Precision exception definitions:

Value	Description
0	Normal PE exception
1	PE field is not updated.
	No precision exception is taken when unmasked.

Rounding control source definitions:

Value	Description
0	MXCSR:RC
1	Use RC field value.

Rounding control definition:

Value	Description
00	Nearest
01	Downward (toward negative infinity)
10	Upward (toward positive infinity)
11	Truncated

There are legacy and extended forms of the instruction:

ROUNDPS

Rounds four source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. There is a third 8-bit immediate operand

and. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VROUNDPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Rounds four source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. There is a third 8-bit immediate operand. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Rounds eight source values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. There is a third 8-bit immediate operand. The destination is a third YMM register.

ROUNDPS is an SSE4.1 instruction and VROUNDPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
ROUNDPS xmm1, xmm2/mem128, imm8	66 0F 3A 08 /r ib	Rounds single-precision floating-point values in <i>xmm2 or mem128</i> . Writes rounded single-precision values to <i>xmm1</i> .
Mnemonic		Encoding

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VROUNDPS xmm1, xmm2/mem128, imm8	C4	RXB.00011	X. <i>src</i> .0.01	08 /r ib
VROUNDPS ymm1, xmm2/mem256, imm8	C4	RXB.00011	X. <i>src</i> .1.01	08 /r ib

Related Instructions

(V)ROUNDPD, (V)ROUNDSD, (V)ROUNDSS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M					M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Evention	Mode			Cause of Exception					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
invalid operate, #02			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Х	Lock prefix (F0h) preceding opcode.					
	S	S	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.						
Device not available, #NM	S	S	Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.					
			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
SIMD Floating-Point Exceptions									
Invalid operation IE	S	S	Х	A source operand was an SNaN value.					
Invalid operation, IE	S	S	Х	Undefined operation.					
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception


ROUNDSD VROUNDSD

Round Scalar Double-Precision

Rounds a scalar double-precision floating-point value as specified by an immediate byte operand. Source values are rounded to integral values and written to the destination as double-precision floating-point values.

SNaN source values are converted to QNaN. When DAZ =1, denormals are converted to zero before rounding.

The immediate byte operand is defined as follows.



Bits	Mnemonic	Description
[7:4]	_	Reserved
[3]	Р	Precision Exception
[2]	0	Rounding Control Source
[1:0]	RC	Rounding Control

Precision exception definitions:

Value	Description
0	Normal PE exception
1	PE field is not updated. No precision exception is taken when unmasked.

Rounding control source definitions:

Value	Description
0	MXCSR:RC
1	Use RC field value.

Rounding control definition:

Value	Description
00	Nearest
01	Downward (toward negative infinity)
10	Upward (toward positive infinity)
11	Truncated

There are legacy and extended forms of the instruction:

ROUNDSD

The source operand is either an XMM register or a 64-bit memory location. When the source is an XMM register, the value to be rounded must be in the low doubleword. The destination is an XMM

register. There is a third 8-bit immediate operand. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to destination XMM register are not affected.

VROUNDSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either an XMM register or a 64-bit memory location. When the second source is an XMM register, the value to be rounded must be in the low doubleword. The destination is a third XMM register. There is a fourth 8-bit immediate operand. Bits [127:64] of the destination are copied from the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

ROUNDSD is an SSE4.1 instruction and VROUNDSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode Description

ROUNDSD xmm1, xmm2/mem64, imm8 66 0F 3A 0B /r ib

Rounds a double-precision floating-point value in *xmm2*[63:0] or *mem64*. Writes a rounded double-precision value to *xmm1*.

Mnemonic Encoding

VEX RXB.map_select W.vvvv.L.pp Opcode

VROUNDSD xmm1, xmm2, xmm3/mem64, imm8 C4 RXB.00011 X.src.X.01 0B /r ib

Related Instructions

(V)ROUNDPD, (V)ROUNDPS, (V)ROUNDSS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Eveention		Mode)	Cause of Exception					
Exception	Real	Virt	Prot	Cause of Exception					
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
	S	S	S	CR0.EM = 1.					
	S	S	S	CR4.OSFXSR = 0.					
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
mivana opocac, nob			Α	XfeatureEnabledMask[2:1]! = 11b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
	S	S	Χ	Lock prefix (F0h) preceding opcode.					
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM	S	S	Χ	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Х	Null data segment used to reference memory.					
Page fault, #PF		S	Х	Instruction execution caused a page fault.					
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
SIMD Floating-Point Exceptions									
Invalid aparation IE	S	S	Χ	A source operand was an SNaN value.					
Invalid operation, IE	S	S	Х	Undefined operation.					
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.					

X — AVX and SSE exception
A — AVX exception
S — SSE exception


ROUNDSS VROUNDSS

Round Scalar Single-Precision

Rounds a scalar single-precision floating-point value as specified by an immediate byte operand. Source values are rounded to integral values and written to the destination as single-precision floating-point values.

SNaN source values are converted to QNaN. When DAZ =1, denormals are converted to zero before rounding.

The immediate byte operand is defined as follows.



Bits	Mnemonic	Description
[7:4]	_	Reserved
[3]	Р	Precision Exception
[2]	0	Rounding Control Source
[1:0]	RC	Rounding Control

Precision exception definitions:

Value	Description
0	Normal PE exception
1	PE field is not updated. No precision exception is taken when unmasked.

Rounding control source definitions:

Value	Description
0	MXCSR:RC
1	Use RC field value.

Rounding control definition:

Value	Description
00	Nearest
01	Downward (toward negative infinity)
10	Upward (toward positive infinity)
11	Truncated

There are legacy and extended forms of the instruction:

ROUNDSS

The source operand is either an XMM register or a 32-bit memory location. When the source is an XMM register, the value to be rounded must be in the low word. The destination is an XMM register.

There is a third 8-bit immediate operand. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to destination XMM register are not affected.

VROUNDSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. When the second source is an XMM register, the value to be rounded must be in the low word. The destination is a third XMM register. There is a fourth 8-bit immediate operand. Bits [127:32] of the destination are copied from the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

ROUNDSS is an SSE4.1 instruction and VROUNDSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[SSE41] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description						
ROUNDSS xmm1, xmm2/mem64, imm8	66 0F 3A 0A /r ib	Rounds a single-precision floating-point value in xmm2[63:0] or mem64. Writes a rounded single-precision value to xmm1.						
Mnemonic		Enco	ding					
	VEX I	RXB.map_select	W.vvvv.L.pp	Opcode				

VROUNDSS xmm1, xmm2, xmm3/mem64, imm8 C4 RXB.00011 X.src.X.01 0A /r ib

Related Instructions

(V)ROUNDPD, (V)ROUNDPS, (V)ROUNDSD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		PΜ	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М					М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opocac, nob			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
5		S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid aparation IE	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

RSQRTPS VRSQRTPS

Reciprocal Square Root Packed Single-Precision Floating-Point

Computes the approximate reciprocal of the square root of each packed single-precision floating-point value in the source operand and writes the results to the corresponding doublewords of the destination. MXCSR.RC has no effect on the result.

The maximum error is less than or equal to $1.5 * 2^{-12}$ times the true reciprocal square root. A source value that is \pm zero or denormal returns an infinity of the source value sign. Negative source values other than -zero and -denormal return a QNaN floating-point indefinite value. For both SNaN and QNaN source operands, a QNaN is returned.

There are legacy and extended forms of the instruction:

RSQRTPS

Computes four values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VRSQRTPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Computes four values. The destination is an XMM register. The source operand is either an XMM register or a 128-bit memory location. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Computes eight values. The destination is an YMM register. The source operand is either a YMM register or a 256-bit memory location.

RSQRTPS is an SSE1 instruction and VRSQRTPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
RSQRTPS xmm1, xmm2/mem128	0F 52 /r	Computes precision Writes res	s reciprocals of squar floating-point values sult to <i>xmm1</i>	re roots of packe in <i>xmm1</i> or <i>men</i>	d single- 1128.		
Mnemonic	Encoding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VRSQRTPS xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.00	52 /r		
VRSQRTPS ymm1, ymm2/mem256		C4	RXB.00001	X.1111.1.00	52 /r		

Related Instructions

(V)RSQRTSS, (V)SQRTPD, (V)SQRTPS, (V)SQRTSD, (V)SQRTSS

AMD64 Technology

26568—Rev. 3.13—September 2011

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

RSQRTSS VRSQRTSS

Reciprocal Square Root Scalar Single-Precision Floating-Point

Computes the approximate reciprocal of the square root of the scalar single-precision floating-point value in a source operand and writes the result to the low-order doubleword of the destination. MXCSR.RC as no effect on the result.

The maximum error is less than or equal to $1.5 * 2^{-12}$ times the true reciprocal square root. A source value that is \pm zero or denormal returns an infinity of the source value's sign. Negative source values other than -zero and -denormal return a QNaN floating-point indefinite value. For both SNaN and QNaN source operands, a QNaN is returned.

There are legacy and extended forms of the instruction:

RSQRTSS

The source operand is either an XMM register or a 32-bit memory location. The destination is an XMM register. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VRSQRTSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand and the destination are XMM registers. The second source operand is either an XMM register or a 32-bit memory location. Bits [31:0] of the destination contain the reciprocal square root of the single-precision floating-point value held in bits [31:0] of the second source operand; bits [127:32] of the destination are copied from the first source register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

RSQRTSS is an SSE1 instruction and VSQRTSS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descri	ption	
RSQRTSS xmm1, xmm2/mem32	F3 0F 52 /r		s reciprocal of square floating-point value i cmm1		
Mnemonic			Ence	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VRSQRTSS xmm1, xmm2, xmm3/i	mem128	C4	RXB.00001	X. <i>src</i> .X.10	52 /r

Related Instructions

(V)RSQRTPS, (V)SQRTPD, (V)SQRTPS, (V)SQRTSD, (V)SQRTSS

rFLAGS Affected

None

Eveention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid ancode #LID	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception

A — AVX exception S — SSE exception

SHUFPD Shuffle VSHUFPD Packed Double-Precision Floating-Point

Copies packed double-precision floating-point values from either of two sources to quadwords in the destination, as specified by bit fields of an immediate byte operand.

Each bit corresponds to a quadword destination. The 128-bit legacy and extended versions of the instruction use bits [1:0]; the 256-bit extended version uses bits [3:0], as shown.

Destination Quadword	Immediate-Byte Bit Field	Value of Bit Field	Source 1 Bits Copied	Source 2 Bits Copied				
	Used by 128-bit encoding and 256-bit encoding							
[63:0]	[0]	0	[63:0]	_				
		1	[127:64]	_				
[127:64]	[1]	0	_	[63:0]				
		1	_]127:64]				
	Used only by 256-bit encoding							
[191:128]	[2]	0	[191:128]	_				
		1	[255:192]	_				
[255:192]	[3]	0	_	[191:128]				
		1	_	[255:192]				

There are legacy and extended forms of the instruction:

SHUFPD

Shuffles four source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. There is a third 8-bit immediate operand. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSHUFPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Shuffles four source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. There is a fourth 8-bit immediate operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Shuffles eight source values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register. There is a fourth 8-bit immediate operand.

SHUFPD is an SSE2 instruction and VSHUFPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic Opcode **Description**

Shuffles packed double-precision floating-point values in *xmm1* and *xmm2* or SHUFPD xmm1, xmm2/mem128, imm8 66 0F C6 /r ib

mem128. Writes the result to xmm1.

Mnemonic Encoding

> VEX RXB.map_select W.vvvv.L.pp Opcode RXB.00001 X.src.0.01 C4 C6 /r

VSHUFPD xmm1, xmm2, xmm3/mem128, imm8 X.src.1.01 VSHUFPD ymm1, ymm2, ymm3/mem256, imm8 C4 RXB.00001 C6 /r

Related Instructions

(V)SHUFPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Involid angoda #LID	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Y AVY and CCF avecation		٥	_ ^	monucion execution caused a page fault.

X — AVX and SSE exception

A — AVX exception

S — SSE exception

SHUFPS VSHUFPS

Shuffle Packed Single-Precision Floating-Point

Copies packed single-precision floating-point values from either of two sources to doublewords in the destination, as specified by bit fields of an immediate byte operand.

Each bit field corresponds to a doubleword destination. The 128-bit legacy and extended versions of the instruction use a single 128-bit destination; the 256-bit extended version performs duplicate operations on bits [127:0] and bits [255:128] of the source and destination.

Destination Doubleword	Immediate-Byte Bit Field	Value of Bit Field	Source 1 Bits Copied	Source 2 Bits Copied
[31:0]	[1:0]	00	[31:0]	_
		01	[63:32]	_
		10	[95:64]	_
		11	[127:96]	_
[63:32]	[3:2]	00	[31:0]	_
		01	[63:32]	_
		10	[95:64]	_
		11	[127:96]	_
[95:64]	[5:4]	00	_	[31:0]
		01	_	[63:32]
		10	_	[95:64]
		11	_	[127:96]
[127:96]	[7:6]	00	_	[31:0]
		01	_	[63:32]
		10	_	[95:64]
		11	_	[127:96]
	er 128 bits of 256-bit sour			oding
[159:128]	[1:0]	00	[159:128]	_
		01	[191:160]	_
		10	[223:192]	_
		11	[255:224]	_
[191:160]	[3:2]	00	[159:128]	_
		01	[191:160]	_
		10	[223:192]	_
		11	[255:224]	_
[223:192]	[5:4]	00	_	[159:128]
		01	_	[191:160]
		10	_	[223:192]
_		11	_	[255:224]
[255:224]	[7:6]	00	_	[159:128]
		01	_	[191:160]
		10	_	[223:192]
		11	_	[255:224]

There are legacy and extended forms of the instruction:

SHUFPS

Shuffles eight source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. There is a third 8-bit immediate operand. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSHUFPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Shuffles eight source values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. There is a fourth 8-bit immediate operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Shuffles 16 source values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register. There is a fourth 8-bit immediate operand.

SHUFPS is an SSE1 instruction and VSHUFPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Ī	Description	
SHUFPS xmm1, xmm2/mem128, imm8	0F C6 /r ib	Shuffles packed single-precision float point values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .		or
Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VSHUFPS xmm1, xmm2, xmm3/mem128, imr	n8 C4	RXB.00001	X.src.0.00	C6 /r
VSHUFPS ymm1, ymm2, ymm3/mem256, imr	n8 C4	RXB.00001	X.src.1.00	C6 /r

Related Instructions

(V)SHUFPD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

SQRTPD Square Root VSQRTPD Packed Double-Precision Floating-Point

Computes the square root of each packed double-precision floating-point value in a source operand and writes the result to the corresponding quadword of the destination.

Performing the square root of +infinity returns +infinity.

There are legacy and extended forms of the instruction:

SQRTPD

Computes two values. The destination is an XMM register. The source operand is either another XMM register or a 128-bit memory location. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSQRTPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Computes two values. The source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Computes four values. The source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register.

SQRTPD is an SSE2 instruction and VSQRTPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description			
SQRTPD xmm1, xmm2/mem128	66 0F 51 /r	Computes square roots of pack floating-point values in <i>xmm1</i> or results to <i>xmm1</i> .			
Mnemonic		Enco	ding		
		VEX RXB.map_select	W.vvvv.L.pp	Opcode	

	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VSQRTPD xmm1, xmm2/mem128	C4	RXB.00001	X.vvvv.0.01	51 /r
VSQRTPD ymm1, ymm2/mem256	C4	RXB.00001	X.vvvv.1.01	51 /r

Related Instructions

(V)RSQRTPS, (V)RSQRTSS, (V)SQRTPS, (V)SQRTSD, (V)SQRTSS

rFLAGS Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М				М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,	. Unaff	ected fi	lags are	blank.					

Fusantian		Mode)	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b				
			Α	VEX.vvvv ! = 1111b.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Χ	Lock prefix (F0h) preceding opcode.				
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM	S	S	Χ	CR0.TS = 1.				
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.				
			Х	Null data segment used to reference memory.				
Page fault, #PF		S	Х	Instruction execution caused a page fault.				
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
SIMD Floating-Point Exceptions								
Invalid aparation IE	S	S	Х	A source operand was an SNaN value.				
Invalid operation, IE	S	S	Х	Undefined operation.				
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.				
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.				

X — AVX and SSE exception A — AVX exception S — SSE exception

SQRTPS Square Root VSQRTPS Packed Single-Precision Floating-Point

Computes the square root of each packed single-precision floating-point value in a source operand and writes the result to the corresponding doubleword of the destination.

Performing the square root of +infinity returns +infinity.

There are legacy and extended forms of the instruction:

SQRTPS

Computes four values. The destination is an XMM register. The source operand is either another XMM register or a 128-bit memory location. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSQRTPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

Opoodo

XMM Encoding

Computes four values. The destination is an XMM register. The source operand is either another XMM register or a 128-bit memory location. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

N/10 0 100 0 10 10

Computes eight values. The destination is a YMM register. The source operand is either a YMM register or a 256-bit memory location.

SQRTPS is an SSE1 instruction and VSQRTPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

winemonic	Opcode		Descrip	tion	
SQRTPS xmm1, xmm2/mem128	0F 51 /r		square roots of pactoint values in xmm1 oxmm1.		
Mnemonic			Enco	ding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VSQRTPS xmm1, xmm2/mem128		C4	RXB.00001	X.1111.0.00	51 /r

C4

Related Instructions

VSQRTPS ymm1, ymm2/mem256

(V)RSQRTPS, (V)RSQRTSS, (V)SQRTPD, (V)SQRTSD, (V)SQRTSS

rFLAGS Affected

None

X.1111.1.00

51 /r

Dagarintian

RXB.00001

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M				M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Involid approximation IF	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Precision, PE S		S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

SQRTSD Square Root VSQRTSD Scalar Double-Precision Floating-Point

Computes the square root of a double-precision floating-point value and writes the result to the low quadword of the destination. The three-operand form of the instruction also writes a copy of the upper quadword of another source operand to the upper quadword of the destination.

Performing the square root of +infinity returns +infinity.

There are legacy and extended forms of the instruction:

SQRTSD

The source operand is either an XMM register or a 64-bit memory location. When the source is an XMM register, the source value must be in the low quadword. The destination is an XMM register. Bits [127:64] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to destination XMM register are not affected.

VSQRTSD

The extended form of the instruction has a single 128-bit encoding that requires three operands:

VSQRTSD xmm1, xmm2, xmm3/mem64

The first source operand is an XMM register. The second source operand is either an XMM register or a 64-bit memory location. When the second source is an XMM register, the source value must be in the low quadword. The destination is a third XMM register. The square root of the second source operand is written to bits [63:0] of the destination register. Bits [127:64] of the destination are copied from the corresponding bits of the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

SQRTSD is an SSE2 instruction and VSQRTSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX]. For more information on the CPUID instruction and defined processor feature bits, see the *CPUID Specification*, order# 25481.

Instruction Encoding

Mnemonic	Opcode	Description
SQRTSD xmm1, xmm2/mem64	F2 0F 51 /r	Computes the square root of a double-precision floating-point value in <i>xmm1</i> or <i>mem64</i> . Writes the result to <i>xmm1</i> .

Mnemonic	Encoding							
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VSQRTSD xmm1, xmm2, xmm3/mem64	C4	RXB.00001	X. <i>src</i> .X.11	51 /r				

Related Instructions

(V)RSQRTPS, (V)RSQRTSS, (V)SQRTPD, (V)SQRTPS, (V)SQRTSS

rFLAGS Affected

None

MXCSR Flags Affected

	<u> </u>	<u> </u>														
MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М				М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank															

Evention		Mode)	Cause of Expension				
Exception	Real	Virt	Prot	Cause of Exception				
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
	S	S	S	CR0.EM = 1.				
	S	S	S	CR4.OSFXSR = 0.				
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
mvana opodad, nob			Α	XfeatureEnabledMask[2:1]! = 11b.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
	S	S	Х	Lock prefix (F0h) preceding opcode.				
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM S S X		Х	CR0.TS = 1.					
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.				
General protection, #Gr			Χ	Null data segment used to reference memory.				
Page fault, #PF		S	Х	Instruction execution caused a page fault.				
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.				
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
	D Floating-Point Exceptions							
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.				
invalid operation, in	S	S	Х	Undefined operation.				
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.				
Precision, PE		S	Х	A result could not be represented exactly in the destination format.				

X — AVX and SSE exception

A — AVX exception

S — SSE exception

SQRTSS VSQRTSS

Square Root Scalar Single-Precision Floating-Point

Computes the square root of a single-precision floating-point value and writes the result to the low doubleword of the destination. The three-operand form of the instruction also writes a copy of the three most significant doublewords of a second source operand to the upper 96 bits of the destination. Performing the square root of +infinity returns +infinity.

There are legacy and extended forms of the instruction:

SQRTSS

The source operand is either an XMM register or a 32-bit memory location. When the source is an XMM register, the source value must be in the low doubleword. The destination is an XMM register. Bits [127:32] of the destination are not affected. Bits [255:128] of the YMM register that corresponds to destination XMM register are not affected.

VSQRTSS

The extended form has a single 128-bit encoding that requires three operands:

VSQRTSS xmm1, xmm2, xmm3/mem64

The first source operand is an XMM register. The second source operand is either an XMM register or a 32-bit memory location. When the second source is an XMM register, the source value must be in the low doubleword. The destination is a third XMM register. The square root of the second source operand is written to bits [31:0] of the destination register. Bits [127:32] of the destination are copied from the corresponding bits of the first source operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

SQRTSS is an SSE1 instruction and VSQRTSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX]. For more information on the CPUID instruction and defined processor feature bits, see the *CPUID Specification*, order# 25481.

Instruction Encoding

Mnemonic	Opcode		Descrip	tion	
SQRTSS xmm1, xmm2/mem32	F3 0F 51 /r		square root of a sing nm1 or mem32. Write		
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VSQRTSS xmm1, xmm2, xmm3/n	nem64	C4	RXB.00001	X. <i>src</i> .X.10	51 /r

Related Instructions

(V)RSQRTPS, (V)RSQRTSS, (V)SQRTPD, (V)SQRTPS, (V)SQRTSD

rFLAGS Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M				M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana opodao, mos			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM S S X		Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid approxima IE	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Precision, PE S		S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

STMXCSR VSTMXCSR

Store MXCSR

Saves the content of the MXCSR extended control/status register to a 32-bit memory location. Reserved bits are stored as zeroes. The MXCSR is described in "Registers" in Volume 1.

For both legacy STMXCSR and extended VSTMXCSR forms of the instruction, the source operand is the MXCSR and the destination is a 32-bit memory location.

There is one encoding for each instruction form.

STMXCSR is an SSE1 instruction and VSTMXCSR is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	otion	
STMXCSR mem32	0F AE /3	Stores conte	ent of MXCSR in r	mem32.	
Mnemonic			Enco	oding	
		VEX F	RXB.map_select	W.vvvv.L.pp	Opcode
VSTMXCSR mem32		C4	RXB.00001	X.1111.0.00	AE /3

Related Instructions

(V)LDMXCSR

rFLAGS Affected

None

MXCSR Flags Affected

		3-														
MM	FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
M	М	M	М	М	М	М	М	М	М	М	М	М	М	М	М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	te: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Exception		Mode	;	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
	S	S	S	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

SUBPD Subtract VSUBPD Packed Double-Precision Floating-Point

Subtracts each packed double-precision floating-point value of the second source operand from the corresponding value of the first source operand and writes the difference to the corresponding quadword of the destination.

There are legacy and extended forms of the instruction:

SUBPD

Subtracts two pairs of values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSUBPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Subtracts two pairs of values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Subtracts four pairs of values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

SUBPD is an SSE2 instruction and VSUBPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
SUBPD xmm1, xmm2/mem128	66 0F 5C /r	Subtracts packed double-precision floating-point values in <i>xmm2</i> or <i>mem128</i> from corresponding values of <i>xmm1</i> . Writes differences to <i>xmm1</i> .

 With two properties of the control of two properties of

Related Instructions

(V)SUBPS, (V)SUBSD, (V)SUBSS

rFLAGS Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М	М		M	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	a: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Fusantian		Mode	•	Course of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.
Overflow, OE	S	S	Χ	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

SUBPS Subtract VSUBPS Packed Single-Precision Floating-Point

Subtracts each packed single-precision floating-point value of the second source operand from the corresponding value of the first source operand and writes the difference to the corresponding quadword of the destination.

There are legacy and extended forms of the instruction:

SUBPS

Subtracts four pairs of values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VSUBPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Subtracts four pairs of values. The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Subtracts eight pairs of values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

SUBPS is an SSE1 instruction and VSUBPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
SUBPS xmm1, xmm2/mem128	0F 5C /r	Subtracts packed single-precision floating-point values in <i>xmm2</i> or <i>mem128</i> from corresponding values of <i>xmm1</i> . Writes differences to <i>xmm1</i> .

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VSUBPS xmm1, xmm2, xmm3/mem128
 C4
 RXB.00001
 X.src.0.00
 5C /r

 VSUBPS ymm1, ymm2, ymm3/mem256
 C4
 RXB.00001
 X.src.1.00
 5C /r

Related Instructions

(V)SUBPD, (V)SUBSD, (V)SUBSS

rFLAGS Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	ote: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Fusantian		Mode)	Ocupa of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Non-aligned memory operand while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Involid aparation IE	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Χ	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

SUBSD Subtract VSUBSD Scalar Double-Precision Floating-Point

Subtracts the double-precision floating-point value in the low-order quadword of the second source operand from the corresponding value in the first source operand and writes the result to the low-order quadword of the destination

There are legacy and extended forms of the instruction:

SUBSD

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The first source register is also the destination register. Bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are not affected.

VSUBSD

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 64-bit memory location. The destination is a third XMM register. Bits [127:64] of the first source operand are copied to bits [127:64] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

SUBSD is an SSE2 instruction and VSUBSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode		Descrip	tion	
SUBSD xmm1, xmm2/mem64	F2 0F 5C /r	xmm2 or m	ow-order double-pred nem64 from the corre difference to <i>xmm1</i> .	cision floating-po esponding value	oint value in of xmm1.
Mnemonic			Enco	oding	
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VSUBSD xmm1, xmm2, xmm3/n	nem64	C4	RXB.00001	X. <i>src</i> .X.11	5C /r

Related Instructions

(V)SUBPD, (V)SUBPS, (V)SUBSS

rFLAGS Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	ote: M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.															

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvana opecae, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Χ	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

SUBSS VSUBSS

Subtract Scalar Single-Precision Floating-Point

Subtracts the single-precision floating-point value in the low-order word of the second source operand from the corresponding value in the first source operand and writes the result to the low-order word of the destination

There are legacy and extended forms of the instruction:

SUBSS

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The first source register is also the destination register. Bits [127:32] of the destination and bits [255:128] of the corresponding YMM register are not affected.

VSUBSS

The extended form of the instruction has a 128-bit encoding only.

The first source operand is an XMM register and the second source operand is either an XMM register or a 32-bit memory location. The destination is a third XMM register. Bits [127:32] of the first source operand are copied to bits [127:32] of the destination. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

SUBSS is an SSE2 instruction and VSUBSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description						
SUBSS xmm1, xmm2/mem32	F3 0F 5C /r	Subtracts a low-order single-precision floating-point value in <i>xmm2</i> or <i>mem32</i> from the corresponding value of <i>xmm</i> Writes the difference to <i>xmm1</i> .						
Mnemonic		Encoding						
		VEX RXB.map_select W.vvvv.L.pp Opcode						

C4

RXB.00001

X.src.X.10

5C /r

Related Instructions

(V)SUBPD, (V)SUBPS, (V)SUBSD

VSUBSS xmm1, xmm2, xmm3/mem32

rFLAGS Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	M in	M indicates a flag that may be modified (set or cleared). Blanks indicate flags that are not affected.														

Fusantian		Mode)	Ocupa of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Involid aparation IE	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Χ	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

UCOMISD VUCOMISD

Unordered Compare Scalar Double-Precision Floating-Point

Performs an unordered comparison of a double-precision floating-point value in the low-order 64 bits of an XMM register with a double-precision floating-point value in the low-order 64 bits of another XMM register or a 64-bit memory location.

The ZF, PF, and CF bits in the rFLAGS register reflect the result of the compare as follows.

Result of Compare	ZF	PF	CF
Unordered	1	1	1
Greater Than	0	0	0
Less Than	0	0	1
Equal	1	0	0

The OF, AF, and SF bits in rFLAGS are cleared. If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

The result is unordered when one or both of the operand values is a NaN. UCOMISD signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN.

The legacy and extended forms of the instruction operate in the same way.

UCOMISD is an SSE2 instruction and VUCOMISD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description							
UCOMISD xmm1, xmm2/mem64	66 0F 2E /r	r Compares scalar double-precision floating-point valin xmm1 and xmm2 or mem64. Sets rFLAGS.							
Mnemonic			Encoding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VUCOMISD xmm1, xmm2/mem64		C4	RXB.00001	X.1111.X.01	2E /r				

Related Instructions

(V)CMPPD, (V)CMPPS, (V)CMPSD, (V)COMISD, (V)COMISS, (V)UCOMISS

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set or cleared is M (modified). Unaffected flags are blank.

Note: If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	A flag that may be set or cleared is M (modified). Unaffected flags are blank.														

Eveention		Mode)	Cause of Evention							
Exception	Real	Virt	Prot	Cause of Exception							
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.							
	Α	Α		AVX instructions are only recognized in protected mode.							
	S	S	S	CR0.EM = 1.							
	S	S	S	CR4.OSFXSR = 0.							
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].							
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.							
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.							
	S	S	Х	Lock prefix (F0h) preceding opcode.							
	S	s x		Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.							
Device not available, #NM	S	S	Χ	CR0.TS = 1.							
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.							
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.							
General protection, #GP			Х	Null data segment used to reference memory.							
Page fault, #PF		S	Х	Instruction execution caused a page fault.							
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.							
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.							
	SIMD Floating-Point Exceptions										
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.							
IIIvaliu operation, ie	S	S	Х	Undefined operation.							
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.							

X — AVX and SSE exception

A — AVX exception

S — SSE exception

UCOMISS VUCOMISS

Unordered Compare Scalar Single-Precision Floating-Point

Performs an unordered comparison of a single-precision floating-point value in the low-order 32 bits of an XMM register with a double-precision floating-point value in the low-order 32 bits of another XMM register or a 32-bit memory location.

The ZF, PF, and CF bits in the rFLAGS register reflect the result of the compare as follows.

Result of Compare	ZF	PF	CF
Unordered	1	1	1
Greater Than	0	0	0
Less Than	0	0	1
Equal	1	0	0

The OF, AF, and SF bits in rFLAGS are cleared. If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

The result is unordered when one or both of the operand values is a NaN. UCOMISD signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN.

The legacy and extended forms of the instruction operate in the same way.

UCOMISS is an SSE1 instruction and VUCOMISS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description							
UCOMISS xmm1, xmm2/mem32	0F 2E /r	Compares scalar double-precision floating-point value in <i>xmm1</i> and <i>xmm2</i> or <i>mem64</i> . Sets rFLAGS.							
Mnemonic			Encoding						
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode				
VUCOMISS xmm1, xmm2/mem32		C4	RXB.00001	X.1111.X.00	2E /r				

Related Instructions

(V)CMPPD, (V)CMPSD, (V)CMPSD, (V)COMISD, (V)COMISS, (V)UCOMISD

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0

Note: Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set or cleared is M (modified). Unaffected flags are blank. Note: If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
															М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	te: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Real			Cause of Exception					
	Virt	Prot	Cause of Exception					
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.					
Α	Α		AVX instructions are only recognized in protected mode.					
S	S	S	CR0.EM = 1.					
S	S	S	CR4.OSFXSR = 0.					
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
		Α	XfeatureEnabledMask[2:1]! = 11b.					
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
S	S	Х	Lock prefix (F0h) preceding opcode.					
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
S	S	Х	CR0.TS = 1.					
S	S	Х	Memory address exceeding stack segment limit or non-canonical.					
S	S	Х	Memory address exceeding data segment limit or non-canonical.					
		Х	Null data segment used to reference memory.					
	S	Χ	Instruction execution caused a page fault.					
	S	Х	Unaligned memory reference with alignment checking enabled.					
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
SIMD Floating-Point Exceptions								
S	S	Х	A source operand was an SNaN value.					
S	S	Х	Undefined operation.					
S	S	Х	A source operand was a denormal value.					
	A S S S S S S S S S	A A S S S S S S S S S S S S S S S S S S	A A S S S A A A A A A A A A A A A A A A					

X — AVX and SSE exception A — AVX exception

S — SSE exception

UNPCKHPD VUNPCKHPD

Unpack High Double-Precision Floating-Point

Unpacks the high-order double-precision floating-point values of the first and second source operands and interleaves the values into the destination. Bits [63:0] of the source operands are ignored.

Values are interleaved in ascending order from the lsb of the sources and the destination. Bits [127:64] of the first source are written to bits [63:0] of the destination; bits [127:64] of the second source are written to bits [127:64] of the destination. For the 256-bit encoding, the process is repeated for bits [255:192] of the sources and bits [255:128] of the destination.

There are legacy and extended forms of the instruction:

UNPCKHPD

Interleaves one pair of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VUNPCKHPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Interleaves one pair of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Interleaves two pairs of values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

UNPCKHPD is an SSE2 instruction and VUNPCKHPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
UNPCKHPD xmm1, xmm2/mem128	66 0F 15 /r	Unpacks the high-order double-precision floating point values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and interleaves them into <i>xmm1</i>					
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VUNPCKHPD xmm1, xmm2, xmm3/me	em128	C4	RXB.00001	X. <i>src</i> .0.01	15 /r		
VUNPCKHPD ymm1, ymm2, ymm3/me	em256	C4	RXB.00001	X.src.1.01	15 /r		

Related Instructions

(V)UNPCKHPS, (V)UNPCKLPD, (V)UNPCKLPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

UNPCKHPS VUNPCKHPS

Unpack High Single-Precision Floating-Point

Unpacks the high-order single-precision floating-point values of the first and second source operands and interleaves the values into the destination. Bits [63:0] of the source operands are ignored.

Values are interleaved in ascending order from the lsb of the sources and the destination. Bits [95:64] of the first source are written to bits [31:0] of the destination; bits [95:64] of the second source are written to bits [63:32] of the destination and so on, ending with bits [127:96] of the second source in bits [127:96] of the destination. For the 256-bit encoding, the process continues for bits [255:192] of the sources and bits [255:128] of the destination.

There are legacy and extended forms of the instruction:

UNPCKHPS

Interleaves two pairs of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VUNPCKHPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Interleaves two pairs of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Interleaves four pairs of values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

UNPCKHPS is an SSE1 instruction and VUNPCKHPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
UNPCKHPS xmm1, xmm2/mem128	0F 15 /r		ks the high-order sing in xmm1 and xmm2 aves them into xmm		ating-point d		
Mnemonic			Enco	oding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VUNPCKHPS xmm1, xmm2, xmm3/mer	n128	C4	RXB.00001	X. <i>src</i> .0.00	15 /r		
VUNPCKHPS ymm1, ymm2, ymm3/mer	m256	C4	RXB.00001	X.src.1.00	15 /r		

Related Instructions

(V)UNPCKHPD, (V)UNPCKLPD, (V)UNPCKLPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode	•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CB	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

UNPCKLPD VUNPCKLPD

Unpack Low Double-Precision Floating-Point

Unpacks the low-order double-precision floating-point values of the first and second source operands and interleaves the values into the destination. Bits [127:64] of the source operands are ignored.

Values are interleaved in ascending order from the lsb of the sources and the destination. Bits [63:0] of the first source are written to bits [63:0] of the destination; bits [63:0] of the second source are written to bits [127:64] of the destination. For the 256-bit encoding, the process is repeated for bits [191:128] of the sources and bits [255:128] of the destination.

There are legacy and extended forms of the instruction:

UNPCKLPD

Interleaves one pair of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VUNPCKLPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Interleaves one pair of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encodina

Interleaves two pairs of values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

UNPCKLPD is an SSE2 instruction and VUNPCKLPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
UNPCKLPD xmm1, xmm2/mem128	66 0F 14 /r	Unpacks the low-order double-precision floating-point values in <i>xmm1</i> and <i>xmm2</i> or <i>mem128</i> and interleaves them into <i>xmm1</i>					
Mnemonic		Encoding					
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VUNPCKLPD xmm1, xmm2, xmm3/me	m128	C4	RXB.00001	X. <i>src</i> .0.01	14 /r		
VUNPCKLPD ymm1, ymm2, ymm3/me	m256	C4	RXB.00001	X.src.1.01	14 /r		

Related Instructions

(V)UNPCKHPD, (V)UNPCKHPS, (V)UNPCKLPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF S		Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

UNPCKLPS VUNPCKLPS

Unpack Low Single-Precision Floating-Point

Unpacks the low-order single-precision floating-point values of the first and second source operands and interleaves the values into the destination. Bits [127:64] of the source operands are ignored.

Values are interleaved in ascending order from the lsb of the sources and the destination. Bits [31:0] of the first source are written to bits [31:0] of the destination; bits [31:0] of the second source are written to bits [63:32] of the destination and so on, ending with bits [63:32] of the second source in bits [127:96] of the destination. For the 256-bit encoding, the process continues for bits [191:128] of the sources and bits [255:128] of the destination.

There are legacy and extended forms of the instruction:

UNPCKLPS

Interleaves two pairs of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VUNPCKLPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Interleaves two pairs of values. The first source operand is an XMM register and the second source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

Interleaves four pairs of values. The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

UNPCKLPS is an SSE1 instruction and VUNPCKLPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description					
UNPCKLPS xmm1, xmm2/mem128	0F 14 /r	values	ks the high-order sing in xmm1 and xmm2 aves them into xmm	or mem128 and	ating-point d		
Mnemonic			Enco	oding			
		VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VUNPCKLPS xmm1, xmm2, xmm3/men	1128	C4	RXB.00001	X. <i>src</i> .0.00	14 /r		
VUNPCKLPS ymm1, ymm2, ymm3/men	n256	C4	RXB.00001	X. <i>src</i> .1.00	14 /r		

Related Instructions

(V)UNPCKHPD, (V)UNPCKHPS, (V)UNPCKLPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception A — AVX exception S — SSE exception

VBROADCASTF128

Load With Broadcast From 128-bit Memory Location

Loads double-precision floating-point data from a 128-bit memory location and writes it to the two 128-bit elements of a YMM register

This extended-form instruction has a single 256-bit encoding.

The source operand is a 128-bit memory location. The destination is a YMM register.

VBROADCASTF128 is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VBROADCASTF128 ymm1, mem128	C4	RXB.00010	0.1111.1.01	1A /r

Related Instructions

VBROADCASTSD, VBROADCASTSS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception				
Exception	Real	Virt	Prot	Cause of Exception				
			Α	Instruction not supported, as indicated by CPUID feature identifier.				
	Α	Α		AVX instructions are only recognized in protected mode.				
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
			Α	XfeatureEnabledMask[2:1]! = 11b.				
Invalid opcode, #UD			Α	VEX.W = 1.				
			Α	VEX.vvvv ! = 1111b.				
			Α	VEX.L = 0.				
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.				
			Α	Lock prefix (F0h) preceding opcode.				
Device not available, #NM			Α	CR0.TS = 1.				
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			Α	Null data segment used to reference memory.				
Page fault, #PF			Α	Instruction execution caused a page fault.				

Exception	Mode			Cause of Exception
Exception	Real	Virt	Prot	·
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.				

VBROADCASTSD

Load With Broadcast From 64-Bit Memory Location

Loads a double-precision floating-point value from a 64-bit memory location and writes it to the four 64-bit elements of a YMM register

This extended-form instruction has a single 256-bit encoding.

The source operand is a 64-bit memory location. The destination is a YMM register.

VBROADCASTSD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VBROADCASTSD ymm1, mem64	C4	RXB.00010	0.1111.1.01	19 /r

Related Instructions

VBROADCASTF128, VBROADCASTSS

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Course of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
			Α	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
			Α	XfeatureEnabledMask[2:1] ! = 11b.					
Invalid opcode, #UD			Α	VEX.W = 1.					
			Α	VEX.vvvv ! = 1111b.					
			Α	VEX.L = 0.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
			Α	Lock prefix (F0h) preceding opcode.					
Device not available, #NM			Α	CR0.TS = 1.					
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CP			Α	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Α	Null data segment used to reference memory.					
Page fault, #PF			Α	Instruction execution caused a page fault.					

Exception		Mode)	Cause of Exception
Exception	Real	Virt	Prot	•
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.				

VBROADCASTSS

Load With Broadcast From 32-Bit Memory Location

Loads a single-precision floating-point value from a 32-bit memory location and writes it to 32-bit elements of an XMM or YMM register

This extended-form instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Broadcasts to eight 32-bit elements.

The source operand is a 32-bit memory location. The destination is an XMM register.

YMM Encoding

Broadcasts to sixteen 32-bit elements.

The source operand is a 32-bit memory location. The destination is a YMM register.

VBROADCASTSS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding								
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
VBROADCASTSS xmm1, mem32	C4	RXB.00010	0.1111.0.01	18 /r					
VBROADCASTSS ymm1, mem32	C4	RXB.00010	0.1111.1.01	18 /r					

Related Instructions

VBROADCASTF128, VBROADCASTSD

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Evention					
Exception	Real	Virt Prot		Cause of Exception					
			Α	Instruction not supported, as indicated by CPUID feature identifier.					
	Α	Α		AVX instructions are only recognized in protected mode.					
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
Invalid anada #LID			Α	XfeatureEnabledMask[2:1]! = 11b.					
Invalid opcode, #UD			Α	VEX.W = 1.					
			Α	VEX.vvvv! = 1111b.					
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.					
			Α	Lock prefix (F0h) preceding opcode.					
Device not available, #NM			Α	CR0.TS = 1.					
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CB			Α	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Α	Null data segment used to reference memory.					
Page fault, #PF			Α	Instruction execution caused a page fault.					
Alignment check, #AC	nt check, #AC A		Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.					
A — AVX exception.									

VCVTPH2PS


Convert Packed 16-Bit Floating-Point to Single-Precision Floating-Point

Converts packed 16-bit floating point values to single-precision floating point values.

A denormal source operand is converted to a normal result in the destination register. MXCSR.DAZ is ignored and no MXCSR denormal exception is reported.

Because the full range of 16-bit floating-point encodings, including denormal encodings, can be represented exactly in single-precision format, rounding, inexact results, and denormalized results are not applicable.

The operation of this instruction is illustrated in the following diagram.



This extended-form instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts four packed 16-bit floating-point values in the low-order 64 bits of an XMM register or in a 64-bit memory location to four packed single-precision floating-point values and writes the converted values to an XMM destination register. When the result operand is written to the destination register, the upper 128 bits of the corresponding YMM register are zeroed.

YMM Encoding

Converts eight packed 16-bit floating-point values in the low-order 128 bits of a YMM register or in a 128-bit memory location to eight packed single-precision floating-point values and writes the converted values to a YMM destination register.

VCVTPH2PS is a F16C instruction. Support for this instruction is indicated by CPUID Fn0000_0001_ECX[F16C]. (See the *CPUID Specification*, order# 25481.)

Instruction Encoding

Mnemonic	Encoding						
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
VCVTPH2PS xmm1, xmm2/mem64	C4	RXB.02	0.1111.0.01	13 /r			
VCVTPH2PS ymm1, xmm2/mem128	C4	RXB.02	0.1111.1.01	13 /r			

Related Instructions

VCVTPS2PH

rFLAGS Affected

None

MXCSR Flags Affected

ММ	FZ	R	С	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
																М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


Note: A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

		Mod	е					
Exception	Real	Real 8086 Pr		Cause of Exception				
	Х	Х		F16C instructions are only recognized in protected mode.				
			X	The F16C instructions are not supported, as indicated by CPUID Fn0000_0001_ECX[F16C] = 0.				
			х	The operating-system XSAVE/XRSTOR support bit (OSXSAVE) of CR4 was cleared to 0, as indicated by ECX bit 27 of CPUID function 0000_0001h.				
Invalid opcode, #UD			Х	The operating-system YMM and SSE support bits XFEATURE_ENABLED_MASK[2:1] were not both set to 1.				
			Х	VEX.W was set to 1.				
			Х	VEX.vvvv was not 1111b.				
			Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.				
Device not available, #NM			Х	The task-switch bit (TS) of CR0 was set to 1.				
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.				
General protection, #GP			Х	A memory address exceeded a data segment limit or was non-canonical.				
			Х	A null data segment was used to reference memory.				
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.				
SIMD Floating-Point X ex Exception, #XF		There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT was set to 1. See SIMD Floating-Point Exceptions, below for details.						
		SIMI	D Floating-F	Point Exceptions				
Invalid-operation exception (IE)			Х	A source operand was an SNaN value.				


VCVTPS2PH Convert Packed Single-Precision Floating-Point to 16-Bit Floating-Point

Converts packed single-precision floating-point values to packed 16-bit floating-point values and writes the converted values to the destination register or to memory. An 8-bit immediate operand provides dynamic control of rounding and denormalized input operand handling.

The operation of this instruction is illustrated in the following diagram.



VCVTPS2PH 256-Bit



The handling of rounding is controlled by fields in the immediate byte, as shown in the following table.

Denormal and Rounding Control with Immediate Byte Operand

Mnemonic	Rounding Source (RS)	Rounding Control (RC)			
Bit	2	1 0		Description	Notes
		0	0	Nearest	
	0	0	1	Down	Ignore MXCSR.RC.
	U	1	0	Up	Ignore MACSR.RC.
		1	1	Truncate	
Value	1	Х	Х	Use MXCSR.RC for rounding.	

This extended-form instruction has both 128-bit and 256-bit encodings:

XMM Encoding

Converts four packed single-precision floating-point values in an XMM register to four packed 16-bit floating-point values and writes the converted values to the low-order 64 bits of the destination XMM register or to a 64-bit memory location. When the result is written to the destination XMM register, the high-order 64 bits in the destination XMM register and the upper 128 bits of the corresponding YMM register are cleared to 0s.

YMM Encoding

Converts eight packed single-precision floating-point values in a YMM register to eight packed 16-bit floating-point values and writes the converted values to the low-order 128 bits of another YMM register or to a 128-bit memory location. When the result is written to the destination YMM register, the high-order 128 bits in the register are cleared to 0s.

VCVTPS2PH is a CVT16 instruction. Support for this instruction is indicated by CPUID Fn0000 0001 ECX[F16C]. (See the *CPUID Specification*, order# 25481.)

Instruction Encoding

Mnemonic		Encoding							
	VEX R	XB.map_selec	t W.vvvv.L.pp	Opcode					
VCVTPS2PH xmm1/mem64, xmm2, imm8	C4	RXB.03	0.1111.0.01	1D /r /imm8					
VCVTPS2PH xmm1/mem128, ymm2, imm8	C4	RXB.03	0.1111.1.01	1D /r /imm8					

Related Instructions

VCVTPH2PS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

		Mod	е	
Exception	Real	Virtual 8086	Protected	Cause of Exception
	Х	Х		F16C instructions are only recognized in protected mode.
			X	The F16C instructions are not supported, as indicated by CPUID Fn0000_0001_ECX[F16C] = 0.
			Х	The operating-system XSAVE/XRSTOR support bit (OSXSAVE) of CR4 was cleared to 0, as indicated by ECX bit 27 of CPUID function 0000_0001h.
Invalid opcode, #UD			Х	The operating-system YMM and SSE support bits XFEATURE_ENABLED_MASK[2:1] were not both set to 1.
			Х	VEX.W was set to 1.
			Х	VEX.vvvv was not 1111b.
			Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM			Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
			Х	A memory address exceeded a data segment limit or was non-canonical.
General protection, #GP			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF			Х	A page fault resulted from the execution of the instruction.

		Mod	е								
Exception	Real	Virtual 8086	Protected	Cause of Exception							
SIMD Floating-Point Exception, #XF			х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT was set to 1. See SIMD Floating-Point Exceptions, below for details.							
SIMD Floating-Point Exceptions											
Invalid-operation exception (IE)			Х	A source operand was an SNaN value.							
Denormal operand exception (DE)			Х	A source operand was a denormal value.							
Overflow exception (OE)			Х	A rounded result was too large to fit into the format of the destination operand.							
Underflow exception (UE)			Х	A rounded result was too small to fit into the format of the destination operand.							
Precision exception (PE)			Х	A result could not be represented exactly in the destination format.							

VEXTRACTF128 Extract Packed Values from 128-bit Memory Location

Extracts 128-bit packed-value data from a YMM register as specified by an immediate byte operand, and writes it to either an XMM register or a 128-bit memory location.

Only bit [0] of the immediate operand is used. Operation is as follows.

- When imm8[0] = 0, copy bits [127:0] of the source to the destination.
- When imm8[0] = 1, copy bits [255:128] of the source to the destination.

This extended-form instruction has a single 256-bit encoding.

The source operand is a YMM register and the destination is either an XMM register or a 128-bit memory location. There is a third immediate byte operand.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).\

Instruction Encoding

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VEXTRACT128 xmm/mem128, ymm, imm8	C4	RXB.00011	0.1111.1.01	19 /r ib

Related Instructions

VBROADCASTF128, VINSERTF128

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception		Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
invalid opcode, #OD			Α	VEX.W = 1.
			Α	VEX.L = 0.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.

Exception	Mode			Cause of Exception
Exception	Real Virt Prot			Cause of Exception
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.			ı	,

VFMADDPD VFMADD132PD VFMADD213PD VFMADD231PD

Multiply and Add Packed Double-Precision Floating-Point

Multiplies together two double-precision floating-point vectors and adds the unrounded product to a third double-precision floating-point vector producing a precise result which is then rounded to double-precision based on the mode specified by the MXCSR[RC] field. The rounded sum is written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
      VFMADDPD dest, src1, src2/mem, src3
      // dest = (src1* src2/mem) + src3

      VFMADDPD dest, src1, src2, src3/mem
      // dest = (src1* src2) + src3/mem

      and three three-operand forms:
      // src1 = (src1* src3/mem) + src2

      VFMADD132PD scr1, src2, src3/mem
      // src1 = (src2* src1) + src3/mem

      VFMADD231PD scr1, src2, src3/mem
      // src1 = (src2* src3/mem) + src1
```

When VEX.L = 0, the vector size is 128 bits (two double-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (four double-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFMADDPD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMADD132PD, VFMADD213PD, and VFMADD231PD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_0001_ECX[FMA].

See the CPUID Specification, order# 25481, for more information on the CPUID instruction and defined feature bits.

Instruction Encoding

Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMADDPD xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	69 /r /is4
VFMADDPD ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	69 /r /is4
VFMADDPD xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	69 /r /is4
VFMADDPD ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	69 /r /is4
VFMADD132PD xmm0, xmm1, xmm2/m128	C4	RXB.00010	1. <i>src</i> .0.01	98 /r
VFMADD132PD ymm0, ymm1, ymm2/m256	C4	RXB.00010	1. <i>src</i> .1.01	98 /r
VFMADD213PD xmm0, xmm1, xmm2/m128	C4	RXB.00010	1. <i>src</i> .0.01	A8 /r
VFMADD213PD ymm0, ymm1, ymm2/m256	C4	RXB.00010	1. <i>src</i> .1.01	A8 /r
VFMADD231PD xmm0, xmm1, xmm2/m128	C4	RXB.00010	1. <i>src</i> .0.01	B8 /r
VFMADD231PD ymm0, ymm1, ymm2/m256	C4	RXB.00010	1. <i>src</i> .1.01	B8 /r

Related Instructions

VFMADDPS, VFMADD132PS, VFMADD213PS, VFMADD231PS, VFMADDSD, VFMADD132SD, VFMADD213SD, VFMADD231SD, VFMADDSS, VFMADD132SS, VFMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М										
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										
Note:	ote: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																									

Exception		Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			F	XfeatureEnabledMask[2:1] ! = 11b.
mana special, mez			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.

Evention		Mode)	Cause of Evention						
Exception	Real	Virt	Prot	Cause of Exception						
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.						
General protection, #GP			F	Null data segment used to reference memory.						
Page fault, #PF			F	Instruction execution caused a page fault.						
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.						
SIMD floating-point, #XF	F			Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1 see SIMD Floating-Point Exceptions below for details.						
			SIMI	D Floating-Point Exceptions						
Invalid operation, IE			F	A source operand was an SNaN value.						
ilivaliu operation, iE			F	Undefined operation.						
Denormalized operand, DE			F	A source operand was a denormal value.						
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.						
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.						
Precision, PE			F	A result could not be represented exactly in the destination format.						
F — FMA4 exception										

VFMADDPS VFMADD132PS VFMADD213PS VFMADD231PS

Multiply and Add Packed Single-Precision Floating-Point

Multiplies together two single-precision floating-point vectors and adds the unrounded product to a third single-precision floating-point vector producing a precise result which is then rounded to single-precision based on the mode specified by the MXCSR[RC] field. The rounded sum is written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
      VFMADDPS dest, src1, src2/mem, src3
      // dest = (src1* src2/mem) + src3

      VFMADDPS dest, src1, src2, src3/mem
      // dest = (src1* src2) + src3/mem

      and three three-operand forms:
      // src1 = (src1* src3/mem) + src2

      VFMADD132PS scr1, src2, src3/mem
      // src1 = (src2* src1) + src3/mem

      VFMADD231PS scr1, src2, src3/mem
      // src1 = (src2* src3/mem) + src1
```

When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFMADDPS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMADD132PS, VFMADD213PS, and VFMADD231PS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

See the CPUID Specification, order# 25481, for more information on the CPUID instruction and defined feature bits.

Instruction Encoding

Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMADDPS xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	68 /r /is4
VFMADDPS ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	68 /r /is4
VFMADDPS xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	68 /r /is4
VFMADDPS ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	68 /r /is4
VFMADD132PS xmm0, xmm1, xmm2/m128	C4	RXB.00010	0. <i>src</i> .0.01	98 /r
VFMADD132PS ymm0, ymm1, ymm2/m256	C4	RXB.00010	0. <i>src</i> .1.01	98 /r
VFMADD213PS xmm0, xmm1, xmm2/m128	C4	RXB.00010	0. <i>src</i> .0.01	A8 /r
VFMADD213PS ymm0, ymm1, ymm2/m256	C4	RXB.00010	0. <i>src</i> .1.01	A8 /r
VFMADD231PS xmm0, xmm1, xmm2/m128	C4	RXB.00010	0. <i>src</i> .0.01	B8 /r
VFMADD231PS ymm0, ymm1, ymm2/m256	C4	RXB.00010	0. <i>src</i> .1.01	B8 /r

Related Instructions

VFMADDPD, VFMADD132PD, VFMADD213PD, VFMADD231PD, VFMADDSD, VFMADD132SD, VFMADD213SD, VFMADD231SD, VFMADDSS, VFMADD132SS, VFMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М										
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										
Note:	ote: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																									

Exception		Mode		Cause of Exception					
Exception	Real	Virt	Prot	Cause of Exception					
			F	Instruction not supported, as indicated by CPUID feature identifier.					
	F	F		FMA4 instructions are only recognized in protected mode.					
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]!=11b.					
mvana opodao, mos			F	REX, F2, F3, or 66 prefix preceding VEX prefix.					
			F	Lock prefix (F0h) preceding opcode.					
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM			F	CR0.TS = 1.					
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.					

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
ilivaliu operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

VFMADDSD VFMADD132SD VFMADD213SD VFMADD231SD

Multiply and Add Scalar Double-Precision Floating-Point

Multiplies together two double-precision floating-point values and adds the unrounded product to a third double-precision floating-point value producing a precise result which is then rounded to double-precision based on the mode specified by the MXCSR[RC] field. The rounded sum is written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

```
VFMADDSD dest, src1, src2/mem64, src3
VFMADDSD dest, src1, src2, src3/mem64

and three three-operand forms:

VFMADD132SD scr1, src2, src3/mem64
VFMADD213SD scr1, src2, src3/mem64
VFMADD231SD scr1, src2, src3/mem64
```

All 64-bit double-precision floating-point register-based operands are held in the lower quadword of XMM registers. The result is written to the lower quadword of the destination register. For those instructions that use a memory-based operand, one of the source operands is a 64-bit value read from memory.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a 64-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a 64-bit memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a 64-bit memory location.

The destination is an XMM register. When the result is written to the destination XMM register, bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are cleared.

VFMADDSD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMADD132SD, VFMADD213SD, and VFMADD231SD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000 00001 ECX[FMA].

See the CPUID Specification, order# 25481, for more information on the CPUID instruction and defined feature bits.

Instruction Encoding

Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMADDSD xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	6B /r /is4
VFMADDSD xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .X.01	6B /r /is4
VFMADD132SD xmm0, xmm1, xmm2/m128	C4	RXB.00010	1. <i>src</i> .X.01	99 /r
VFMADD213SD xmm0, xmm1, xmm2/m128	C4	RXB.00010	1. <i>src</i> .X.01	A9 /r
VFMADD231SD xmm0, xmm1, xmm2/m128	C4	RXB.00010	1. <i>src</i> .X.01	B9 /r

Related Instructions

VFMADDPD, VFMADD132PD, VFMADD213PD, VFMADD231PD, VFMADDPS, VFMADD132PS, VFMADD213PS, VFMADD231PS, VFMADD231SS, VFMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,). Unaff	ected fi	lags are	blank.					

Eveention		Mode	•	Cause of Evention				
Exception	Real	Real Virt Prot		Cause of Exception				
			F	Instruction not supported, as indicated by CPUID feature identifier.				
	F	F		FMA4 instructions are only recognized in protected mode.				
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1] ! = 11b.				
mivalia opoodo, ii ob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.				
			F	Lock prefix (F0h) preceding opcode.				
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM			F	CR0.TS = 1.				
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.				
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.				
General protection, #GF			F	Null data segment used to reference memory.				
Page fault, #PF			F	Instruction execution caused a page fault.				
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.				
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				

Exception	Exception		;	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
invalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception			•	

VFMADDSS VFMADD132SS VFMADD213SS VFMADD231SS

Multiply and Add Scalar Single-Precision Floating-Point

Multiplies together two single-precision floating-point values and adds the unrounded product to a third single-precision floating-point value producing a precise result which is then rounded to single-precision based on the mode specified by the MXCSR[RC] field. The rounded sum is written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

```
VFMADDSS dest, src1, src2/mem32, src3
VFMADDSS dest, src1, src2, src3/mem32

and three three-operand forms:

VFMADD132SS scr1, src2, src3/mem32
VFMADD213SS scr1, src2, src3/mem32
VFMADD231SS scr1, src2, src3/mem32
```

All 32-bit single-precision floating-point register-based operands are held in the lower doubleword of XMM registers. The result is written to the low doubleword of the destination register. For those instructions that use a memory-based operand, one of the source operands is a 32-bit value read from memory.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a 32-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a 32-bit memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a 32-bit memory location.

The destination is an XMM register. When the result is written to the destination XMM register, bits [127:32] of the destination and bits [255:128] of the corresponding YMM register are cleared.

VFMADDSS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMADD132SS, VFMADD213SS, and VFMADD231SS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000 00001 ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Enc	oding		
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VFMADDSS xmm1, xmm2, xmm3/mem32, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	6A /r /is4	
VFMADDSS xmm1, xmm2, xmm3, xmm4/mem32	C4	RXB.00011	1. <i>src</i> .X.01	6A /r /is4	
VFMADD132SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	99 /r	
VFMADD213SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	A9 /r	
VFMADD231SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	B9 /r	

Related Instructions

VFMADDPD, VFMADD132PD, VFMADD213PD, VFMADD231PD, VFMADDPS, VFMADD132PS, VFMADD213PS, VFMADD231PS, VFMADDSD, VFMADD132SD, VFMADD231SD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,). Unaff	ected fi	lags are	blank.		•	•		

Evention		Mode		Course of Evrandian		
Exception	Real	Virt	Prot	Cause of Exception		
			F	Instruction not supported, as indicated by CPUID feature identifier.		
	F	F		FMA4 instructions are only recognized in protected mode.		
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.		
mvana opodao, nob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.		
			F	Lock prefix (F0h) preceding opcode.		
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
Device not available, #NM			F	CR0.TS = 1.		
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.		
General protection, #GF			F	Null data segment used to reference memory.		
Page fault, #PF			F	Instruction execution caused a page fault.		
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.		
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions						

Exception	Mode			Cause of Exception				
Exception	Real	l Virt Prot		Cause of Exception				
Invalid operation, IE			F	A source operand was an SNaN value.				
Invalid operation, iE			F	Undefined operation.				
Denormalized operand, DE			F	A source operand was a denormal value.				
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.				
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.				
Precision, PE			F	A result could not be represented exactly in the destination format.				
F — FMA4 exception	•							

VFMADDSUBPD VFMADDSUB132PD VFMADDSUB213PD VFMADDSUB231PD

Multiply with Alternating Add/Subtract Packed Double-Precision Floating-Point

Multiplies together two double-precision floating-point vectors, adds odd elements of the unrounded product to odd elements of a third double-precision floating-point vector, and subtracts even elements of the third floating point vector from even elements of unrounded product. The precise result of each addition or subtraction is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the corresponding element of the destination.

The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

When VEX.L = 0, the vector size is 128 bits (two double-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (four double-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is a XMM register (L = 0), bits [255:128] of the corresponding YMM register are cleared.

VFMADDSUBPD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMADDSUB132PD, VFMADDSUB213PD, and VFMADDSUB231PD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Enco	ding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMADDSUBPD xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	5D /r /is4
VFMADDSUBPD ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	5D /r /is4
VFMADDSUBPD xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	5D /r /is4
VFMADDSUBPD ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	5D /r /is4
VFMADDSUB132PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	96 /r
VFMADDSUB132PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	96 /r
VFMADDSUB213PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	A6 /r
VFMADDSUB213PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	A6 /r
VFMADDSUB231PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	B6 /r
VFMADDSUB231PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1.src.1.01	B6 /r

Related Instructions

VFMSUBADDPD, VFMSUBADD132PD, VFMSUBADD231PD, VFMSUBADDSUBPS, VFMADDSUB132PS, VFMADDSUB231PS, VFMSUBADDPS, VFMSUBADD132PS, VFMSUBADD231PS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Exception	Mode			Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvana opodad, nob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.

Eveentien		Mode)	Course of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
Device not available, #NM			F	CR0.TS = 1.					
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			F	Null data segment used to reference memory.					
Page fault, #PF			F	Instruction execution caused a page fault.					
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.					
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid appretion IF			F	A source operand was an SNaN value.					
Invalid operation, IE			F	Undefined operation.					
Denormalized operand, DE			F	A source operand was a denormal value.					
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.					
Precision, PE			F	A result could not be represented exactly in the destination format.					
F — FMA4 exception			•						

VFMADDSUBPS VFMADDSUB132PS VFMADDSUB213PS VFMADDSUB231PS

Multiply with Alternating Add/Subtract Packed Single-Precision Floating-Point

Multiplies together two single-precision floating-point vectors, adds odd elements of the unrounded product to odd elements of a third single-precision floating-point vector, and subtracts even elements of the third floating point vector from even elements of unrounded product. The precise result of each addition or subtraction is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the corresponding element of the destination.

The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFMADDSUBPS is an FMA4 instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMADDSUB132PS, VFMADDSUB213PS, and VFMADDSUB231PS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Ence	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMADDSUBPS xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	5C /r /is4
VFMADDSUBPS ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	5C /r /is4
VFMADDSUBPS xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	5C /r /is4
VFMADDSUBPS ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	5C /r /is4
VFMADDSUB132PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	96 /r
VFMADDSUB132PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	96 /r
VFMADDSUB213PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	A6 /r
VFMADDSUB213PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	A6 /r
VFMADDSUB231PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	B6 /r
VFMADDSUB231PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	B6 /r

Related Instructions

VFMADDSUBPD, VFMADDSUB132PD, VFMADDSUB213PD, VFMADDSUB231PD, VFM-SUBADDPD, VFMSUBADD132PD, VFMSUBADD213PD, VFMSUBADD231PD, VFMSUBADD231PD, VFMSUBADD231PS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	M		M	M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	e: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Everytian		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvana opoode, #OD			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
invalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

VFMSUBADDPD VFMSUBADD132PD VFMSUBADD213PD VFMSUBADD231PD

Multiply with Alternating Subtract/Add Packed Double-Precision Floating-Point

Multiplies together two double-precision floating-point vectors, adds even elements of the unrounded product to even elements of a third double-precision floating-point vector, and subtracts odd elements of the third floating point vector from odd elements of unrounded product. The precise result of each addition or subtraction is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the corresponding element of the destination.

The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

For VEX.L = 0, vector size is 128 bits and register-based operands are held in XMM registers. For VEX.L = 1, vector size is 256 bits and register-based operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source operand is either a register or a memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L = 0), bits [255:128] of the corresponding YMM register are cleared.

VFMSUBADDPD is an FMA4 instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMSUBADD132PD, VFMSUBADD213PD, and VFMSUBADD231PD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMSUBADDPD xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	5F /r /is4
VFMSUBADDPD ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	5F /r /is4
VFMSUBADDPD xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	5F /r /is4
VFMSUBADDPD ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	5F /r /is4
VFMSUBADD132PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	97 /r
VFMSUBADD132PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	97 /r
VFMSUBADD213PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	A7 /r
VFMSUBADD213PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	A7 /r
VFMSUBADD231PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	B7 /r
VFMSUBADD231PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	B7 /r

Related Instructions

VFMADDSUBPD, VFMADDSUB132PD, VFMADDSUB213PD, VFMADDSUB231PD, VFMADDSUBPS, VFMADDSUB132PS, VFMADDSUB231PS, VFMSUBADDPS, VFMSUBADD132PS, VFMSUBADD231PS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Exception	Mode			Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvana opodad, nob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid aparation IF			F	A source operand was an SNaN value.
Invalid operation, IE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception			•	

VFMSUBADDPS VFMSUBADD132PS VFMSUBADD213PS VFMSUBADD231PS

Multiply with Alternating Subtract/Add Packed Single-Precision Floating-Point

Multiplies together two single-precision floating-point vectors, adds even elements of the unrounded product to even elements of a third single-precision floating-point vector, and subtracts odd elements of the third floating point vector from odd elements of unrounded product. The precise result of each addition or subtraction is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the corresponding element of the destination.

The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L = 0), bits [255:128] of the corresponding YMM register are cleared.

VFMSUBADDPS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMSUBADD132PS, VFMSUBADD213PS, and VFMSUBADD231PS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Ence	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMSUBADDPS xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	5E /r /is4
VFMSUBADDPS ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	5E /r /is4
VFMSUBADDPS xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	5E /r /is4
VFMSUBADDPS ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	5E /r /is4
VFMSUBADD132PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	97 /r
VFMSUBADD132PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	97 /r
VFMSUBADD213PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	A7 /r
VFMSUBADD213PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	A7 /r
VFMSUBADD231PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	B7 /r
VFMSUBADD231PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	B7 /r

Related Instructions

VFMADDSUBPD, VFMADDSUB132PD, VFMADDSUB213PD, VFMADDSUB231PD, VFMADDSUBPS, VFMADDSUB132PS, VFMADDSUB213PS, VFMADDSUB231PS, VFMSUBADDPD, VFMSUBADD132PD, VFMSUBADD213PD, VFMSUBADD231PD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE																		
																										_				_									М	М	М		M	M
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified). Unaff	ected fi	lags are	blank.																																	

Everytian		Mode)	Cours of Evention
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvana opocac, nob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
ilivaliu operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

VFMSUBPD VFMSUB132PD VFMSUB213PD VFMSUB231PD

Multiply and Subtract Packed Double-Precision Floating-Point

Multiplies together two double-precision floating-point vectors and subtracts a third double-precision floating-point vector from the unrounded product to produce a precise intermediate result. The intermediate result is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
VFMSUBPD dest, src1, src2/mem, src3
VFMSUBPD dest, src1, src2, src3/mem // dest = (src1* src2/mem) – src3
dest = (src1* src2/mem) – src3/mem and three three-operand forms: // src1 = (src1* src3/mem) – src2
VFMSUB132PD scr1, src2, src3/mem // src1 = (src2* src3/mem) – src1
VFMSUB231PD scr1, src2, src3/mem // src1 = (src2* src3/mem) – src1
```

For VEX.L = 0, vector size is 128 bits and register-based operands are held in XMM registers. For VEX.L = 1, vector size is 256 bits and register-based operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFMSUBPD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMSUB132PD, VFMSUB213PD, and VFMSUB231PD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000 00001 ECX[FMA].

pcode
/r /is4
/r /is4
/r /is4
/r /is4
/r
/r
/r
. /r
/r
. /r
- / / / / / / / /

Related Instructions

VFMSUBPS, VFMSUB132PS, VFMSUB213PS, VFMSUB231PPS, VFMSUBSD, VFMSUB132SD, VFMSUB213SD, VFMSUB2P31SD, VFMSUBSS, VFMSUB132SS, VFMSUBP231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
					M		М	М		М	М									
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Note:	e: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																			

Exception		Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1] ! = 11b.
mana special, mez			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Virt Prot F Memory address exceeding data segment limit or non-canonical. F Null data segment used to reference memory. F Instruction execution caused a page fault. F Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1. F Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1 see SIMD Floating-Point Exceptions below for details. SIMD Floating-Point Exceptions F A source operand was an SNaN value. F Undefined operation. F A source operand was a denormal value. F Rounded result too large to fit into the format of the destination operand Rounded result too small to fit into the format of the destination operand	
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
ilivalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

VFMSUBPS VFMSUB132PS VFMSUB213PS VFMSUB231PS

Multiply and Subtract Packed Single-Precision Floating-Point

Multiplies together two single-precision floating-point vectors and subtracts a third single-precision floating-point vector from the unrounded product to produce a precise intermediate result. The intermediate result is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFMSUBPS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000 00001 ECX[FMA4].

VFMSUB132PS, VFMSUB213PS, and VFMSUB231PS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_0001_ECX[FMA].

Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMSUBPS xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	6C /r /is4
VFMSUBPS ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0. <i>src</i> .1.01	6C /r /is4
VFMSUBPS xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	6C /r /is4
VFMSUBPS ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	6C /r /is4
VFMSUB132PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	9A /r
VFMSUB132PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	9A /r
VFMSUB213PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	AA /r
VFMSUB213PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	AA /r
VFMSUB231PS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	BA /r
VFMSUB231PS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0.src.1.01	BA /r

Related Instructions

VFMSUBPD, VFMSUB132PD, VFMSUB213PD, VFMSUB231PD, VFMSUBSD, VFMSUB132SD, VFMSUB213SD, VFMSUB231SD, VFMSUBSS, VFMSUB132SS, VFMSUB231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
							M		М	М		М	М							
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Note:	te: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																			

Exception		Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]!=11b.
invalid operation, in the			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.

Eveention		Mode)	Course of Eventtion
Exception	SIMD Floating-Point Exceptions SIMD Floating-Point Exceptions F A source operand was an SNaN value. F Undefined operation. F A source operand was a denormal value. F Rounded result too large to fit into the format of the destination operand. F Rounded result too small to fit into the format of the destination operand.			
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid aparation IE			F	A source operand was an SNaN value.
Invalid operation, IE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception			•	

VFMSUBSD VFMSUB132SD VFMSUB213SD VFMSUB231SD

Multiply and Subtract Scalar Double-Precision Floating-Point

Multiplies together two double-precision floating-point values and subtracts a third double-precision floating-point value from the unrounded product to produce a precise intermediate result. The intermediate result is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or 64-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is a register or 64-bit memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is an XMM register. When the result is written to the destination XMM register, bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are cleared.

VFMSUBSD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFMSUB132SD, VFMSUB213SD, and VFMSUB231SD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

Mnemonic		Ence	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMSUBSD xmm1, xmm2, xmm3/mem64, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	6F /r /is4
VFMSUBSD xmm1, xmm2, xmm3, xmm4/mem64	C4	RXB.00011	1. <i>src</i> .X.01	6F /r /is4
VFMSUB132SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	9B /r
VFMSUB213SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	AB /r
VFMSUB231SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	BB /r

Related Instructions

VFMSUBPD, VFMSUB132PD, VFMSUB213PD, VFMSUB231PD, VFMSUBPS, VFMSUB132PS, VFMSUB213PS, VFMSUB231PS, VFMSUBSS, VFMSUB132SS, VFMSUB231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М												
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
Note:	ote: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																											

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvana opecac, #CD			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
	•		SIMI	D Floating-Point Exceptions

Exception	Mode			Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
Invalid operation, IE			F	A source operand was an SNaN value.
invalid operation, iE			F	Undefined operation.
Denormalized operand, DE		F		A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE	F		F	A result could not be represented exactly in the destination format.
F — FMA4 exception	•			

VFMSUBSS VFMSUB132SS VFMSUB213SS VFMSUB231SS

Multiply and Subtract Scalar Single-Precision Floating-Point

Multiplies together two single-precision floating-point values and subtracts a third single-precision floating-point value from the unrounded product to produce a precise intermediate result. The intermediate result is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or 32-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is a register or 32-bit memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is an XMM register. When the result is written to the destination XMM register, bits [127:32] of the XMM register and bits [255:128] of the corresponding YMM register are cleared.

VFMSUBSS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000 00001_ECX[FMA4].

VFMSUB132SS, VFMSUB213SS, and VFMSUB231SS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

Mnemonic		Ence	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFMSUBSS xmm1, xmm2, xmm3/mem32, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	6E /r /is4
VFMSUBSS xmm1, xmm2, xmm3, xmm4/mem32	C4	RXB.00011	1. <i>src</i> .X.01	6E /r /is4
VFMSUB132SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	9B /r
VFMSUB213SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	AB /r
VFMSUB231SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0.src.X.01	BB /r

Related Instructions

VFMSUBPD, VFMSUB132PD, VFMSUB213PD, VFMSUB231PD, VFMSUBPS, VFMSUB132PS, VFMSUB213PS, VFMSUB231PS, VFMSUBSD, VFMSUB132SD, VFMSUB231SD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М																		
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
Note:	lote: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																																	

Eveention		Mode)	Cause of Exception						
Exception	Real	Virt	Prot	Cause of Exception						
			F	Instruction not supported, as indicated by CPUID feature identifier.						
	F	F		FMA4 instructions are only recognized in protected mode.						
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].						
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.						
mvana opodao, mob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.						
			F	Lock prefix (F0h) preceding opcode.						
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.						
Device not available, #NM			F	CR0.TS = 1.						
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.						
General protection #GP			F	Memory address exceeding data segment limit or non-canonical.						
General protection, #GP			F	Null data segment used to reference memory.						
Page fault, #PF			F	Instruction execution caused a page fault.						
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.						
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.						
			SIMI	D Floating-Point Exceptions						

Exception	Mode			Cause of Exception					
Exception	Real	Virt	Prot	Cause of Exception					
Invalid operation, IE			F	A source operand was an SNaN value.					
invalid operation, iE			F	Undefined operation.					
Denormalized operand, DE	F		F	A source operand was a denormal value.					
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.					
Precision, PE			F	A result could not be represented exactly in the destination format.					
F — FMA4 exception	•								

VFNMADDPD VFNMADD132PD VFNMADD213PD VFNMADD231PD

Negative Multiply and Add Packed Double-Precision Floating-Point

Multiplies together two double-precision floating-point vectors, negates the unrounded product, and adds it to a third double-precision floating-point vector. The precise result is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
VFNMADDPD dest, src1, src2/mem, src3

VFNMADDPD dest, src1, src2, src3/mem

and three three-operand forms:

VFNMADD132PD scr1, src2, src3/mem

VFNMADD213PD scr1, src2, src3/mem

VFNMADD231PD scr1, src2, src3/mem

// src1 = -(src2* src3/mem) + src1
```

When VEX.L = 0, the vector size is 128 bits (two double-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (four double-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFNMADDPD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMADD132PD, VFNMADD213PD, and VFNMADD231PD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

Mnemonic		Enc	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFNMADDPD xmm1, xmm2, xmm3/mem128, xmm4	C4	RXB.00011	0. <i>src</i> .0.01	79 /r /is4
VFNMADDPD ymm1, ymm2, ymm3/mem256, ymm4	C4	RXB.00011	0.src.1.01	79 /r /is4
VFNMADDPD xmm1, xmm2, xmm3, xmm4/mem128	C4	RXB.00011	1. <i>src</i> .0.01	79 /r /is4
VFNMADDPD ymm1, ymm2, ymm3, ymm4/mem256	C4	RXB.00011	1. <i>src</i> .1.01	79 /r /is4
VFNMADD132PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	9C /r
VFNMADD132PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1.src.1.01	9C /r
VFNMADD213PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	AC /r
VFNMADD213PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	AC /r
VFNMADD231PD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	1. <i>src</i> .0.01	BC /r
VFNMADD231PD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	1. <i>src</i> .1.01	BC /r

Related Instructions

VFNMADDPS, VFNMADD132PS, VFNMADD213PS, VFNMADD231PS, VFNMADDSD, VFNMADD132SD, VFNMADD213SD, VFNMADD231SD, VFNMADD231SS, VFNMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		RC		RC		RC		RC		RC		RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											M	М	М		М	М																						
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																						
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																																					

Exception		Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mana spesse, not			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.

Eveention		Mode)	Cause of Evention					
Exception	Real	Virt	Prot	Cause of Exception					
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			F	Null data segment used to reference memory.					
Page fault, #PF			F	Instruction execution caused a page fault.					
Alignment check, #AC		F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.						
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid operation, IE			F	A source operand was an SNaN value.					
ilivaliu operation, iE			F	Undefined operation.					
Denormalized operand, DE			F	A source operand was a denormal value.					
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.					
Precision, PE F			F	A result could not be represented exactly in the destination format.					
F — FMA4 exception									

VFNMADDPS VFNMADD132PS VFNMADD213PS VFNMADD231PS

Negative Multiply and Add Packed Single-Precision Floating-Point

Multiplies together two single-precision floating-point vectors, negates the unrounded product, and adds it to a third single-precision floating-point vector. The precise result is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
VFNMADDPS dest, src1, src2/mem, src3

VFNMADDPS dest, src1, src2, src3/mem

and three three-operand forms:

VFNMADD132PS scr1, src2, src3/mem

VFNMADD213PS scr1, src2, src3/mem

VFNMADD231PS scr1, src2, src3/mem

// src1 = -(src2* src1) + src3/mem

// src1 = -(src2* src3/mem) + src1
```

When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFNMADDPS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMADD132PS, VFNMADD213PS, and VFNMADD231PS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

	Enc	oding	
VEX	RXB.map_select	W.vvvv.L.pp	Opcode
C4	RXB.00011	0. <i>src</i> .0.01	78 /r /is4
C4	RXB.00011	0. <i>src</i> .1.01	78 /r /is4
C4	RXB.00011	1. <i>src</i> .0.01	78 /r /is4
C4	RXB.00011	1. <i>src</i> .1.01	78 /r /is4
C4	RXB.00010	0. <i>src</i> .0.01	9C / r
C4	RXB.00010	0. <i>src</i> .1.01	9C / r
C4	RXB.00010	0. <i>src</i> .0.01	AC / r
C4	RXB.00010	0. <i>src</i> .1.01	AC / r
C4	RXB.00010	0. <i>src</i> .0.01	BC / r
C4	RXB.00010	0. <i>src</i> .1.01	BC / r
	C4 C4 C4 C4 C4 C4 C4 C4	VEX RXB.map_select C4 RXB.00011 C4 RXB.00011 C4 RXB.00011 C4 RXB.00011 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010	C4 RXB.00011 0.src.0.01 C4 RXB.00011 0.src.1.01 C4 RXB.00011 1.src.0.01 C4 RXB.00011 1.src.1.01 C4 RXB.00010 0.src.0.01 C4 RXB.00010 0.src.1.01 C4 RXB.00010 0.src.0.01 C4 RXB.00010 0.src.1.01 C4 RXB.00010 0.src.0.01 C4 RXB.00010 0.src.0.01

Related Instructions

VFNMADDPD, VFNMADD132PD, VFNMADD213PD, VFNMADD231PD, VFNMADDSD, VFNMADD132SD, VFNMADD213SD, VFNMADD231SD, VFNMADD231SS, VFNMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		RC		RC		RC		RC		RC		RC		RC		PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М														
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
Note:	te: A flag that may be set or cleared is M (modified). Unaffected flags are blank.																													

Exception		Mode		Cause of Exception				
Exception	Real	Virt	Prot	Cause of Exception				
			F	Instruction not supported, as indicated by CPUID feature identifier.				
	F	F		FMA4 instructions are only recognized in protected mode.				
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]!=11b.				
invalid operation, in the			F	REX, F2, F3, or 66 prefix preceding VEX prefix.				
			F	Lock prefix (F0h) preceding opcode.				
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM			F	CR0.TS = 1.				
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.				

Evention		Mode)	Cause of Evention			
Exception	Real	Virt	Prot	Cause of Exception			
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.			
General protection, #GI			F	Null data segment used to reference memory.			
Page fault, #PF			F	Instruction execution caused a page fault.			
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.			
SIMD floating-point, #XF		F		Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1 see SIMD Floating-Point Exceptions below for details.			
			SIMI	D Floating-Point Exceptions			
Invalid operation, IE			F	A source operand was an SNaN value.			
ilivalid operation, iE			F	Undefined operation.			
Denormalized operand, DE			F	A source operand was a denormal value.			
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.			
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.			
Precision, PE			F	A result could not be represented exactly in the destination format.			
F — FMA4 exception							

VFNMADDSD VFNMADD132SD VFNMADD213SD VFNMADD231SD

Negative Multiply and Add Scalar Double-Precision Floating-Point

Multiplies together two double-precision floating-point values, negates the unrounded product, and adds it to a third double-precision floating-point value. The precise result is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

```
VFNMADDSD dest, src1, src2/mem, src3

VFNMADDSD dest, src1, src2, src3/mem

and three three-operand forms:

VFNMADD132SD scr1, src2, src3/mem

VFNMADD213SD scr1, src2, src3/mem

VFNMADD231SD scr1, src2, src3/mem

// src1 = -(src2* src3/mem) + src1
```

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or 64-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is a register or 64-bit memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a 64-bit memory location.

The destination is an XMM register. When the result is written to the destination, bits [127:64] of the XMM register and bits [255:128] of the corresponding YMM register are cleared.

VFNMADDSD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMADD132SD, VFNMADD213SD, and VFNMADD231SD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

Mnemonic		Ence	oding		
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VFNMADDSD xmm1, xmm2, xmm3/mem64, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	7B /r /is4	
VFNMADDSD xmm1, xmm2, xmm3, xmm4/mem64	C4	RXB.00011	1. <i>src</i> .X.01	7B /r /is4	
VFNMADD132SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	9D /r	
VFNMADD213SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	AD /r	
VFNMADD231SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	BD /r	

Related Instructions

VFNMADDPD, VFNMADD132PD, VFNMADD213PD, VFNMADD231PD, VFNMADDPS, VFNMADD132PS, VFNMADD213PS, VFNMADD231PS, VFNMADD231SS, VFNMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,). Unaff	ected fl	lags are	blank.	•				

Eveention		Mode)	Cause of Evention				
Exception	Real	Virt	Prot	Cause of Exception				
			F	Instruction not supported, as indicated by CPUID feature identifier.				
	F	F		FMA4 instructions are only recognized in protected mode.				
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].				
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1] ! = 11b.				
mivalia opoodo, ii ob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.				
			F	Lock prefix (F0h) preceding opcode.				
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.				
Device not available, #NM			F	CR0.TS = 1.				
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.				
General protection #GP			F	Memory address exceeding data segment limit or non-canonical.				
General protection, #GP			F	Null data segment used to reference memory.				
Page fault, #PF			F	Instruction execution caused a page fault.				
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.				
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.				
	•		SIMI	D Floating-Point Exceptions				

Exception	Mode			Cause of Exception				
Lxception	Real	Virt	Prot	Cause of Exception				
Invalid operation, IE			F	A source operand was an SNaN value.				
invalid operation, iE			F	Undefined operation.				
Denormalized operand, DE			F	A source operand was a denormal value.				
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.				
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.				
Precision, PE			F	A result could not be represented exactly in the destination format.				
F — FMA4 exception								

VFNMADDSS VFNMADD132SS VFNMADD213SS VFNMADD231SS

Negative Multiply and Add Scalar Single-Precision Floating-Point

Multiplies together two single-precision floating-point values, negates the unrounded product, and adds it to a third single-precision floating-point value. The precise result is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

```
VFNMADDSS dest, src1, src2/mem, src3

VFNMADDSS dest, src1, src2, src3/mem

and three three-operand forms:

VFNMADD132SS scr1, src2, src3/mem

VFNMADD213SS scr1, src2, src3/mem

VFNMADD231SS scr1, src2, src3/mem
```

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or 32-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is a register or 32-bit memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a 32-bit memory location.

The destination is an XMM register. When the result is written to the destination, bits [127:32] of the XMM register and bits [255:128] of the corresponding YMM register are cleared.

VFNMADDSS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMADD132SS, VFNMADD213SS, and VFNMADD231SS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

Mnemonic		Enco	oding		
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VFNMADDSS xmm1, xmm2, xmm3/mem32, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	7A /r /is4	
VFNMADDSS xmm1, xmm2, xmm3, xmm4/mem32	C4	RXB.00011	1. <i>src</i> .X.01	7A /r /is4	
VFNMADD132SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	9D /r	
VFNMADD213SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	AD /r	
VFNMADD231SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	BD /r	

Related Instructions

VFNMADDPD, VFNMADD132PD, VFNMADD213PD, VFNMADD231PD, VFNMADDPS, VFNMADD132PS, VFNMADD213PS, VFNMADD231PS, VFNMADD231SS, VFNMADD231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,). Unaff	ected fi	lags are	blank.					

Funantian	l	Mode	<u> </u>	Ocuse of Europetica					
Exception	Real	Virt	Prot	Cause of Exception					
			F	Instruction not supported, as indicated by CPUID feature identifier.					
	F	F		FMA4 instructions are only recognized in protected mode.					
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.					
mivana opoodo, mob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.					
			F	Lock prefix (F0h) preceding opcode.					
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.					
Device not available, #NM			F	CR0.TS = 1.					
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.					
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.					
General protection, #GF			F	Null data segment used to reference memory.					
Page fault, #PF			F	Instruction execution caused a page fault.					
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.					
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
	SIMD Floating-Point Exceptions								

Exception		Mode		Cause of Exception					
Exception	Real	Virt	Prot	Cause of Exception					
Invalid operation, IE			F	A source operand was an SNaN value.					
invalid operation, iE			F	Undefined operation.					
Denormalized operand, DE			F	A source operand was a denormal value.					
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.					
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.					
Precision, PE			F	A result could not be represented exactly in the destination format.					
F — FMA4 exception	•								

VFNMSUBPD VFNMSUB132PD VFNMSUB213PD VFNMSUB231PD

Negative Multiply and Subtract Packed Double-Precision Floating-Point

Multiplies together two double-precision floating-point vectors, negates the unrounded product, and subtracts a third double-precision floating-point vector from it. The precise result is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
VFNMSUBPD dest, src1, src2/mem, src3

VFNMSUBPD dest, src1, src2, src3/mem

and three three-operand forms:

VFNMSUB132PD scr1, src2, src3/mem

VFNMSUB213PD scr1, src2, src3/mem

VFNMSUB231PD scr1, src2, src3/mem

// dest = -(src1* src2/mem) - src3/mem

// src1 = -(src1* src3/mem) - src2

// src1 = -(src2* src1) - src3/mem

// src1 = -(src2* src3/mem) - src1
```

When VEX.L = 0, the vector size is 128 bits (two double-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (four double-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFNMSUBPD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMSUB132PD, VFNMSUB213PD, and VFNMSUB231PD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

	Enc	oding	
VEX	RXB.map_select	W.vvvv.L.pp	Opcode
C4	RXB.00011	0. <i>src</i> .0.01	7D /r /is4
C4	RXB.00011	0. <i>src</i> .1.01	7D /r /is4
C4	RXB.00011	1. <i>src</i> .0.01	7D /r /is4
C4	RXB.00011	1. <i>src</i> .1.01	7D /r /is4
C4	RXB.00010	1. <i>src</i> .0.01	9E /r
C4	RXB.00010	1. <i>src</i> .1.01	9E /r
C4	RXB.00010	1. <i>src</i> .0.01	AE /r
C4	RXB.00010	1. <i>src</i> .1.01	AE /r
C4	RXB.00010	1. <i>src</i> .0.01	BE /r
C4	RXB.00010	1. <i>src</i> .1.01	BE /r
	C4 C4 C4 C4 C4 C4 C4 C4	VEX RXB.map_select C4 RXB.00011 C4 RXB.00011 C4 RXB.00011 C4 RXB.00011 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010 C4 RXB.00010	C4 RXB.00011 0.src.0.01 C4 RXB.00011 0.src.1.01 C4 RXB.00011 1.src.0.01 C4 RXB.00011 1.src.1.01 C4 RXB.00010 1.src.0.01 C4 RXB.00010 1.src.1.01 C4 RXB.00010 1.src.0.01 C4 RXB.00010 1.src.0.01 C4 RXB.00010 1.src.0.01 C4 RXB.00010 1.src.0.01

Related Instructions

VFNMSUBPS, VFNMSUB132PS, VFNMSUB213PS, VFNMSUB231PS, VFNMSUBSD, VFNMSUB132SD, VFNMSUB213SD, VFNMSUB231SD, VFNMSUBSS, VFNMSUB132SS, VFNMSUB231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,	. Unaff	ected fl	lags are	blank.	•	•			

Exception		Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
Invalid opcode, #UD			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			F	XfeatureEnabledMask[2:1] ! = 11b.
mana special, mez			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
ilivaliu operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

VFNMSUBPS VFNMSUB132PS VFNMSUB213PS VFNMSUB231PS

Negative Multiply and Subtract Packed Single-Precision Floating-Point

Multiplies together two single-precision floating-point vectors, negates the unrounded product, and subtracts a third single-precision floating-point vector from it. The precise result is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the vector equation in the comment on the right.

There are two four-operand forms:

```
VFNMADDPS dest, src1, src2/mem, src3

VFNMADDPS dest, src1, src2, src3/mem

and three three-operand forms:

VFNMADD132PS scr1, src2, src3/mem

VFNMADD213PS scr1, src2, src3/mem

VFNMADD231PS scr1, src2, src3/mem

// src1 = -(src2* src3/mem) - src1
```

When VEX.L = 0, the vector size is 128 bits (four single-precision elements per vector) and register-based source operands are held in XMM registers.

When VEX.L = 1, the vector size is 256 bits (eight single-precision elements per vector) and register-based source operands are held in YMM registers.

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a memory location.

The destination is either an XMM register or a YMM register, as determined by VEX.L. When the destination is an XMM register (L=0), bits [255:128] of the corresponding YMM register are cleared.

VFNMSUBPS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMSUB132PS, VFNMSUB213PS, and VFNMSUB231PS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

<u> </u>
ect W.vvvv.L.pp Opcode
0. <i>src</i> .0.01 7C /r /is4
0. <i>src</i> .1.01 7C /r /is4
1. <i>src</i> .0.01 7C /r /is4
1. <i>src</i> .1.01 7C /r /is4
0. <i>src</i> .0.01 9E /r
0. <i>src</i> .1.01 9E /r
0. <i>src</i> .0.01 AE /r
0. <i>src</i> .1.01 AE /r
0. <i>src</i> .0.01 BE /r
0. <i>src</i> .1.01 BE /r

Related Instructions

VFNMSUBPD, VFNMSUB132PD, VFNMSUB213PD, VFNMSUB231PD, VFNMSUBSD, VFNMSUB132SD, VFNMSUB213SD, VFNMSUB231SD, VFNMSUBSS, VFNMSUB132SS, VFNMSUB231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,). Unaff	ected fl	lags are	blank.	•				

Exception	Exception Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
nvalid opcode, #UD			F	XfeatureEnabledMask[2:1]!=11b.
invalid operation, in the			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
		F Ui		Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.

Evention		Mode	•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
ilivalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

VFNMSUBSD VFNMSUB132SD VFNMSUB213SD VFNMSUB231SD

Negative Multiply and Subtract Scalar Double-Precision Floating-Point

Multiplies together two double-precision floating-point values, negates the unrounded product, and subtracts a third double-precision floating-point value from it. The precise result is then rounded to double-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

```
VFNMSUBSD dest, src1, src2/mem, src3

VFNMSUBSD dest, src1, src2, src3/mem

and three three-operand forms:

VFNMSUB132SD scr1, src2, src3/mem

VFNMSUB213SD scr1, src2, src3/mem

VFNMSUB231SD scr1, src2, src3/mem

// src1 = -(src2* src3/mem) - src1
```

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a 64-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a 64-bit memory location.

For the three-operand forms, VEX.W is 1. The first and second operands are registers and the third operand is either a register or a 64-bit memory location.

The destination is an XMM register. Bits [127:64] of the destination XMM register and bits [255:128] of the corresponding YMM register are cleared.

VFNMSUBSD is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMSUB132SD, VFNMSUB213SD, and VFNMSUB231SD are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Enco	oding	
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VFNMSUBSD xmm1, xmm2, xmm3/mem64, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	7F /r /is4
VFNMSUBSD xmm1, xmm2, xmm3, xmm4/mem64	C4	RXB.00011	1. <i>src</i> .X.01	7F /r /is4
VFNMSUB132SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	9F /r
VFNMSUB213SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1. <i>src</i> .X.01	AF /r
VFNMSUB231SD xmm1, xmm2, xmm3/mem64	C4	RXB.00010	1.src.X.01	BF /r

Related Instructions

VFNMSUBPD, VFNMSUB132PD, VFNMSUB213PD, VFNMSUB231PD, VFNMSUBPS, VFNMSUB132PS, VFNMSUB213PS, VFNMSUB231PS, VFNMSUB231SS, VFNMSUB231SS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	A fla	g that r	nay be	set or c	leared	is M (m	odified,). Unaff	ected fl	lags are	blank.	•				

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1] ! = 11b.
mivalia opoodo, ii ob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
		F		Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CB			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
	•		SIMI	D Floating-Point Exceptions

Exception	Mode			Cause of Exception
Exception	Real Virt Prot		Prot	Cause of Exception
Invalid operation, IE			F	A source operand was an SNaN value.
invalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception	•			

VFNMSUBSS VFNMSUB132SS VFNMSUB213SS VFNMSUB231SS

Negative Multiply and Subtract Scalar Single-Precision Floating-Point

Multiplies together two single-precision floating-point values, negates the unrounded product, and subtracts a third single-precision floating-point value from it. The precise result is then rounded to single-precision based on the mode specified by the MXCSR[RC] field and written to the destination register. The role of each of the source operands specified by the assembly language prototypes given below is reflected in the equation in the comment on the right.

There are two four-operand forms:

```
VFNMSUBSS dest, src1, src2/mem, src3

VFNMSUBSS dest, src1, src2, src3/mem

and three three-operand forms:

VFNMSUB132SS scr1, src2, src3/mem

VFNMSUB213SS scr1, src2, src3/mem

VFNMSUB231SS scr1, src2, src3/mem
```

For the four-operand forms, VEX.W determines operand configuration.

- When VEX.W = 0, the second source is either a register or a 32-bit memory location and the third source is a register.
- When VEX.W = 1, the second source is a register and the third source is either a register or a 32-bit memory location.

For the three-operand forms, VEX.W is 0. The first and second operands are registers and the third operand is either a register or a 32-bit memory location.

The destination is an XMM register. Bits[127:32] of the destination XMM register and bits [255:128] of the corresponding YMM register are cleared.

VFNMSUBSS is an FMA4 instruction. Support for FMA4 instructions is indicated by CPUID Fn8000_00001_ECX[FMA4].

VFNMSUB132SS, VFNMSUB213SS, and VFNMSUB231SS are FMA instructions. Support for FMA instructions is indicated by CPUID Fn8000_00001_ECX[FMA].

For more information on the CPUID instruction and defined processor feature bits, see the CPUID Specification, order# 25481.

Instruction Encoding

Mnemonic		Enco	oding		
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VFNMSUBSS xmm1, xmm2, xmm3/mem32, xmm4	C4	RXB.00011	0. <i>src</i> .X.01	7E /r /is4	
VFNMSUBSS xmm1, xmm2, xmm3, xmm4/mem32	C4	RXB.00011	1. <i>src</i> .X.01	7E /r /is4	
VFNMSUB132SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	9F /r	
VFNMSUB213SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	AF /r	
VFNMSUB231SS xmm1, xmm2, xmm3/mem32	C4	RXB.00010	0. <i>src</i> .X.01	BF /r	

Related Instructions

VFNMSUBPD, VFNMSUB132PD, VFNMSUB213PD, VFNMSUB231PD, VFNMSUBPS, VFNMSUB132PS, VFNMSUB213PS, VFNMSUB231PS, VFNMSUBSD, VFNMSUB132SD, VFNMSUB231SD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М	М		М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Franctica		Mode	.	Occupant Free antique
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mivalia opoodo, ii ob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Non-aligned memory reference with alignment checking enabled.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions

Exception		Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
Invalid operation, IE			F	A source operand was an SNaN value.
invalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception	•			

VFRCZPD

Extract Fraction Packed Double-Precision Floating-Point

Extracts the fractional portion of each double-precision floating-point value of either a source register or a memory location and writes the resulting values to the corresponding elements of the destination. The fractional results are precise.

- When XOP.L = 0, the source is either an XMM register or a 128-bit memory location.
- When XOP.L = 1, the source is a YMM register or 256-bit memory location.

When the destination is an XMM register, bits [255:128] of the corresponding YMM register are cleared.

Exception conditions are the same as for other arithmetic instructions, except with respect to the sign of a zero result. A zero is returned in the following cases:

- When the operand is a zero.
- When the operand is a normal integer.
- When the operand is a denormal value and is coerced to zero by MXCSR.DAZ.
- When the operand is a denormal value that is not coerced to zero by MXCSR.DAZ.

In the first three cases, when MXCSR.RC = 01b (round toward $-\infty$) the sign of the zero result is negative, and is otherwise positive.

In the fourth case, the operand is its own fractional part, which results in underflow, and the result is forced to zero by MXCSR.FZ; the result has the same sign as the operand.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding								
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode					
VFRCZPD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	81 /r					
VFRCZPD ymm1, ymm2/mem256	8F	RXB.01001	0.1111.1.00	81 /r					

Related Instructions

(V) ROUNDPD, (V) ROUNDSD, (V) ROUNDSS, VFRCZPS, VFRCZSS, VFRCZSD

rFLAGS Affected

MXCSR Flags Affected

MM	FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М			М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Fusantian		Mode)	Course of Everentian					
Exception	Real	Virt	Prot	Cause of Exception					
			Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Χ	Χ		XOP instructions are only recognized in protected mode.					
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
			Χ	XfeatureEnabledMask[2:1]! = 11b.					
Invalid opcode, #UD			Χ	XOP.W = 1.					
			Χ	XOP.vvvv! = 1111b.					
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.					
			Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions below for details.					
Device not available, #NM			Χ	CR0.TS = 1.					
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Х	Null data segment used to reference memory.					
Page fault, #PF			Х	Instruction execution caused a page fault.					
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid aparation IE			Х	A source operand was an SNaN value.					
Invalid operation, IE			Х	Undefined operation.					
Denormalized operand, DE			Х	A source operand was a denormal value.					
Underflow, UE			Х	Rounded result too small to fit into the format of the destination operand.					
Precision, PE			Х	A result could not be represented exactly in the destination format.					
X — XOP exception			•						

VFRCZPS

Extract Fraction Packed Single-Precision Floating-Point

Extracts the fractional portion of each single-precision floating-point value of either a source register or a memory location and writes the resulting values to the corresponding elements of the destination. The fractional results are exact.

- When XOP.L = 0, the source is either an XMM register or a 128-bit memory location.
- When XOP.L = 1, the source is a YMM register or 256-bit memory location.

When the destination is an XMM register, bits [255:128] of the corresponding YMM register are cleared.

Exception conditions are the same as for other arithmetic instructions, except with respect to the sign of a zero result. A zero is returned in the following cases:

- When the operand is a zero.
- When the operand is a normal integer.
- When the operand is a denormal value and is coerced to zero by MXCSR.DAZ.
- When the operand is a denormal value that is not coerced to zero by MXCSR.DAZ.

In the first three cases, when MXCSR.RC = 01b (round toward $-\infty$) the sign of the zero result is negative, and is otherwise positive.

In the fourth case, the operand is its own fractional part, which results in underflow, and the result is forced to zero by MXCSR.FZ; the result has the same sign as the operand.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding								
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode					
VFRCZPS xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	80 /r					
VFRCZPS ymm1, ymm2/mem256	8F	RXB.01001	0.1111.1.00	80 /r					

Related Instructions

(V) ROUNDPD, (V) ROUNDSD, (V) ROUNDSS, VFRCZPD, VFRCZSS, VFRCZSD

rFLAGS Affected

MXCSR Flags Affected

MM	FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	ΙE
											М	М			М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Fusantian		Mode)	Course of Everentian					
Exception	Real	Virt	Prot	Cause of Exception					
			Χ	Instruction not supported, as indicated by CPUID feature identifier.					
	Χ	Χ		XOP instructions are only recognized in protected mode.					
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].					
			Χ	XfeatureEnabledMask[2:1]! = 11b.					
Invalid opcode, #UD			Χ	XOP.W = 1.					
			Χ	XOP.vvvv! = 1111b.					
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.					
			Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions below for details.					
Device not available, #NM			Χ	CR0.TS = 1.					
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.					
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.					
General protection, #GP			Х	Null data segment used to reference memory.					
Page fault, #PF			Х	Instruction execution caused a page fault.					
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.					
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.					
			SIMI	D Floating-Point Exceptions					
Invalid aparation IE			Х	A source operand was an SNaN value.					
Invalid operation, IE			Х	Undefined operation.					
Denormalized operand, DE			Х	A source operand was a denormal value.					
Underflow, UE			Х	Rounded result too small to fit into the format of the destination operand.					
Precision, PE			Х	A result could not be represented exactly in the destination format.					
X — XOP exception			•						

VFRCZSD

Extract Fraction Scalar Double-Precision Floating-Point

Extracts the fractional portion of the double-precision floating-point value of either the low-order quadword of an XMM register or a 64-bit memory location and writes the result to the low-order quadword of the destination XMM register. The fractional results are precise.

When the result is written to the destination XMM register, bits [127:64] of the destination and bits [255:128] of the corresponding YMM register are cleared.

Exception conditions are the same as for other arithmetic instructions, except with respect to the sign of a zero result. A zero is returned in the following cases:

- When the operand is a zero.
- When the operand is a normal integer.
- When the operand is a denormal value and is coerced to zero by MXCSR.DAZ.
- When the operand is a denormal value that is not coerced to zero by MXCSR.DAZ.

In the first three cases, when MXCSR.RC = 01b (round toward $-\infty$) the sign of the zero result is negative, and is otherwise positive.

In the fourth case, the operand is its own fractional part, which results in underflow, and the result is forced to zero by MXCSR.FZ; the result has the same sign as the operand.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		ng		
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VFRCZSD xmm1, xmm2/mem64	8F	RXB.01001	0.1111.0.00	83 /r

Related Instructions

(V) ROUNDPD, (V) ROUNDSD, (V) ROUNDSS, VFRCZPS, VFRCZPD, VFRCZSS

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											M	М			М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.															

Evention	Mode Real Virt Prot)	Cause of Evention	
Exception			Prot	Cause of Exception	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Χ		XOP instructions are only recognized in protected mode.	
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Х	XfeatureEnabledMask[2:1]! = 11b.	
Invalid opcode, #UD			Χ	XOP.W = 1.	
			Χ	XOP.vvvv! = 1111b.	
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions below for details.	
Device not available, #NM			Χ	CR0.TS = 1.	
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GF			Х	Null data segment used to reference memory.	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.	
			SIMI	D Floating-Point Exceptions	
Invalid operation, IE			Х	A source operand was an SNaN value.	
invaliu operation, ic			Х	Undefined operation.	
Denormalized operand, DE			Х	A source operand was a denormal value.	
Underflow, UE			Х	Rounded result too small to fit into the format of the destination operand.	
Precision, PE			Х	A result could not be represented exactly in the destination format.	
X — XOP exception					

VFRCZSS

Extract Fraction Scalar Single-Precision Floating Point

Extracts the fractional portion of the single-precision floating-point value of the low-order double-word of an XMM register or 32-bit memory location and writes the result in the low-order double-word of the destination XMM register. The fractional results are precise.

When the result is written to the destination XMM register, bits [127:32] of the destination and bits [255:128] of the corresponding YMM register are cleared.

Exception conditions are the same as for other arithmetic instructions, except with respect to the sign of a zero result. A zero is returned in the following cases:

- When the operand is a zero.
- When the operand is a normal integer.
- When the operand is a denormal value and is coerced to zero by MXCSR.DAZ.
- When the operand is a denormal value that is not coerced to zero by MXCSR.DAZ.

In the first three cases, when MXCSR.RC = 01b (round toward $-\infty$) the sign of the zero result is negative, and is otherwise positive.

In the fourth case, the operand is its own fractional part, which results in underflow, and the result is forced to zero by MXCSR.FZ; the result has the same sign as the operand.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VFRCZSS xmm1, xmm2/mem32	8F	RXB.01001	0.1111.0.00	82 /r		

Related Instructions

ROUNDPD, ROUNDSD, ROUNDSS, VFRCZPS, VFRCZPD, VFRCZSD

rFLAGS Affected

None

MXCSR Flags Affected

MM	FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
											М	М			М	М
17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Note:	Note: A flag that may be set or cleared is M (modified). Unaffected flags are blank.											•				

Evention	Mode Real Virt Prot)	Cause of Evention	
Exception			Prot	Cause of Exception	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Χ		XOP instructions are only recognized in protected mode.	
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Х	XfeatureEnabledMask[2:1]! = 11b.	
Invalid opcode, #UD			Х	XOP.W = 1.	
			Χ	XOP.vvvv! = 1111b.	
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions below for details.	
Device not available, #NM			Χ	CR0.TS = 1.	
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GF			Х	Null data segment used to reference memory.	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.	
			SIMI	D Floating-Point Exceptions	
Invalid operation, IE			Х	A source operand was an SNaN value.	
invaliu operation, ic			Х	Undefined operation.	
Denormalized operand, DE			Х	A source operand was a denormal value.	
Underflow, UE			Х	Rounded result too small to fit into the format of the destination operand.	
Precision, PE			Х	A result could not be represented exactly in the destination format.	
X — XOP exception					

VINSERTF128

Insert Packed Values 128-bit

Combines 128 bits of data from a YMM register with 128-bit packed-value data from an XMM register or a 128-bit memory location, as specified by an immediate byte operand, and writes the combined data to the destination.

Only bit [0] of the immediate operand is used. Operation is a follows.

- When imm8[0] = 0, copy bits [255:128] of the first source to bits [255:128] of the destination and copy bits [127:0] of the second source to bits [127:0] of the destination.
- When imm8[0] = 1, copy bits [127:0] of the first source to bits [127:0] of the destination and copy bits [127:0] of the second source to bits [255:128] of the destination.

This extended-form instruction has 256-bit encoding.

The first source operand is a YMM register. The second source operand is either an XMM register or a 128-bit memory location. The destination is a YMM register. There is a third immediate byte operand.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VINSERTF128 ymm1, ymm2, xmm3/mem128, imm8	C4	RXB.00011	0. <i>src</i> .1.01	18 /r ib		

Related Instructions

VBROADCASTF128, VEXTRACTF128

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Evention			
Exception	Real	eal Virt Prot		Cause of Exception			
			Α	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.W = 1.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
			Α	Lock prefix (F0h) preceding opcode.			
Device not available, #NM			Α	CR0.TS = 1.			
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.			
Conoral protection #CB			Α	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP			Α	Null data segment used to reference memory.			
Page fault, #PF			Α	Instruction execution caused a page fault.			
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			
A — AVX exception.							

VMASKMOVPD

Masked Move Packed Double-Precision

Moves packed double-precision data elements from a source element to a destination element, as specified by mask bits in a source operand. There are load and store versions of the instruction.

For loads, the data elements are in a source memory location; for stores the data elements are in a source register. The mask bits are the msb of the corresponding data element of a source register.

- For loads, when a mask bit = 1, the corresponding data element is copied from the source to the same element of the destination; when a mask bit = 0, the corresponding element of the destination is cleared.
- For stores, when a mask bit = 1, the corresponding data element is copied from the source to the same element of the destination; when a mask bit = 0, the corresponding element of the destination is not affected.

XMM Encoding

There are load and store encodings.

- For loads, there are two 64-bit source data elements in a 128-bit memory location, the mask operand is an XMM register, and the destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- For stores, there are two 64-bit source data elements in an XMM register, the mask operand is another XMM register, and the destination is a 128-bit memory location.

YMM Encoding

There are load and store encodings.

- For loads, there are four 64-bit source data elements in a 256-bit memory location, the mask operand is a YMM register, and the destination is a YMM register.
- For stores, there are four 64-bit source data elements in a YMM register, the mask operand is another YMM register, and the destination is a 128-bit memory location.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
Loads:							
VMASKMOVPD xmm1, xmm2, mem128	C4	RXB.00010	0. <i>src</i> .0.01	2D /r			
VMASKMOVPD ymm1, ymm2, mem256	C4	RXB.00010	0. <i>src</i> .1.01	2D /r			
Stores:							
VMASKMOVPD mem128, xmm1, xmm2	C4	RXB.00010	0. <i>src</i> .0.01	2F /r			
VMASKMOVPD mem256, ymm1, ymm2	C4	RXB.00010	0. <i>src</i> .1.01	2F /r			

Related Instructions

VMASKMOVPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention		Mode Real Virt Prot		Cause of Europetica
Exception	Real			Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
	S	S	Х	Write to a read-only data segment.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.			•	

VMASKMOVPS

Masked Move Packed Single-Precision

Moves packed single-precision data elements from a source element to a destination element, as specified by mask bits in a source operand. There are load and store versions of the instruction.

For loads, the data elements are in a source memory location; for stores the data elements are in a source register. The mask bits are the msb of the corresponding data element of a source register.

- For loads, when a mask bit = 1, the corresponding data element is copied from the source to the same element of the destination; when a mask bit = 0, the corresponding element of the destination is cleared.
- For stores, when a mask bit = 1, the corresponding data element is copied from the source to the same element of the destination; when a mask bit = 0, the corresponding element of the destination is not affected.

XMM Encoding

There are load and store encodings.

- For loads, there are four 32-bit source data elements in a 128-bit memory location, the mask operand is an XMM register, and the destination is an XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- For stores, there are four 32-bit source data elements in an XMM register, the mask operand is another XMM register, and the destination is a 128-bit memory location.

YMM Encoding

There are load and store encodings.

- For loads, there are eight 32-bit source data elements in a 256-bit memory location, the mask operand is a YMM register, and the destination is a YMM register.
- For stores, there are eight 32-bit source data elements in a YMM register, the mask operand is another YMM register, and the destination is a 128-bit memory location.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode			
Loads:							
VMASKMOVPS xmm1, xmm2, mem128	C4	RXB.00010	0. <i>src</i> .0.01	2C /r			
VMASKMOVPS ymm1, ymm2, mem256	C4	RXB.00010	0. <i>src</i> .1.01	2C /r			
Stores:							
VMASKMOVPS mem128, xmm1, xmm2	C4	RXB.00010	0. <i>src</i> .0.01	2E /r			
VMASKMOVPS mem256, ymm1, ymm2	C4	RXB.00010	0. <i>src</i> .1.01	2E /r			

26568—Rev. 3.13—September 2011

Related Instructions

VMASKMOVPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode Real Virt Prot		Course of Evention
Exception	Real			Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
	S	S	Х	Write to a read-only data segment.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.				

VPCMOV

Vector Conditional Move

Moves bits of either the first source or the second source to the corresponding positions in the destination, depending on the value of the corresponding bit of a third source.

When a bit of the third source = 1, the corresponding bit of the first source is moved to the destination; when a bit of the third source = 0, the corresponding bit of the second source is moved to the destination.

This instruction directly implements the C-language ternary "?" operation on each source bit.

Arbitrary bit-granular predicates can be constructed by any number of methods, or loaded as constants from memory. This instruction may use the results of any SSE instructions as the predicate in the selector. VPCMPEQB (VPCMPGTB), VPCMPEQW (VPCMPGTW), VPCMPEQD (VPCMPGTD) and VPCMPEQQ (VPCMPGTQ) compare bytes, words, doublewords, quadwords and integers, respectively, and set the predicate in the destination to masks of 1s and 0s accordingly. VCMPPS (VCMPSS) and VCMPPD (VCMPSD) compare word and doubleword floating-point source values, respectively, and provide the predicate for the floating-point instructions.

There are four operands: VPCMOV dest, src1, src2, src3.

The first source (*src1*) is an XMM or YMM register specified by XOP.vvvv.

XOP.W and bits [7:4] of an immediate byte (*imm8*) configure *src2* and *src3*:

- When XOP.W = 0, src2 is either a register or a memory location specified by ModRM.r/m and src3 is a register specified by imm8[7:4].
- When XOP.W = 1, src2 is a register specified by imm8[7:4] and src3 is either a register or a memory location specified by ModRM.r/m.

The destination (*dest*) is either an XMM or a YMM register, as determined by XOP.L. When the destination is an XMM register, bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Encoding							
XOP	RXB.map_select	W.vvvv.L.pp	Opcode				
8F	RXB.01000	0. <i>src</i> .0.00	A2 /r ib				
8F	RXB.01000	0. <i>src</i> .1.00	A2 /r ib				
8F	RXB.01000	1. <i>src</i> .0.00	A2 /r ib				
8F	RXB.01000	1. <i>src</i> .1.00	A2 /r ib				
	8F 8F 8F	XOP RXB.map_select 8F RXB.01000 8F RXB.01000 8F RXB.01000	8F RXB.01000 0.src.0.00 8F RXB.01000 0.src.1.00 8F RXB.01000 1.src.0.00				

Related Instructions

VPCOMUB, VPCOMUD, VPCOMUQ, VPCOMUW, VCMPPD, VCMPPS

rFLAGS Affected

26568—Rev. 3.13—September 2011

MXCSR Flags Affected

None

Evention	Mode Real Virt Prot)	Cours of Everation
Exception			Prot	Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Х		XOP instructions are only recognized in protected mode.
Invalid apadds #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•			

VPCOMB

Compare Vector Signed Bytes

Compares corresponding packed signed bytes in the first and second sources and writes the result of each comparison in the corresponding byte of the destination. The result of each comparison is an 8-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMB dest, src1, src2, imm8

The destination (*dest*) is an XMM registers specified by ModRM.reg. When the comparison results are written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of the immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTB
001	Less Than or Equal	VPCOMLEB
010	Greater Than	VPCOMGTB
011	Greater Than or Equal	VPCOMGEB
100	Equal	VPCOMEQB
101	Not Equal	VPCOMNEQB
110	False	VPCOMFALSEB
111	True	VPCOMTRUEB

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPCOMB xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0.src.0.00	CC /r ib		

Related Instructions

VPCOMUB, VPCOMUW, VPCOMUD, VPCOMUQ, VPCOMW, VPCOMD, VPCOMQ

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode		;	Cause of Exception
Exception	Real	al Virt Prot		Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
Invalid appeads #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPCOMD

Compare Vector Signed Doublewords

Compares corresponding packed signed doublewords in the first and second sources and writes the result of each comparison to the corresponding doubleword of the destination. The result of each comparison is a 32-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMD dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the results of the comparisons are written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTD
001	Less Than or Equal	VPCOMLED
010	Greater Than	VPCOMGTD
011	Greater Than or Equal	VPCOMGED
100	Equal	VPCOMEQD
101	Not Equal	VPCOMNEQD
110	False	VPCOMFALSED
111	True	VPCOMTRUED

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCOMD xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0. <i>src</i> .0.00	CE /r ib	

Related Instructions

VPCOMUB, VPCOMUW, VPCOMUD, VPCOMB, VPCOMW, VPCOMQ

rFLAGS Affected

26568—Rev. 3.13—September 2011

MXCSR Flags Affected

None

Eveention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Х		XOP instructions are only recognized in protected mode.
Invalid angoda #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1] ! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPCOMQ

Compare Vector Signed Quadwords

Compares corresponding packed signed quadwords in the first and second sources and writes the result of each comparison to the corresponding quadword of the destination. The result of each comparison is a 64-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMQ dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the result is written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTQ
001	Less Than or Equal	VPCOMLEQ
010	Greater Than	VPCOMGTQ
011	Greater Than or Equal	VPCOMGEQ
100	Equal	VPCOMEQQ
101	Not Equal	VPCOMNEQQ
110	False	VPCOMFALSEQ
111	True	VPCOMTRUEQ

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCOMQ xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0. <i>src</i> .0.00	CF /r ib	

Related Instructions

VPCOMUB, VPCOMUW, VPCOMUD, VPCOMB, VPCOMW, VPCOMD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode)	Cause of Expention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Х		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD	ivalid opcode, #OD		Х	XfeatureEnabledMask[2:1] ! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPCOMUB

Compare Vector Unsigned Bytes

Compares corresponding packed unsigned bytes in the first and second sources and writes the result of each comparison to the corresponding byte of the destination. The result of each comparison is an 8-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMUB dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the result is written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTUB
001	Less Than or Equal	VPCOMLEUB
010	Greater Than	VPCOMGTUB
011	Greater Than or Equal	VPCOMGEUB
100	Equal	VPCOMEQUB
101	Not Equal	VPCOMNEQUB
110	False	VPCOMFALSEUB
111	True	VPCOMTRUEUB

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCOMUB xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0. <i>src</i> .0.00	6C /r ib	

Related Instructions

VPCOMUW, VPCOMUD, VPCOMUO, VPCOMB, VPCOMW, VPCOMD, VPCOMO

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode		;	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•			

VPCOMUD

Compare Vector Unsigned Doublewords

Compares corresponding packed unsigned doublewords in the first and second sources and writes the result of each comparison to the corresponding doubleword of the destination. The result of each comparison is a 32-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMUD dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the results are written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTUD
001	Less Than or Equal	VPCOMLEUD
010	Greater Than	VPCOMGTUD
011	Greater Than or Equal	VPCOMGEUD
100	Equal	VPCOMEQUD
101	Not Equal	VPCOMNEQUD
110	False	VPCOMFALSEUD
111	True	VPCOMTRUEUD

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCOMUD xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0. <i>src</i> .0.00	6E /r ib	

Related Instructions

VPCOMUB, VPCOMUW, VPCOMUO, VPCOMB, VPCOMW, VPCOMD, VPCOMO

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Х	XfeatureEnabledMask[2:1] ! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPCOMUQ

Compare Vector Unsigned Quadwords

Compares corresponding packed unsigned quadwords in the first and second sources and writes the result of each comparison to the corresponding quadword of the destination. The result of each comparison is a 64-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMUQ dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the results are written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTUQ
001	Less Than or Equal	VPCOMLEUQ
010	Greater Than	VPCOMGTUQ
011	Greater Than or Equal	VPCOMGEUQ
100	Equal	VPCOMEQUQ
101	Not Equal	VPCOMNEQUQ
110	False	VPCOMFALSEUQ
111	True	VPCOMTRUEUQ

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCOMUQ xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0. <i>src</i> .0.00	6F /r ib	

Related Instructions

VPCOMUB, VPCOMUW, VPCOMUD, VPCOMB, VPCOMW, VPCOMD, VPCOMO

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Х	XfeatureEnabledMask[2:1] ! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPCOMUW

Compare Vector Unsigned Words

Compares corresponding packed unsigned words in the first and second sources and writes the result of each comparison to the corresponding word of the destination. The result of each comparison is a 16-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMUW dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the results are written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (src1) is an XMM register specified by the XOP.vvvv field and the second source (src2) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTUW
001	Less Than or Equal	VPCOMLEUW
010	Greater Than	VPCOMGTUW
011	Greater Than or Equal	VPCOMGEUW
100	Equal	VPCOMEQUW
101	Not Equal	VPCOMNEQUW
110	False	VPCOMFALSEUW
111	True	VPCOMTRUEUW

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPCOMUW xmm1, xmm2, xmm3/mem128, imm8	8F	RXB.01000	0. <i>src</i> .0.00	6D /r ib	

Related Instructions

VPCOMUB, VPCOMUD, VPCOMUO, VPCOMB, VPCOMW, VPCOMD, VPCOMO

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Х	XfeatureEnabledMask[2:1] ! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPCOMW

Compare Vector Signed Words

Compares corresponding packed signed words in the first and second sources and writes the result of each comparison in the corresponding word of the destination. The result of each comparison is a 16-bit value of all 1s (TRUE) or all 0s (FALSE).

There are four operands: VPCOMW dest, src1, src2, imm8

The destination (*dest*) is an XMM register specified by ModRM.reg. When the results are written to the destination XMM register, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field and the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

The comparison type is specified by bits [2:0] of an immediate-byte operand (*imm8*). Each type has an alias mnemonic to facilitate coding.

imm8[2:0]	Comparison	Mnemonic
000	Less Than	VPCOMLTW
001	Less Than or Equal	VPCOMLEW
010	Greater Than	VPCOMGTW
011	Greater Than or Equal	VPCOMGEW
100	Equal	VPCOMEQW
101	Not Equal	VPCOMNEQW
110	False	VPCOMFALSEW
111	True	VPCOMTRUEW

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPCOMW xmm1 xmm2 xmm3/mem128 imm8	8F	RXB 01000	$0.\overline{src} 0.00$	CD /r ib			

Related Instructions

VPCOMUB, VPCOMUW, VPCOMUD, VPCOMUQ, VPCOMB, VPCOMD, VPCOMQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode		•	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Х	XfeatureEnabledMask[2:1] ! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPERM2F128

Permute Floating-Point 128-bit

Copies 128-bit floating-point data elements from two 256-bit sources to two 128-bit elements of a 256-bit destination, as specified by an immediate byte operand.

The immediate operand is encoded as follows.

Destination	Immediate-Byte Bit Field	Value of Bit Field	Source 1 Bits Copied	Source 2 Bits Copied		
[127:0]	[1:0]	00	[127:0]	_		
		01	[255:128]	_		
		10	_	[127:0]		
		11	_	[255:128]		
Setti	ng imm8 [3] clears bit	ts [127:0] of the d	lestination; i <i>mm8</i> [2] is ig	nored.		
[255:128]	[5:4]	00	[127:0]	_		
		01	[255:128]	_		
		10	_	[127:0]		
		11	_	[255:128]		
Setting imm8 [7] clears bits [255:128] of the destination; imm8 [6] is ignored.						

This is a 256-bit extended-form instruction:

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

nemonic Encoding		ding		
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPERM2F128 ymm1, xmm2, xmm3/mem256, imm8	C4	RXB.00011	0.src.1.01	06 /r

Related Instructions

VEXTRACTF128, VINSERTF128, VPERMILPD, VPERMILPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode)	Cause of Europetica
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid angoda #LID			Α	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Α	VEX.W = 1.
			Α	VEX.L = 0.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.	•		•	

VPERMIL2PD

Permute Two-Source Double-Precision Floating-Point

Copies a selected quadword from one of two source operands to a selected quadword of the destination or clears the selected quadword of the destination. Values in a third source operand and an immediate two-bit operand control the operation.

There are 128-bit and 256-bit versions of this instruction. Both versions have five operands:

VPERMIL2PD dest, src1, src2, src3, m2z.

The first four operands are either 128 bits or 256 bits wide, as determined by VEX.L. When the destination is an XMM register, bits [255:128] of the corresponding YMM register are cleared.

The third source operand is a selector that specifies how quadwords are copied or cleared in the destination. The selector contains one selector element for each quadword of the destination register.

Selector for 128-bit Instruction Form

127	64 63 0
S1	S0

The selector for the 128-bit instruction form is an octword composed of two quadword selector elements S0 and S1. S0 (the lower quadword) controls the value written to destination quadword 0 (bits [63:0]) and S1 (the upper quadword) controls the destination quadword 1 (bits [127:64]).

Selector for 256-bit Instruction Form

255	192	191 128
	S3	\$2
127	64	63 0
	S1	S0

The selector for the 256-bit instruction form is a double octword and adds two more selector elements S2 and S3. S0 controls the value written to the destination quadword 0 (bits [63:0]), S1 controls the destination quadword 1 (bits [127:64]), S2 controls the destination quadword 2 (bits [191:128]), and S3 controls the destination quadword 3 (bits [255:192]).

The layout of each selector element is as follows:

63	3	2 1	0	
Reserved, IGN	М	Sel		

Bits	Mnemonic	Description
[63:4]	_	Reserved, IGN
[3]	M	Match
[2:1]	Sel	Select
[0]	_	Reserved, IGN

The fields are defined as follows:

• Sel — Select. Selects the source quadword to copy into the corresponding quadword of the destination:

Sel Value	Source Selected for Destination Quadwords 0 and 1 (both forms)	Source Selected for Destination Quadwords 2 and 3 (256-bit form)
00b	src1[63:0]	src1[191:128]
01b	src1[127:64]	src1[255:192]
10b	src2[63:0]	src2[191:128]
11b	src2[127:64]	src2[255:192]

• M — Match bit. The combination of the Match bit in each selector element and the value of the M2Z field determines if the Select field is overridden. This is described below.

m2z immediate operand

The fifth operand is m2z. The assembler uses this 2-bit value to encode the M2Z field in the instruction. M2Z occupies bits [1:0] of an immediate byte. Bits [7:4] of the same byte are used to select one of 16 YMM/XMM registers. This dual use of the immediate byte is indicated in the instruction synopsis by the symbol "is5".

The immediate byte is defined as follows.

7	4	3	2	1	0
SRS					2Z

Bits	Mnemonic	Description
[7:4]	SRS	Source Register Select
[3:2]	_	Reserved, IGN
[1:0]	M2Z	Match to Zero

Fields are defined as follows:

- SRS Source Register Select. As with many other extended instructions, bits in the immediate byte are used to select a source operand register. This field is set by the assembler based on the operands listed in the instruction. See discussion in "src2 and src3 Operand Addressing" below.
- M2Z Match to Zero. This field, combined with the M bit of the selector element, controls the function of the Sel field as follows:

M2Z Field	Selector M Bit	Value Loaded into Destination Quadword	
0Xb	X	Source quadword selected by selector element Sel field.	
10b	0	Source quadword selected by selector element Sel field.	
10b	1	Zero	
11b	0	Zero	
11b	1	Source quadword selected by selector element Sel field.	

src2 and src3 Operand Addressing

In 64-bit mode, VEX.W and bits [7:4] of the immediate byte specify *src2* and *src3*:

- When VEX.W = 0, *src2* is either a register or a memory location specified by ModRM.r/m and *src3* is a register specified by bits [7:4] of the immediate byte.
- When VEX.W = 1, src2 is a register specified by bits [7:4] of the immediate byte and src3 is either a register or a memory location specified by ModRM.r/m.

In non-64-bit mode, bit 7 is ignored.

Instruction Subset

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

		Enco	ding			
Mnemonic	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VPERMIL2PD xmm1, xmm2, xmm3/mem128, xmm4, m2z	C4	RXB.00011	0. <i>src</i> .0.01	49 /r is5		
VPERMIL2PD xmm1, xmm2, xmm3, xmm4/mem128, m2z	C4	RXB.00011	1. <i>src</i> .0.01	49 /r is5		
VPERMIL2PD ymm1, ymm2, ymm3/mem256, ymm4, m2z	C4	RXB.00011	0. <i>src</i> .1.01	49 /r is5		
VPERMIL2PD ymm1, ymm2, ymm3, ymm4/mem256, m2z	C4	RXB.00011	1. <i>src</i> .1.01	49 /r is5		
NOTE: VPERMIL2PS is encoded using the VEX prefix even though it is an XOP instruction.						

Related Instructions

VPERM2F128, VPERMIL2PS, VPERMILPD, VPERMILPS, VPPERM

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode)	Cause of Exception	
Exception		Virt	Prot	Cause of Exception	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Χ		XOP instructions are only recognized in protected mode.	
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Х	XfeatureEnabledMask[2:1]! = 11b.	
			Χ	REX, F2, F3, or 66 prefix preceding VEX prefix.	
			Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP			Χ	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Χ	Null data segment used to reference memory.	

Exception	Mode)	Cause of Execution	
Exception	Real	Virt	Prot	Cause of Exception	
Page fault, #PF			Χ	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception					

VPERMIL2PS

Permute Two-Source Single-Precision Floating-Point

Copies a selected doubleword from one of two source operands to a selected doubleword of the destination or clears the selected doubleword of the destination. Values in a third source operand and an immediate two-bit operand control operation.

There are 128-bit and 256-bit versions of this instruction. Both versions have five operands:

VPERMIL2PS dest, src1, src2, src3, m2z

The first four operands are either 128 bits or 256 bits wide, as determined by VEX.L. When the destination is an XMM register, bits [255:128] of the corresponding YMM register are cleared.

The third source operand is a selector that specifies how doublewords are copied or cleared in the destination. The selector contains one selector element for each doubleword of the destination register.

Selector for 128-bit Instruction Form

127	96	95 64	63 32	31 0
	S3	S2	S1	S0

The selector for the 128-bit instruction form is an octword containing four selector elements S0–S3. S0 controls the value written to the destination doubleword 0 (bits [31:0]), S1 controls the destination doubleword 1 (bits [63:32]), S2 controls the destination doubleword 2 (bits [95:64]), and S3 controls the destination doubleword 3 (bits [127:96]).

Selector for 256-bit Instruction Form

255	224	223 192	191 160	159 128
	S7	S6	S5	S4
127	96	95 64	63 32	31 0
	S3	S2	S1	S0

The selector for the 256-bit instruction form is a double octword and adds four more selector elements S4–S7. S4 controls the value written to the destination doubleword 4 (bits [159:128]), S5 controls the destination doubleword 5 (bits [191:160]), S6 controls the destination doubleword 6 (bits [223:192]), and S7 controls the destination doubleword 7 (bits [255:224]).

The layout of each selector element is as follows.

31	4 3	2	1	0
Reserved, IGN	M		Sel	

Bits	Mnemonic	Description
[31:4]	_	Reserved, IGN
[3]	M	Match
[2:0]	Sel	Select

The fields are defined as follows:

 Sel — Select. Selects the source doubleword to copy into the corresponding doubleword of the destination:


Sel Value	Source Selected for Destination Doublewords 0, 1, 2 and 3 (both forms)	Source Selected for Destination Doublewords 4, 5, 6 and 7 (256-bit form)
000b	src1[31:0]	src1[159:128]
001b	src1[63:32]	src1[191:160]
010b	src1[95:64]	src1[223:192]
011b	src1[127:96]	src1[255:224]
100b	src2[31:0]	src2[159:128]
101b	s <i>rc2</i> [63:32]	src2[191:160]
110b	src2[95:64]	src2[223:192]
111b	src2[127:96]	src2[255:224]

• M — Match. The combination of the M bit in each selector element and the value of the M2Z field determines if the Sel field is overridden. This is described below.

m2z immediate operand

The fifth operand is m2z. The assembler uses this 2-bit value to encode the M2Z field in the instruction. M2Z occupies bits [1:0] of an immediate byte. Bits [7:4] of the same byte are used to select one of 16 YMM/XMM registers. This dual use of the immediate byte is indicated in the instruction synopsis by the symbol "is5".

The immediate byte is defined as follows.



Bits	Mnemonic	Description
[7:4]	SRS	Source Register Select
[3:2]	_	Reserved, IGN
[1:0]	M2Z	Match to Zero

Fields are defined as follows:

- SRS Source Register Select. As with many other extended instructions, bits in the immediate byte are used to select a source operand register. This field is set by the assembler based on the operands listed in the instruction. See discussion in "src2 and src3 Operand Addressing" below.
- M2Z Match to Zero. This field, combined with the M bit of the selector element, controls the function of the Sel field as follows:

M2Z Field	Selector M Bit	Value Loaded into Destination Doubleword
0Xb	X	Source doubleword selected by Sel field.
10b	0	Source doubleword selected by Sel field.

M2Z Field	Selector M Bit	Value Loaded into Destination Doubleword
10b	1	Zero
11b	0	Zero
11b	1	Source doubleword selected by Sel field.

src2 and src3 Operand Addressing

In 64-bit mode, VEX.W and bits [7:4] of the immediate byte specify src2 and src3:

- When VEX.W = 0, *src2* is either a register or a memory location specified by ModRM.r/m and *src3* is a register specified by bits [7:4] of the immediate byte.
- When VEX.W = 1, src2 is a register specified by bits [7:4] of the immediate byte and src3 is either a register or a memory location specified by ModRM.r/m.

In non-64-bit mode, bit 7 is ignored.

Instruction Subset

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

		Enco	oding	
Mnemonic	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VPERMIL2PS xmm1, xmm2, xmm3/mem128, xmm4, m2z	C4	RXB.00011	0. <i>src</i> .0.01	48 /r is5
VPERMIL2PS xmm1, xmm2, xmm3, xmm4/mem128, m2z	C4	RXB.00011	1. <i>src</i> .0.01	48 /r is5
VPERMIL2PS ymm1, ymm2, ymm3/mem256, ymm4, m2z	C4	RXB.00011	0. <i>src</i> .1.01	48 /r is5
VPERMIL2PS ymm1, ymm2, ymm3, ymm4/mem256, m2z	C4	RXB.00011	1. <i>src</i> .1.01	48 /r is5
NOTE: VPERMIL2PS is encoded using the VEX prefit	ix ever	n though it is an Σ	KOP instruction	on.

Related Instructions

VPERM2F128, VPERMIL2PD, VPERMILPD, VPERMILPS, VPPERM

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention		Mode		Course of Eventuer	
Exception	Real	Virt	Prot	Cause of Exception	
			Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Х		XOP instructions are only recognized in protected mode.	
Involid angoda #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.	
			Χ	REX, F2, F3, or 66 prefix preceding VEX prefix.	
			Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.	
Consistent #CD X Memory at		Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Χ	Null data segment used to reference memory.	
Page fault, #PF			Χ	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception	1		1		

VPERMILPD

Permute Double-Precision

Copies double-precision floating-point values from a source to a destination. Source and destination can be selected in two ways. There are different encodings for each selection method.

Selection by bits in a source register or memory location:

Each quadword of the operand is defined as follows.

63	2	. 1	0
		Sel	

A bit selects source and destination. Only bit [1] is used; bits [63:2] and bit [0] are ignored. Setting the bit selects the corresponding quadword element of the source and the destination.

Selection by bits in an immediate byte:

Each bit corresponds to a destination quadword. Only bits [3:2] and bits [1:0] are used; bits [7:4] are ignored. Selections are defined as follows.

Destination Quadword	Immediate-Byte Bit Field	Value of Bit Field	Source 1 Bits Copied					
Use	Used by 128-bit encoding and 256-bit encoding							
[63:0]	[0]	0	[63:0]					
		1	[127:64]					
[127:64]	[1]	0	[63:0]					
		1	[127:64]					
	Used only by 256-bit encoding							
[191:128]	[2]	0	[191:128]					
		1	[255:192]					
[255:192]	[3]	0	[191:128]					
		1	[255:192]					

This extended-form instruction has both 128-bit and 256-bit encoding.

XMM Encoding

There are two encodings, one for each selection method:

- The first source operand is an XMM register. The second source operand is either an XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- The first source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. There is a third, immediate byte operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

There are two encodings, one for each selection method:

- The first source operand is a YMM register. The second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.
- The first source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register. There is a third, immediate byte operand.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
Selection by source register or memory:				
VPERMILPD xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0. <i>src</i> .0.01	0D /r
VPERMILPD ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0. <i>src</i> .1.01	0D /r
Selection by immediate byte operand:				
VPERMILPD xmm1, xmm2, imm8	C4	RXB.00011	0.1111.1.01	05 /r ib
VPERMILPD ymm1, ymm2, imm8	C4	RXB.00011	0.1111.1.01	05 /r ib

Related Instructions

VPERM2F128, VPERMIL2PD, VPERMIL2PS, VPERMILPS, VPPERM

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode Real Virt Prot)	Cause of Exception	
Exception			Prot	Cause of Exception	
			Α	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.	
invalid opcode, #OD			Α	VEX.W = 1.	
			Α	VEX.vvvv! = 1111b (for versions with immediate byte operand only).	
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
			Α	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Α	CR0.TS = 1.	

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.			•	

VPERMILPS

Permute Single-Precision

Copies single-precision floating-point values from a source to a destination. Source and destination can be selected in two ways. There are different encodings for each selection method.

Selection by bit fields in a source register or memory location:

Each doubleword of the operand is defined as follows.

31	2	1	0
		S	el

Each bit field corresponds to a destination doubleword. Bit values select a source doubleword. Only bits [1:0] of each word are used; bits [31:2] are ignored. The 128-bit encoding uses four two-bit fields; the 256-bit version uses eight two-bit fields. Field encoding is as follows.

Destination Doubleword	Immediate Operand Bit Field	Value of Bit Field	Source Bits Copied
[31:0]	[1:0]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[63:32]	[33:32]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[95:64]	[65:64]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[127:96]	[97:96]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]

Destination Doubleword	Immediate Operand Bit Field	Value of Bit Field	Source Bits Copied
Upper 128 bits of	of 256-bit source and desti	nation used by 2	56-bit encoding
[159:128]	[129:128]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]
[191:160]	[161:160]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]
[223:192]	[193:192]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]
[255:224]	[225:224]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]

Selection by bit fields in an immediate byte:

Each bit field corresponds to a destination doubleword. For the 256-bit encoding, the fields specify sources and destinations in both the upper and lower 128 bits of the register. Selections are defined as follows.

Destination Doubleword	Bit Field	Value of Bit Field	Source Bits Copied
[31:0]	[1:0]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[63:32]	[3:2]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[95:64]	[5:4]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]
[127:96]	[7:6]	00	[31:0]
		01	[63:32]
		10	[95:64]
		11	[127:96]

Destination	Bit Field	Value of Bit	Source
Doubleword		Field	Bits Copied
Upper 128 bits of	of 256-bit source and desti	nation used by 25	56-bit encoding
[159:128]	[1:0]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]
[191:160]	[3:2]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]
[223:192]	[5:4]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]
[255:224]	[7:6]	00	[159:128]
		01	[191:160]
		10	[223:192]
		11	[255:224]

This extended-form instruction has both 128-bit and 256-bit encodings:

XMM Encoding

There are two encodings, one for each selection method:

- The first source operand is an XMM register. The second source operand is either an XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.
- The first source operand is either an XMM register or a 128-bit memory location. The destination is an XMM register. There is a third, immediate byte operand. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

There are two encodings, one for each selection method:

- The first source operand is a YMM register. The second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.
- The first source operand is either a YMM register or a 256-bit memory location. The destination is a YMM register. There is a third, immediate byte operand.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
Selection by source register or memory:						
VPERMILPS xmm1, xmm2, xmm3/mem128	C4	RXB.00010	0.src.0.01	0C /r		
VPERMILPS ymm1, ymm2, ymm3/mem256	C4	RXB.00010	0.src.1.01	0C /r		
Selection by immediate byte operand:						
VPERMILPS xmm1, xmm2, imm8	C4	RXB.00011	0.1111.1.01	04 /r ib		
VPERMILPS ymm1, ymm2, imm8	C4	RXB.00011	0.1111.1.01	04 /r ib		

Related Instructions

VPERM2F128, VPERMIL2PD, VPERMIL2PS, VPERMILPD, VPPERM

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode		Cause of Expontion	
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid anada #LID			Α	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD	nvalid opcode, #UD		Α	VEX.W = 1.
_			Α	VEX.vvvv! = 1111b (for versions with immediate byte operand only).
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.	•			

VPHADDBD

Packed Horizontal Add Signed Byte to Signed Doubleword

Adds four sets of four 8-bit signed integer values of the source and packs the sign-extended sums into the corresponding doubleword of the destination.

There are two operands: VPHADDBD dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPHADDBD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	C2 /r		

Related Instructions

VPHADDBW, VPHADDBQ, VPHADDWD, VPHADDWQ, VPHADDDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion		Mode		Cauca of Evacation
Exception	Real Virt F		Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Concret protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.

Exception		Mode		Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception					

VPHADDBQ

Packed Horizontal Add Signed Byte to Signed Quadword

Adds two sets of eight 8-bit signed integer values of the source and packs the sign-extended sums into the corresponding quadword of the destination.

There are two operands: VPHADDBQ dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPHADDBQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	C3 /r		

Related Instructions

VPHADDBW, VPHADDBD, VPHADDWD, VPHADDWQ, VPHADDDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion		Mode		Cauca of Evacation
Exception	Real Virt F		Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Concret protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHADDBW

Packed Horizontal Add Signed Byte to Signed Word

Adds each adjacent pair of 8-bit signed integer values of the source and packs the sign-extended 16-bit integer result of each addition into the corresponding word element of the destination.

There are two operands: VPHADDBW dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPHADDBW xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	C1 /r		

Related Instructions

VPHADDBD, VPHADDBQ, VPHADDWD, VPHADDWQ, VPHADDDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion		Mode		Cauca of Evacation
Exception	Real Virt F		Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Concret protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.

Exception		Mode		Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception					

VPHADDDQ

Packed Horizontal Add Signed Doubleword to Signed Quadword

Adds each adjacent pair of signed doubleword integer values of the source and packs the sign-extended sums into the corresponding quadword of the destination.

There are two operands: VPHADDDQ dest, src

The source is either an XMM register or a 128-bit memory location and the destination is an XMM register. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPHADDDQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	CB /r		

Related Instructions

VPHADDBW, VPHADDBD, VPHADDBQ, VPHADDWD, VPHADDWQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Х	Χ		XOP instructions are only recognized in protected mode.	
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.	
			Х	XOP.W = 1.	
			Α	XOP.vvvv ! = 1111b.	
			Х	XOP.L = 1.	
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Χ	Null data segment used to reference memory.	

Exception		Mode		Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception					

VPHADDUBD

Packed Horizontal Add Unsigned Byte to Doubleword

Adds four sets of four 8-bit unsigned integer values of the source and packs the sums into the corresponding doublewords of the destination.

There are two operands: VPHADDUBD dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHADDUBD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	D2 /r	

Related Instructions

VPHADDUBW, VPHADDUBQ, VPHADDUWD, VPHADDUWQ, VPHADDUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion	Mode)	Cause of Evention	
Exception	Real	Virt	Prot	Cause of Exception	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Χ	Χ		XOP instructions are only recognized in protected mode.	
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Χ	XfeatureEnabledMask[2:1]! = 11b.	
			Х	XOP.W = 1.	
			Α	XOP.vvvv! = 1111b.	
			Х	XOP.L = 1.	
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.	
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	

Exception		Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHADDUBQ

Packed Horizontal Add Unsigned Byte to Quadword

Adds two sets of eight 8-bit unsigned integer values from the second source and packs the sums into the corresponding quadword of the destination.

There are two operands: VPHADDUBQ dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. When the destination XMM register is written, bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPHADDUBQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	D3 /r

Related Instructions

VPHADDUBW, VPHADDUBD, VPHADDUWD, VPHADDUWQ, VPHADDUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Evantion	Mode		;	Cause of Expension	
Exception Real Virt Pro		Prot	Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Х	Χ		XOP instructions are only recognized in protected mode.	
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Х	XfeatureEnabledMask[2:1]!=11b.	
			Х	XOP.W = 1.	
			Α	XOP.vvvv! = 1111b.	
			Х	XOP.L = 1.	
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.	

Evantion	Mode			Course of Everytien
Exception	Real	Virt	Prot	Cause of Exception
Conoral protection #GP			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHADDUBW

Packed Horizontal Add Unsigned Byte to Word

Adds each adjacent pair of 8-bit unsigned integer values of the source and packs the 16-bit integer sums to the corresponding word of the destination.

There are two operands: VPHADDUBW dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic		Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPHADDUBWD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	D1 /r			

Related Instructions

VPHADDUBD, VPHADDUBQ, VPHADDUWD, VPHADDUWQ, VPHADDUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception		Mode Real Virt Prot		Cause of Exception
Exception	Real			Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.

Evantion		Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
Conoral protection #GP			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHADDUDQ

Packed Horizontal Add Unsigned Doubleword to Quadword

Adds two adjacent pairs of 32-bit unsigned integer values of the source and packs the sums into the corresponding quadword of the destination.

There are two operands: VPHADDUDQ dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPHADDUDQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	DB /r

Related Instructions

VPHADDUBW, VPHADDUBD, VPHADDUBQ, VPHADDUWD, VPHADDUWQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion		Mode Real Virt Prot		Cause of Exception
Exception	Real			Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHADDUWD

Packed Horizontal Add Unsigned Word to Doubleword

Adds four adjacent pairs of 16-bit unsigned integer values of the source and packs the sums into the corresponding doubleword of the destination.

There are two operands: VPHADDUWD dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHADDUWD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	D6 /r	

Related Instructions

VPHADDUBW, VPHADDUBD, VPHADDUBQ, VPHADDUWQ, VPHADDUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion		Mode Real Virt Prot		Cauca of Evacation
Exception	Real			Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Concret protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.

Exception	Mode			Cause of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
Page fault, #PF			Χ	Instruction execution caused a page fault.		
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		
X — XOP exception						

VPHADDUWQ

Packed Horizontal Add Unsigned Word to Quadword

Adds two pairs of 16-bit unsigned integer values of the source and packs the sums into the corresponding quadword element of the destination.

There are two operands: VPHADDUWQ dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHADDUWQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	D7 /r	

Related Instructions

VPHADDUBW, VPHADDUBD, VPHADDUBQ, VPHADDUWD, VPHADDUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception		Mode		Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
			Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Х	Χ		XOP instructions are only recognized in protected mode.	
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Х	XfeatureEnabledMask[2:1] ! = 11b.	
			Х	XOP.W = 1.	
			Α	XOP.vvvv! = 1111b.	
			Х	XOP.L = 1.	
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.	
Conoral protection #CP			Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Х	Null data segment used to reference memory.	

Exception	Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHADDWD

Packed Horizontal Add Signed Word to Signed Doubleword

Adds four adjacent pairs of 16-bit signed integer values of the source and packs the sign-extended sums to the corresponding doubleword of the destination.

There are two operands: VPHADDWD dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPHADDWD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	C6 /r		

Related Instructions

VPHADDBW, VPHADDBD, VPHADDBQ, VPHADDWQ, VPHADDDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion	Mode Real Virt Prot)	Cause of Exception
Exception			Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Compred protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.

Exception	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	t Cause of Exception	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception					

VPHADDWQ

Packed Horizontal Add Signed Word to Signed Quadword

Adds four successive pairs of 16-bit signed integer values of the source and packs the sign-extended sums to the corresponding quadword of the destination.

There are two operands: VPHADDWQ dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHADDWQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	C7 /r	

Related Instructions

VPHADDBW, VPHADDBD, VPHADDBQ, VPHADDWD, VPHADDDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception		Mode Real Virt Prot		Cause of Exception
Exception	Real			Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1] ! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.

Exception	Mode)	Cause of Exception
Lxception	Real	Virt	Prot	Cause of Exception
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHSUBBW

Packed Horizontal Subtract Signed Byte to Signed Word

Subtracts the most significant signed integer byte from the least significant signed integer byte of each word element in the source and packs the sign-extended 16-bit integer differences into the destination.

There are two operands: VPHSUBBW dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHSUBBW xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	E1 /r	

Related Instructions

VPHSUBWD, VPHSUBDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode)	Cause of Exception
Exception	Real	Real Virt P		Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.W = 1.
			Α	XOP.vvvv ! = 1111b.
			Х	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.

Evantion		Mode		Cauca of Evacation	
Exception	Real	Virt	Prot	Cause of Exception	
Conoral protection #GP			Χ	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP		Х	Null data segment used to reference memory.		
Page fault, #PF			Χ	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception					

VPHSUBDQ

Packed Horizontal Subtract Signed Doubleword to Signed Quadword

Subtracts the most significant signed integer doubleword from the least significant signed integer doubleword of each quadword in the source and packs the sign-extended 64-bit integer differences into the corresponding quadword element of the destination.

There are two operands: VPHSUBDQ dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHSUBDQ xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	DB /r	

Related Instructions

VPHSUBBW, VPHSUBWD

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode)	Cause of Exception
Exception	Real	Real Virt P		Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.W = 1.
			Α	XOP.vvvv ! = 1111b.
			Х	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.

Evention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
General protection #GP			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPHSUBWD

Packed Horizontal Subtract Signed Word to Signed Doubleword

Subtracts the most significant signed integer word from the least significant signed integer word of each doubleword of the source and packs the sign-extended 32-bit integer differences into the destination.

There are two operands: VPHSUBWD dest, src

The destination is an XMM register and the source is either an XMM register or a 128-bit memory location. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPHSUBWD xmm1, xmm2/mem128	8F	RXB.01001	0.1111.0.00	E2 /r	

Related Instructions

VPHSUBBW, VPHSUBDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode		;	Cause of Exception
Exception	Real	eal Virt Prot		Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1] ! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.

Evantion		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
General protection, #GP			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPMACSDD

Packed Multiply Accumulate Signed Doubleword to Signed Doubleword

Multiplies each packed 32-bit signed integer value of the first source by the corresponding value of the second source, adds the corresponding value of the third source to the 64-bit signed integer product, and writes four 32-bit sums to the destination.

No saturation is performed on the sum. When the result of the multiplication causes non-zero values to be set in the upper 32 bits of the 64-bit product, they are ignored. When the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). In both cases, only the signed low-order 32 bits of the result are written to the destination.

There are four operands: VPMACSDD dest, src1, src2, src3 dest = src1*src2 + src3

The destination (*dest*) is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When the third source designates the same XMM register as the destination, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Ence	oding	
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPMACSDD xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0.src.0.00	9E /r ib

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSSWD, VPMACSSDD, VPMACSSDQL, VPMACSSDQL, VPMACSDQL, VPMACSDQH, VPMADCSWD, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Χ	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

VPMACSDQH

Packed Multiply Accumulate Signed High Doubleword to Signed Quadword

Multiplies the second 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the low-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Simultaneously, multiplies the fourth 32-bit signed integer value of the first source by the fourth 32-bit signed integer value of the second source, then adds the high-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Writes two 64-bit sums to the destination.

No saturation is performed on the sum. When the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set).

There are four operands: VPMACSDQH dest, src1, src2, src3 dest = src1* src2 + src3

The destination (*dest*) is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When the third source designates the same XMM register as the destination, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPMACSDQH xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0. <i>src</i> .0.00	9F /r ib			

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSSDD, VPMACSDD, VPMACSSDQL, VPMACSSDQL, VPMACSSDQL, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception			•	•

VPMACSDQL Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword

Multiplies the low-order 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the low-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Simultaneously, multiplies the third 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the high-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Writes two 64-bit sums to the destination register.

No saturation is performed on the sum. When the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the low-order 64 bits of each result are written to the destination.

There are four operands: VPMACSDQL dest, src1, src2, src3

dest = src1*src2 + src3

The destination is a YMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPMACSDQL xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0.src.0.00	97 /r ib	

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSSWD, VPMACSSDD, VPMACSDD, VPMACSSDOL, VPMACSSDOH, VPMACSDOH, VPMADCSSWD, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	•

VPMACSSDD Packed Multiply Accumulate with Saturation Signed Doubleword to Signed Doubleword

Multiplies each packed 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the corresponding packed 32-bit signed integer value of the third source to each 64-bit signed integer product. Writes four saturated 32-bit sums to the destination.

Out of range results of the addition are saturated to fit into a signed 32-bit integer. For each packed value of the destination, when the value is larger than the largest signed 32-bit integer, it is saturated to 7FFF_FFFFh, and when the value is smaller than the smallest signed 32-bit integer, it is saturated to 8000 0000h.

There are four operands: VPMACSSDD dest, src1, src2, src3 dest = src1*src2 + src3

The destination (*dest*) is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instructition Encoding

Mnemonic		Enco	oding	
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPMACSSDD xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	X. <i>src</i> .0.00	8E /r ib

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSWD, VPMACSDD, VPMACSSDQL, VPMACSSDQH, VPMACSDQL, VPMACSDQH, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid anada #UD			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Χ	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Χ	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception			•	

VPMACSSDQH Packed Multiply Accumulate with Saturation Signed High Doubleword to Signed Quadword

Multiplies the second 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the low-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Simultaneously, multiplies the fourth 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the high-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Writes two saturated sums to the destination.

Out of range results of the addition are saturated to fit into a signed 64-bit integer. For each packed value of the destination, when the value is larger than the largest signed 64-bit integer, it is saturated to 7FFF_FFFF_FFFFh, and when the value is smaller than the smallest signed 64-bit integer, it is saturated to 8000_0000_0000_0000h.

There are four operands: VPMACSSDQH dest, src1, src2, src3 dest = src1*src2 + src3

The destination (*dest*) is an XMM register specified by ModRM.reg. When the destination XMM register is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding		
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPMACSSDQH xmm1 xmm2 xmm3/mem128 xmm4	8F	RXB 01000	$0.\overline{src} 0.00$	8F /r ib

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSWD, VPMACSSDD, VPMACSDD, VPMACSSDOL, VPMACSDOL, VPMACSDOH, VPMADCSWD, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Evention
Exception	Real	Real Virt Prot		Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	•

VPMACSSDQL Packed Multiply Accumulate with Saturation Signed Low Doubleword to Signed Quadword

Multiplies the low-order 32-bit signed integer value of the first source by the corresponding value of the second source, then adds the low-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Simultaneously, multiplies the third 32-bit signed integer value of the first source by the third 32-bit signed integer value of the second source, then adds the high-order 64-bit signed integer value of the third source to the 64-bit signed integer product. Writes two saturated sums to the destination.

Out of range results of the addition are saturated to fit into a signed 64-bit integer. For each packed value of the destination, when the value is larger than the largest signed 64-bit integer, it is saturated to 7FFF_FFFF_FFFFh, and when the value is smaller than the smallest signed 64-bit integer, it is saturated to 8000_0000_0000_0000h.

There are four operands: VPMACSSDQL dest, src1, src2, src3 dest = src1*src2 + src3

The destination (*dest*) register is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
PMACSSDQL xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0.src.0.00	87 /r ib	

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSSWD, VPMACSSDD, VPMACSDD, VPMACSSDOH, VPMACSDOL, VPMACSDOH, VPMADCSWD, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Course of Everytian			
Exception	Real	Virt	Prot	Cause of Exception			
			Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Χ	Χ		XOP instructions are only recognized in protected mode.			
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
Invalid anada #UD			Χ	XfeatureEnabledMask[2:1]! = 11b.			
Invalid opcode, #UD			Χ	XOP.W = 1.			
			Χ	XOP.L = 1.			
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.			
			Х	Lock prefix (F0h) preceding opcode.			
Device not available, #NM			Χ	CR0.TS = 1.			
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.			
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.			
General protection, #GP	Seneral protection, #GP		Х	Null data segment used to reference memory.			
Page fault, #PF			Х	Instruction execution caused a page fault.			
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.			
X — XOP exception			•				

VPMACSSWD Packed Multiply Accumulate with Saturation Signed Word to Signed Doubleword

Multiplies the odd-numbered packed 16-bit signed integer values of the first source by the corresponding values of the second source, then adds the corresponding packed 32-bit signed integer values of the third source to the 32-bit signed integer products. Writes four saturated sums to the destination.

Out of range results of the addition are saturated to fit into a signed 32-bit integer. For each packed value of the destination, when the value is larger than the largest signed 32-bit integer, it is saturated to 7FFF_FFFFh, and when the value is smaller than the smallest signed 32-bit integer, it is saturated to 8000_000h.

There are four operands:

VPMACSSWD dest, src1, src2, src3 dest = src1* src2 + src3

The destination (*dest*) is an XMM register specified by ModRM.reg. When the destination XMM register is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by the XOP.vvvv field; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPMACSSWD xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0. <i>src</i> .0.00	86 /r ib

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSWD, VPMACSSDD, VPMACSDD, VPMACSSDQL, VPMACSSDQH, VPMACSDQH, VPMACSDQH, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Evention
Exception	Real	Real Virt Prot		Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	•

VPMACSSWW Packed Multiply Accumulate with Saturation Signed Word to Signed Word

Multiplies each packed 16-bit signed integer value of the first source by the corresponding packed 16-bit signed integer value of the second source, then adds the corresponding packed 16-bit signed integer value of the third source to the 32-bit signed integer products. Writes eight saturated sums to the destination.

Out of range results of the addition are saturated to fit into a signed 16-bit integer. For each packed value of the destination, when the value is larger than the largest signed 16-bit integer, it is saturated to 7FFFh, and when the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.

There are four operands:

VPMACSSWW dest, src1, src2, src3 dest = src1* src2 + src3

The destination is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte.

When src3 and dest designate the same XMM register, this register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
PMACSSWW xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	X. <i>src</i> .0.00	85 /r ib

Related Instructions

VPMACSWW, VPMACSSWD, VPMACSWD, VPMACSSDD, VPMACSDD, VPMACSSDQL, VPMACSSDQL, VPMACSDQL, VPMACSDQL, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Х		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

VPMACSWD

Packed Multiply Accumulate Signed Word to Signed Doubleword

Multiplies each odd-numbered packed 16-bit signed integer value of the first source by the corresponding value of the second source, then adds the corresponding packed 32-bit signed integer value of the third source to the 32-bit signed integer products. Writes four 32-bit results to the destination.

When the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the low-order 32 bits of the result are written to the destination.

There are four operands: VPMACSWD *dest*, *src1*, *src2*, *src3 dest* = *src1*

dest = src1*src2 + src3

The destination (*dest*) register is an XMM register specified by ModRM.reg. When the destination XMM register is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPMACSWD xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0. <i>src</i> .0.00	96 /r ib	

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSSDD, VPMACSDO, VPMACSSDQL, VPMACSSDQH, VPMACSDQL, VPMACSDQH, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Evention
Exception Real Virt Prot Cause of Exception		Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Χ	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	•

VPMACSWW

Packed Multiply Accumulate Signed Word to Signed Word

Multiplies each packed 16-bit signed integer value of the first source by the corresponding value of the second source, then adds the corresponding packed 16-bit signed integer value of the third source to each 32-bit signed integer product. Writes eight 16-bit results to the destination.

No saturation is performed on the sum. When the result of the multiplication causes non-zero values to be set in the upper 16 bits of the 32 bit result, they are ignored. When the result of the add overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). In both cases, only the signed low-order 16 bits of the result are written to the destination.

There are four operands: VPMACSWW dest, src1, src2, src3 dest = src1* src2 + src3

The destination (*dest*) is an XMM register specified by ModRM.reg. When the destination XMM register is written, bits [255:128] of the corresponding YMM register are cleared.

The first source (*src1*) is an XMM register specified by XOP.vvvv; the second source (*src2*) is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source (*src3*) is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPMACSWW xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0. <i>src</i> .0.00	95 /r ib			

Related Instructions

VPMACSSWW, VPMACSSWD, VPMACSWD, VPMACSSDD, VPMACSDD, VPMACSSDQL, VPMACSSDQH, VPMACSDQL, VPMACSDQH, VPMADCSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Cause of Evention	
Exception Real Virt Prot Cause of Exception		Cause of Exception			
			Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Х		XOP instructions are only recognized in protected mode.	
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.	
Invalid opcode, #UD			Χ	XOP.W = 1.	
			Х	XOP.L = 1.	
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Χ	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.	
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Χ	Null data segment used to reference memory.	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	X Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
X — XOP exception	•		•		

VPMADCSSWD

Packed Multiply Add Accumulate with Saturation Signed Word to Signed Doubleword

Multiplies each packed 16-bit signed integer value of the first source by the corresponding value of the second source, then adds the 32-bit signed integer products of the even-odd adjacent words. Each resulting sum is then added to the corresponding packed 32-bit signed integer value of the third source. Writes four 16-bit results to he destination.

Out of range results of the addition are saturated to fit into a signed 32-bit integer. For each packed value of the destination, when the value is larger than the largest signed 32-bit integer, it is saturated to 7FFF_FFFFh, and when the value is smaller than the smallest signed 32-bit integer, it is saturated to 8000 0000h.

There are four operands: VPMADCSSWD dest, src1, src2, src3 dest = src1* src2 + src3

The destination is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source is an XMM register specified by XOP.vvvv; the second source is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Enco	ding	
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPMADCSSWD xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0. <i>src</i> .0.00	A6 /r ib

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSWD, VPMACSSDD, VPMACSDD, VPMACSSDQL, VPMACSSDQH, VPMACSDQH, VPMACSWD

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Course of Evention
		Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid anada #UD			Χ	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Χ	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Χ	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception			•	

VPMADCSWD

Packed Multiply Add Accumulate Signed Word to Signed Doubleword

Multiplies each packed 16-bit signed integer value of the first source by the corresponding value of the second source, then adds the 32-bit signed integer products of the even-odd adjacent words together and adds the sums to the corresponding packed 32-bit signed integer values of the third source. Writes four 32-bit sums to the destination.

No saturation is performed on the sum. When the result of the addition overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set). Only the signed 32-bits of the result are written to the destination.

There are four operands: VPMADCSWD dest, src1, src2, src3 dest = src1* src2 + src3

The destination is an XMM register specified by ModRM.reg. When the destination is written, bits [255:128] of the corresponding YMM register are cleared.

The first source is an XMM register specified by XOP.vvvv, the second source is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field; and the third source is an XMM register specified by bits [7:4] of an immediate byte operand.

When *src3* designates the same XMM register as the *dest* register, the XMM register behaves as an accumulator.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
PMADCSWD xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0. <i>src</i> .0.00	B6 /r ib			

Related Instructions

VPMACSSWW, VPMACSWW, VPMACSSWD, VPMACSSDD, VPMACSDD, VPMACSSDQL, VPMACSSDQH, VPMACSDQH, VPMACSDQH, VPMACSSWD

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Evention
Exception Real Virt Prot Cause of Exception		Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid angoda #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Χ	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	•

VPPERM

Packed Permute Bytes

Selects 16 of 32 packed bytes from two concatenated sources, applies a logical transformation to each selected byte, then writes the byte to a specified position in the destination.

There are four operands: VPPERM dest, src1, src2, src3

The second (*src2*) and first (*src1*) sources are concatenated to form the 32-byte source.

The *src1* operand is an XMM register specified by XOP.vvvv.

The third source (*src3*) contains 16 control bytes. Each control byte specifies the source byte and the logical operation to perform on that byte. The order of the bytes in the destination is the same as that of the control bytes in the *src3*.

For each byte of the 16-byte result, the corresponding *src3* byte is used as follows:

• Bits [7:5] select a logical operation to perform on the selected byte.

Bit Value	Selected Operation
000	Source byte (no logical operation)
001	Invert source byte
010	Bit reverse of source byte
011	Bit reverse of inverted source byte
100	00h (zero-fill)
101	FFh (ones-fill)
110	Most significant bit of source byte replicated in all bit positions.
111	Invert most significant bit of source byte and replicate in all bit positions.

• Bits [4:0] select a source byte to move from src2:src1.

Bit Value	Source Byte	Bit Value	Source Byte	Bit Value	Source Byte	Bit Value	Source Byte
00000	src1[7:0]	01000	src1[71:64]	10000	src2[7:0]	11000	src2[71:64]
00001	src1[15:8]	01001	src1[79:72]	10001	src2[15:8]	11001	src2[79:72]
00010	src1[23:16]	01010	src1[87:80]	10010	src2[23:16]	11010	src2[87:80]
00011	src1[31:24]	01011	src1[95:88]	10011	src2[31:24]	11011	src2[95:88]
00100	src1[39:32]	01100	src1[103:96]	10100	src2[39:32]	11100	src2[103:96]
00101	src1[47:40]	01101	src1[111:104]	10101	src2[47:40]	11101	src2[111:104]
00110	src1[55:48]	01110	src1[119:112]	10110	src2[55:48]	11110	src2[119:112]
00111	src1[63:56]	01111	src1[127:120]	10111	src2[63:56]	11111	src2[127:120]

XOP.W and an immediate byte (*imm8*) determine register configuration.

• When XOP.W = 0, *src2* is either an XMM register or a 128-bit memory location specified by ModRM.r/m and *src3* is an XMM register specified by *imm8*[7:4].

• When XOP.W = 1, *src2* is an XMM register specified by *imm8*[7:4] and *src3* is either an XMM register or a 128-bit memory location specified by ModRM.r/m.

The destination (*dest*) is an XMM register specified by ModRM.reg. When the result is written to the *dest* XMM register, bits [255:128] of the corresponding YMM register are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPPERM xmm1, xmm2, xmm3/mem128, xmm4	8F	RXB.01000	0.src.0.00	A3 /r ib			
VPPERM xmm1, xmm2, xmm3, xmm4/mem128	8F	RXB.01000	1.src.0.00	A3 /r ib			

Related Instructions

VPSHUFHW, VPSHUFD, VPSHUFLW, VPSHUFW, VPERMIL2PS, VPERMIL2PD

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cauca of Evacation
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Constal protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPROTB

Packed Rotate Bytes

Rotates each byte of the source as specified by a count operand and writes the result to the corresponding byte of the destination.

There are two versions of the instruction, one for each source of the count byte:

- VPROTB dest, src, fixed-count
- VPROTB dest, src, variable-count

For both versions of the instruction, the destination (*dest*) operand is an XMM register specified by ModRM.reg.

The *fixed-count* version of the instruction rotates each byte of the source (*src*) the number of bits specified by the immediate *fixed-count* byte. All bytes are rotated the same amount. The source XMM register or memory location is selected by the ModRM.r/m field.

The *variable-count* version of the instruction rotates each byte of the source the amount specified in the corresponding byte element of the *variable-count*. Both *src* and *variable-count* are configured by XOP.W.

- When XOP.W = 0, *variable-count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a 128-bit memory location specified by ModRM.r/m.
- When XOP.W = 1, *variable-count* is either an XMM register or a 128-bit memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

When the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out left of the most significant bit are rotated back in at the right end (least-significant bit) of the byte.

When the count value is negative, bits are rotated to the right (toward the least significant bit positions). The bits rotated to the right out of the least significant bit are rotated back in at the left end (most-significant bit) of the byte.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Enco	oding	
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode
VPROTB xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	90 /r
VPROTB xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	90 /r
VPROTB xmm1, xmm2/mem128, imm8	8F	RXB.01000	0.1111.0.00	C0 /r ib

Related Instructions

VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception		
Exception	Real	Virt	Prot	Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Χ	Χ		XOP instructions are only recognized in protected mode.		
Invalid angoda, #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Х	XfeatureEnabledMask[2:1]! = 11b.		
Invalid opcode, #UD			Х	XOP.vvvv ! = 1111b (for immediate operand variant only)		
			Х	XOP.L field = 1.		
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.		
			Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM			Х	CR0.TS = 1.		
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Χ	Null data segment used to reference memory.		
Page fault, #PF			Х	Instruction execution caused a page fault.		
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		
X — XOP exception						

VPROTD

Packed Rotate Doublewords

Rotates each doubleword of the source as specified by a count operand and writes the result to the corresponding doubleword of the destination.

There are two versions of the instruction, one for each source of the count byte:

- VPROTD dest, src, fixed-count
- VPROTD dest, src, variable-count

For both versions of the instruction, the *dest* operand is an XMM register specified by ModRM.reg.

The fixed count version of the instruction rotates each doubleword of the source operand the number of bits specified by the immediate *fixed-count* byte operand. All doublewords are rotated the same amount. The *src* XMM register or memory location is selected by the ModRM.r/m field.

The variable count version of the instruction rotates each doubleword of the source by the amount specified in the low order byte of the corresponding doubleword of the *variable-count* operand vector. Both *src* and *variable-count* are configured by XOP.W.

- When XOP.W = 0, *src* is either an XMM register or a128-bit memory location specified by the ModRM.r/m field and *variable-count* is an XMM register specified by XOP.vvvv.
- When XOP.W = 1, *src* is an XMM register specified by XOP.vvvv and *variable-count* is either an XMM register or a 128-bit memory location specified by the ModRM.r/m field.

When the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out to the left of the most significant bit of each source doubleword operand are rotated back in at the right end (least-significant bit) of the doubleword.

When the count value is negative, bits are rotated to the right (toward the least significant bit positions). The bits rotated to the right out of the least significant bit of each source doubleword operand are rotated back in at the left end (most-significant bit) of the doubleword.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPROTD xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	92 /r		
VPROTD xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	92 /r		
VPROTD xmm1, xmm2/mem128, imm8	8F	RXB.01000	0.1111.0.00	C2 /r ib		

Related Instructions

VPROTB, VPROTW, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception		
Exception	Real	Virt	Prot	Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Χ	Χ		XOP instructions are only recognized in protected mode.		
Invalid angoda, #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Х	XfeatureEnabledMask[2:1]! = 11b.		
Invalid opcode, #UD			Х	XOP.vvvv ! = 1111b (for immediate operand variant only)		
			Х	XOP.L field = 1.		
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.		
			Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM			Х	CR0.TS = 1.		
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Χ	Null data segment used to reference memory.		
Page fault, #PF			Х	Instruction execution caused a page fault.		
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		
X — XOP exception						

VPROTQ

Packed Rotate Quadwords

Rotates each quadword of the source operand as specified by a count operand and writes the result to the corresponding quadword of the destination.

There are two versions of the instruction, one for each source of the count byte:

- VPROTQ dest, src, fixed-count
- VPROTQ dest, src, variable-count

For both versions of the instruction, the *dest* operand is an XMM register specified by ModRM.reg.

The fixed count version of the instruction rotates each quadword in the source the number of bits specified by the immediate *fixed-count* byte operand. All quadword elements of the source are rotated the same amount. The *src* XMM register or memory location is selected by the ModRM.r/m field.

The variable count version of the instruction rotates each quadword of the source the amount specified ny the low order byte of the corresponding quadword of the *variable-count* operand.

Both src and variable-count are configured by XOP.W.

- When XOP.W = 0, src is either an XMM register or a 128-bit memory location specified by ModRM.r/m and *variable-count* is an XMM register specified by XOP.vvvv.
- When XOP.W = 1, *src* is an XMM register specified by XOP.vvvv and *variable-count* is either an XMM register or a128-bit memory location specified by ModRM.r/m.

When the count value is positive, bits are rotated to the left (toward the more significant bit positions) of the operand element. The bits rotated out to the left of the most significant bit of the word element are rotated back in at the right end (least-significant bit).

When the count value is negative, operand element bits are rotated to the right (toward the least significant bit positions). The bits rotated to the right out of the least significant bit are rotated back in at the left end (most-significant bit) of the word element.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding			
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode	
VPROTQ xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	93 /r	
VPROTQ xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	93 /r	
VPROTQ xmm1, xmm2/mem128, imm8	8F	RXB.01000	0.1111.0.00	C3 /r ib	

Related Instructions

VPROTB, VPROTW, VPROTD, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception		
Exception	Real	Virt	Prot	Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Χ	Χ		XOP instructions are only recognized in protected mode.		
Invalid angoda, #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Х	XfeatureEnabledMask[2:1]! = 11b.		
Invalid opcode, #UD			Х	XOP.vvvv ! = 1111b (for immediate operand variant only)		
			Х	XOP.L field = 1.		
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.		
			Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM			Х	CR0.TS = 1.		
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Χ	Null data segment used to reference memory.		
Page fault, #PF			Х	Instruction execution caused a page fault.		
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		
X — XOP exception						

VPROTW

Packed Rotate Words

Rotates each word of the source as specified by a count operand and writes the result to the corresponding word of the destination.

There are two versions of the instruction, one for each source of the count byte:

- VPROTW dest, src, fixed-count
- VPROTW dest, src, variable-count

For both versions of the instruction, the *dest* operand is an XMM register specified by ModRM.reg.

The fixed count version of the instruction rotates each word of the source the number of bits specified by the immediate *fixed-count* byte operand. All words of the source operand are rotated the same amount. The *src* XMM register or memory location is selected by the ModRM.r/m field.

The variable count version of this instruction rotates each word of the source operand by the amount specified in the low order byte of the corresponding word of the *variable-count* operand.

Both src and variable-count are configured by XOP.W.

- When XOP.W = 0, src is either an XMM register or a 128-bit memory location specified by ModRM.r/m and *variable-count* is an XMM register specified by XOP.vvvv.
- When XOP.W = 1, *src* is an XMM register specified by XOP.vvvv and *variable-count* is either an XMM register or a 128-bit memory location specified by ModRM.r/m.

When the count value is positive, bits are rotated to the left (toward the more significant bit positions). The bits rotated out to the left of the most significant bit of an element are rotated back in at the right end (least-significant bit) of the word element.

When the count value is negative, bits are rotated to the right (toward the least significant bit positions) of the element. The bits rotated to the right out of the least significant bit of an element are rotated back in at the left end (most-significant bit) of the word element.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic		Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPROTW xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	91 /r			
VPROTW xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	91 /r			
VPROTW xmm1, xmm2/mem128, imm8	8F	RXB.01000	0.1111.0.00	C1 /r ib			

Related Instructions

VPROTB, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception		
Exception	Real	Virt	Prot	Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Χ	Χ		XOP instructions are only recognized in protected mode.		
Invalid angoda, #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Х	XfeatureEnabledMask[2:1]! = 11b.		
Invalid opcode, #UD			Х	XOP.vvvv ! = 1111b (for immediate operand variant only)		
			Х	XOP.L field = 1.		
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.		
			Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM			Х	CR0.TS = 1.		
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Χ	Null data segment used to reference memory.		
Page fault, #PF			Х	Instruction execution caused a page fault.		
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		
X — XOP exception						

VPSHAB

Packed Shift Arithmetic Bytes

Shifts each signed byte of the source as specified by a count byte and writes the result to the corresponding byte of the destination.

The count bytes are 8-bit signed two's-complement values in the corresponding bytes of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the byte.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit (sign bit) is replicated and shifted in at the left end (most-significant bit) of the byte.

There are three operands: VPSHAB dest, src, count

The destination (dest) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a128-bit memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a 128-bit memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSHAB xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	98 /r		
VPSHAB xmm1. xmm2. xmm3/mem128	8F	RXB.01001	1.src.0.00	98 /r		

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

VPSHAD

Packed Shift Arithmetic Doublewords

Shifts each signed doubleword of the source operand as specified by a count byte and writes the result to the corresponding doubleword of the destination.

The count bytes are 8-bit signed two's-complement values located in the low-order byte of the corresponding doubleword of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the doubleword.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit (sign bit) is replicated and shifted in at the left end (most-significant bit) of the doubleword.

There are three operands: VPSHAD dest, src, count

The destination (dest) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSHAD xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	9A /r		
VPSHAD xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1.src.0.00	9A /r		

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention		Mode	9	Cause of Exception		
Exception	Real	Virt	firt Prot			
			Х	Instruction not supported, as indicated by CPUID feature identifier.		
	Х	Χ		XOP instructions are only recognized in protected mode.		
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Х	XfeatureEnabledMask[2:1]! = 11b.		
			Х	XOP.L = 1.		
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.		
			Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM			Х	CR0.TS = 1.		
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.		
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP			Х	Null data segment used to reference memory.		
Page fault, #PF			Х	Instruction execution caused a page fault.		
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.		
X — XOP exception	•	•	•			

VPSHAQ

Packed Shift Arithmetic Quadwords

Shifts each signed quadword of the source as specified by a count byte and writes the result to the corresponding quadword of the destination.

The count bytes are 8-bit signed two's-complement values located in the low-order byte of the corresponding quadword element of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the quadword.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit is replicated and shifted in at the left end (most-significant bit) of the quadword.

The shift amount is stored in two's-complement form. The count is modulo 64.

There are three operands: VPSHAQ dest, src, count

The destination (*dest*) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSHAQ xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	9B /r		
VPSHAQ xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1.src.0.00	9B /r		

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

VPSHAW

Packed Shift Arithmetic Words

Shifts each signed word of the source as specified by a count byte and writes the result to the corresponding word of the destination.

The count bytes are 8-bit signed two's-complement values located in the low-order byte of the corresponding word of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the word.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). The most significant bit (signed bit) is replicated and shifted in at the left end (most-significant bit) of the word.

The shift amount is stored in two's-complement form. The count is modulo 16.

There are three operands: VPSHAW dest, src, count

The destination (*dest*) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPSHAW xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	99 /r			
VPSHAW xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	99 /r			

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

VPSHLB

Packed Shift Logical Bytes

Shifts each packed byte of the source as specified by a count byte and writes the result to the corresponding byte of the destination.

The count bytes are 8-bit signed two's-complement values located in the corresponding byte element of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the byte.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the byte.

There are three operands: VPSHLB dest, src, count

The destination (dest) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSHLB xmm1, xmm2/mem128, xmm3	8F	RXB.01001	0. <i>src</i> .0.00	94 /r		
VPSHLB xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	94 /r		

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLW, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Evecution		Mode)	Course of Evention
Real Virt Prot				Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Х		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Χ	XfeatureEnabledMask[2:1]! = 11b.
			Χ	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Χ	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception		•	•	

VPSHLD

Packed Shift Logical Doublewords

Shifts each doubleword of the source operand as specified by a count byte and writes the result to the corresponding doubleword of the destination.

The count bytes are 8-bit signed two's-complement values located in the low-order byte of the corresponding doubleword element of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the doubleword.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the doubleword.

The shift amount is stored in two's-complement form. The count is modulo 32.

There are three operands: VPSHLD dest, src, count

The destination (dest) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSHLD xmm1, xmm3/mem128, xmm2	8F	RXB.01001	0. <i>src</i> .0.00	96 /r		
VPSHLD xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1.src.0.00	96 /r		

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Evention	Mode			Course of Eventtion
Real Virt Prot				Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Χ	XfeatureEnabledMask[2:1]! = 11b.
			Χ	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	ı			•

VPSHLQ

Packed Shift Logical Quadwords

Shifts each quadwords of the source by as specified by a count byte and writes the result in the corresponding quadword of the destination.

The count bytes are 8-bit signed two's-complement values located in the low-order byte of the corresponding quadword element of the *count* operand.

Bit 6 of the count byte is ignored.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the quadword.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the quadword.

There are three operands: VPSHLQ dest, src, count

The destination (dest) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000 00001 ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding						
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode			
VPSHLQ xmm1, xmm3/mem128, xmm2	8F	RXB.01001	0. <i>src</i> .0.00	97 /r			
VPSHLQ xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1.src.0.00	97 /r			

Related Instructions

VPROTB, VPROTW, VPROTD, VPROTQ, VPSHLB, VPSHLW, VPSHLD, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Evention		Mode)	Course of Evrandian
Exception Real Virt Prot			Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Χ	XfeatureEnabledMask[2:1]! = 11b.
			Χ	XOP.L = 1.
			Χ	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Χ	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

VPSHLW

Packed Shift Logical Words

Shifts each word of the source operand as specified by a count byte and writes the result to the corresponding word of the destination.

The count bytes are 8-bit signed two's-complement values located in the low-order byte of the corresponding word element of the *count* operand.

When the count value is positive, bits are shifted to the left (toward the more significant bit positions). Zeros are shifted in at the right end (least-significant bit) of the word.

When the count value is negative, bits are shifted to the right (toward the least significant bit positions). Zeros are shifted in at the left end (most-significant bit) of the word.

There are three operands: VPSHLW dest, src, count

The destination (*dest*) is an XMM register specified by ModRM.reg.

Both src and count are configured by XOP.W.

- When XOP.W = 0, *count* is an XMM register specified by XOP.vvvv and *src* is either an XMM register or a memory location specified by ModRM.r/m.
- When XOP.W = 1, *count* is either an XMM register or a memory location specified by ModRM.r/m and *src* is an XMM register specified by XOP.vvvv.

Bits [255:128] of the YMM register that corresponds to the destination are cleared.

This is an XOP instruction. Support for these instructions is indicated by CPUID Fn8000_00001_ECX[XOP] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	XOP	RXB.map_select	W.vvvv.L.pp	Opcode		
VPSHLW xmm1, xmm3/mem128, xmm2	8F	RXB.01001	0. <i>src</i> .0.00	95 /r		
VPSHLW xmm1, xmm2, xmm3/mem128	8F	RXB.01001	1. <i>src</i> .0.00	95 /r		

Related Instructions

VPROTB, VPROLW, VPROTD, VPROTQ, VPSHLB, VPSHLD, VPSHLQ, VPSHAB, VPSHAW, VPSHAD, VPSHAQ

rFLAGS Affected

None

MXCSR Flags Affected

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

VTESTPD

Packed Bit Test

Tests whether selected bits in the first source operand are all zeros or all ones. The second source operand selects the bits to test.

First, performs a bitwise AND of the sign bits of each double-precision floating-point element of the first source operand with the sign bits of the corresponding elements of the second source operand. Sets rFLAGS.ZF when all bit operations = 0; else, clears ZF.

Second, performs a bitwise AND of the sign bits of each double-precision floating-point element of the first source with the complements (NOT) of the sign bits of the corresponding elements of the second source operand. Sets rFLAGS.CF when all bit operations = 0; else, clears CF.

Neither source operand is modified.

This extended-form instruction has both 128-bit and 256-bit encoding.

XMM Encoding

The first source operand is an XMM register. The second source operand is either an XMM register or a 128-bit memory location.

YMM Encoding

The first source operand is a YMM register. The second source operand is either a YMM register or a 256-bit memory location.

VTESTPD is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding					
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode		
VTESTPD xmm1, xmm2/mem128	C4	RXB.00010	0.1111.0.01	OF /r		
VTESTPD ymm1, ymm2/mem256	C4	RXB.00010	0.1111.1.01	0F /r		

Related Instructions

PTEST, VTESTPS

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				М	М	М	M	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Note:	Note: Bits 31:22, 15, 5, 3 and 1 are reserved. A flag set or cleared is M (modified). Unaffected flags are blank. Undefined															

Note: Bits 31:22, 15, 5, 3 and 1 are reserved. A flag set or cleared is M (modified). Unaffected flags are blank. Undefined flags are U.

MXCSR Flags Affected

Evention	Mode			Cause of Evention
Exception	Real Virt Prot		Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		AVX instructions are only recognized in protected mode.
	Χ	Χ	Χ	CR0.EM = 1.
	Χ	Χ	Х	CR4.OSFXSR = 0.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
ilivalid opcode, #OD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	VEX.W = 1.
			Х	VEX.vvvv! = 1111b.
			Х	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	Х	Χ	Х	CR0.TS = 1.
Stack, #SS	Х	Χ	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB	Х	Х	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		Χ	Χ	Instruction execution caused a page fault.
X — AVX exception	•			

VTESTPS Packed Bit Test

Tests whether selected bits in the first source operand are all zeros or all ones. The second source operand selects the bits to test.

First, performs a bitwise AND of the sign bits of each single-precision floating-point element of the first source operand with the sign bits of the corresponding elements of the second source operand. Sets rFLAGS.ZF when all bit operations = 0; else, clears ZF.

Second, performs a bitwise AND of the sign bits of each single-precision floating-point element of the first source with the complements (NOT) of the sign bits of the corresponding elements of the second source operand. Sets rFLAGS.CF when all bit operations = 0; else, clears CF.

Neither source operand is modified.

This extended-form instruction has both 128-bit and 256-bit encoding.

XMM Encoding

The first source operand is an XMM register. The second source operand is either an XMM register or a 128-bit memory location.

YMM Encoding

The first source operand is a YMM register. The second source operand is either a YMM register or a 256-bit memory location.

VTESTPS is an AVX instruction. Support for these instructions is indicated by CPUID feature identifiers (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Encoding								
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode					
VTESTPS xmm1, xmm2/mem128	C4	RXB.00010	0.1111.0.01	0E /r					
VTESTPS ymm1, ymm2/mem256	C4	RXB.00010	0.1111.1.01	0E /r					

Related Instructions

PTEST, VTESTPD

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				M	М	М	М	М
21	20	19	18	17	16	14	13:12	11	10	9	8	7	6	4	2	0
Note:	Note: Bits 31:22, 15, 5, 3 and 1 are reserved. A flag set or cleared is M (modified). Unaffected flags are blank. Undefined flags are U.															

MXCSR Flags Affected

Evention	Mode			Ocuse of Freeding	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Χ		AVX instructions are only recognized in protected mode.	
	Χ	Χ	Χ	CR0.EM = 1.	
	Χ	Χ	Х	CR4.OSFXSR = 0.	
Invalid appeads #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.	
			Х	VEX.W = 1.	
			Х	VEX.vvvv! = 1111b.	
			Х	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	Х	Χ	Х	CR0.TS = 1.	
Stack, #SS	Х	Χ	Х	Memory address exceeding stack segment limit or non-canonical.	
Conoral protection #CB	Х	Χ	Χ	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP			Χ	Null data segment used to reference memory.	
Page fault, #PF		Χ	Χ	Instruction execution caused a page fault.	
X — AVX exception	•				

VZEROALL

Zero All YMM Registers

Clears all YMM registers.

In 64-bit mode, YMM0–15 are all cleared (set to all zeros). In legacy and compatibility modes, only YMM0–7 are cleared. The contents of the MXCSR is unaffected.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding				
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode	
VZEROALL	C4	RXB.00001	X.1111.1.00	77	

Related Instructions

VZEROUPPER

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
			Α	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.	
Ilivalid opcode, #OD			Α	VEX.W = 1.	
			Α	VEX.vvvv ! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
			Α	Lock prefix (F0h) preceding opcode.	
Device not available, #NM			Α	CR0.TS = 1.	
A — AVX exception.					

VZEROUPPER

Zero All YMM Registers Upper

Clears the upper octword of all YMM registers. The corresponding XMM registers (lower octword of each YMM register) are not affected.

In 64-bit mode, the instruction operates on registers YMM0–15. In legacy and compatibility mode, the instruction operates on YMM0–7. The contents of the MXCSR is unaffected.

This is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Encoding			
	VEX	RXB.map_select	W.vvvv.L.pp	Opcode
VZEROUPPER	C4	RXB.00001	X.1111.0.00	77

Related Instructions

VZEROUPPER

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Expention
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
Invalid anada #IID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Α	VEX.W = 1.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
A — AVX exception.				

XORPD XOR VXORPD Packed Double-Precision Floating-Point

Performs bitwise XOR of two packed double-precision floating-point values in the first source operand with the corresponding values of the second source operand and writes the results into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

XORPD

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VXORPD

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

XORPD is an SSE2 instruction and VXORPD is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XORPD xmm1, xmm2/mem128	66 0F 57 /r	Performs bitwise XOR of two packed double-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .

Mnemonic Encoding VEX RXB.map select W.vvvv.L.pp Opcode VXORPD xmm1, xmm2, xmm3/mem128 C4 RXB.00001 X.src.0.01 57 /r VXORPD ymm1, ymm2, ymm3/mem256 C4 **RXB**.00001 X.src.1.01 57 /r

Related Instructions

(V)ANDNPS, (V)ANDPD, (V)ANDPS, (V)ORPD, (V)ORPS, (V)XORPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	X	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

XORPS XOR VXORPS Packed Single-Precision Floating-Point

Performs bitwise XOR of four packed single-precision floating-point values in the first source operand with the corresponding values of the second source operand and writes the results into the corresponding elements of the destination.

There are legacy and extended forms of the instruction:

XORPS

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the YMM register that corresponds to the destination are not affected.

VXORPS

The extended form of the instruction has both 128-bit and 256-bit encodings:

XMM Encoding

The first source operand is an XMM register. The second source operand is either another XMM register or a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM register that corresponds to the destination are cleared.

YMM Encoding

The first source operand is a YMM register and the second source operand is either a YMM register or a 256-bit memory location. The destination is a third YMM register.

XORPS is an SSE2 instruction and VXORPS is an AVX instruction. Support for these instructions is indicated by CPUID Fn0000_00001_EDX[SSE2] and Fn0000_00001_ECX[AVX] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XORPS xmm1, xmm2/mem128	66 0F 57 /r	Performs bitwise XOR of four packed single-precision floating-point values in <i>xmm1</i> with corresponding values in <i>xmm2</i> or <i>mem128</i> . Writes the result to <i>xmm1</i> .

 With two controls
 Manual controls
 Encoding

 VEX
 RXB.map_select
 W.vvvv.L.pp
 Opcode

 VXORPS xmm1, xmm2, xmm3/mem128
 C4
 RXB.00001
 X.src.0.00
 57 /r

 VXORPS ymm1, ymm2, ymm3/mem256
 C4
 RXB.00001
 X.src.1.00
 57 /r

Related Instructions

(V)ANDNPS, (V)ANDPD, (V)ANDPS, (V)ORPD, (V)ORPS, (V)XORPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Involid appede #LID	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

XGETBV

Get Extended Control Register Value

Copies the content of the extended control register (XCR) specified by the ECX register into the EDX:EAX register pair. The high-order 32 bits of the XCR are loaded into EDX and the low-order 32 bits are loaded into EAX. The corresponding high-order 32 bits of RAX and RDX are cleared.

This instruction and associated data structures extend the FXSAVE/FXRSTOR memory image used to manage processor states and provide additional functionality. See Listing for the instruction XSAVE – Save Extended States for more information.

Values returned to EDX:EAX in unimplemented bit locations are undefined.

Specifying a reserved or unimplemented XCR in ECX causes a general protection exception.

Currently, only XCR0 (the XFEATURE_ENABLED_MASK register) is supported. All other values of ECX are reserved.

XGETBV is an XSAVE/XRSTOR instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[XSAVE] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XGETBV	0F 01 D0	Copies content of the XCR specified by ECX into EDX:EAX.

Related Instructions

RDMSR, XSETBV

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception
	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	X X 2	Х	Lock prefix (F0h) preceding opcode.	
X X X C		Х	CR4[OSFXSR] = 0	
General protection, #GP	Х	Χ	Х	ECX specifies a reserved or unimplemented XCR address.
X — exception generated				

XRSTOR

Restore Extended States

Restores processor state from memory.

This instruction and associated data structures extend the FXSAVE/FXRSTOR memory image used to manage processor states and provide additional functionality. See Listing for the instruction XSAVE – Save Extended States for more information.

The XSAVE/XRSTOR save area consists of a header section and individual save areas for each processor state component. A component save area is updated when both the corresponding bits in the mask operand (EDX:EAX) and the XFEATURE_ENABLED_MASK (XCR0) register are set. A component save area is not updated when either of the corresponding bits in EDX:EAX or XCR0 is cleared. Updated state is either loaded from memory or set directly to hardware-specified initial values, depending on the corresponding xstate_bv bit in the save area header.

Software can set any bit in EDX:EAX, regardless of whether the bit position in XCR0 is valid for the processor. When the mask operand contains all 1's, all processor state components enabled in XCR0 are updated.

XRSTOR is an XSAVE/XRSTOR instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[XSAVE] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XRSTOR mem	0F AE /5	Restores user-specified processor state from memory.

Related Instructions

XGETBV, XSAVE, XSAVEOPT, XSETBV

rFLAGS Affected

None

MXCSR Flags Affected

None

Evention	Mode			Cause of Expension
Exception	Exception Real Virt Prot Cause of Exception		Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	Χ	Χ	Х	CR4.OSFXSR = 0.
	Χ	Χ	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	Χ	Χ	Х	CR0.TS = 1.
Stack, #SS	Χ	Χ	Х	Memory address exceeding stack segment limit or non-canonical.

Exception	Mode			Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	Χ	X X Null data segment used to reference memory.		Null data segment used to reference memory.	
	Χ	Χ	Х	Memory operand not aligned on 64-byte boundary.	
	Χ	Χ	Χ	Any must be zero (MBZ) bits in the save area were set.	
	Χ	Χ	Х	Attempt to set reserved bits in MXCSR.	
Page fault, #PF	Х	Χ	Х	Instruction execution caused a page fault.	
X — exception generated					

XSAVE

Save Extended States

Saves a user-defined subset of enabled processor state data to a specified memory address.

This instruction and associated data structures extend the FXSAVE/FXRSTOR memory image used to manage processor states and provide additional functionality.

The XSAVE/XRSTOR save area consists of a header section, and individual save areas for each processor state component. A component is saved when both the corresponding bits in the mask operand (EDX:EAX) and the XFEATURE_ENABLED_MASK (XCR0) register are set. A component is not saved when either of the corresponding bits in EDX:EAX or XCR0 is cleared.

Software can set any bit in EDX:EAX, regardless of whether the bit position in XCR0 is valid for the processor. When the mask operand contains all 1's, all processor state components enabled in XCR0 are saved.

For each component saved, XSAVE sets the corresponding bit in the XSTATE_BV field of the save area header. XSAVE does not clear XSTATE_BV bits or modify individual save areas for components that are not saved. If a saved component is in the hardware-specified initialized state, XSAVE may clear the corresponding XSTATE_BV bit instead of setting it. This optimization is implementation-dependent.

XSAVE is an XSAVE/XRSTOR instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[XSAVE] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XSAVE mem	0F AE /4	Saves user-specified processor state to memory.

Related Instructions

XGETBV, XRSTOR, XSAVEOPT, XSETBV

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Mode			Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	ХХ		Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Х	Χ	Х	CR4.OSFXSR = 0.	
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	Х	Χ	Χ	CR0.TS = 1.	
Stack, #SS	Χ	Χ	Х	Memory address exceeding stack segment limit or non-canonical.	

Exception	Mode			Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	Χ	Χ	Χ	Null data segment used to reference memory.
	Χ	Χ	Х	Memory operand not aligned on 64-byte boundary.
	Χ	Χ	Х	Attempt to write read-only memory.
Page fault, #PF	Х	Χ	Х	Instruction execution caused a page fault.
X — exception generated				

XSAVEOPT

Save Extended States Performance Optimized

Saves a user-defined subset of enabled processor state data to a specified memory address.

This instruction and associated data structures extend the FXSAVE/FXRSTOR memory image used to manage processor states and provide additional functionality. See Listing for the instruction XSAVE – Save Extended States for more information.

The XSAVE/XRSTOR save area consists of a header section, and individual save areas for each processor state component. A component is saved when both the corresponding bits in the mask operand (EDX:EAX) and the XFEATURE_ENABLED_MASK (XCR0) register are set. A component is not saved when either of the corresponding bits in EDX:EAX or XCR0 is cleared.

Software can set any bit in EDX:EAX, regardless of whether the bit position in XCR0 is valid for the processor. When the mask operand contains all 1's, all processor state components enabled in XCR0 are saved.

For each component saved, XSAVEOPT sets the corresponding bit in the XSTATE_BV field of the save area header. XSAVEOPT does not clear XSTATE_BV bits or modify individual save areas for components that are not saved. If a saved component is in the hardware-specified initialized state, XSAVEOPT may clear the corresponding XSTATE_BV bit instead of setting it. This optimization is implementation-dependent.

XSAVEOPT may provide other implementation-specific optimizations.

Support for XSAVEOPT is indicated by CPUID Fn0000_0000D_EAX_x1[XSAVEOPT] (see the CPUID Specification, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XSAVEOPT mem	0F AE /6	Saves user-specified processor state to memory.

Related Instructions

XGETBV, XRSTOR, XSAVE, XSETBV

rFLAGS Affected

None

MXCSR Flags Affected

None

Eveention	Mode			Cause of Exception	
Real Virt Prot Cause or		Cause of Exception			
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Χ	Χ	Х	CR4.OSFXSR = 0.	
	X X X Lock prefix (F0h) preceding opcode.		Lock prefix (F0h) preceding opcode.		
Device not available, #NM	Х	Χ	Х	CR0.TS = 1.	

Exception	Mode			Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
Stack, #SS	Χ	Χ	Χ	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	Χ	Χ	Χ	Memory address exceeding data segment limit or non-canonical.	
	Х	Χ	Х	Null data segment used to reference memory.	
	Χ	Χ	Χ	Memory operand not aligned on 64-byte boundary.	
	Х	Χ	Х	Attempt to write read-only memory.	
Page fault, #PF	Х	Χ	Х	Instruction execution caused a page fault.	
X — exception generated					

XSETBV

Set Extended Control Register Value

Writes the content of the EDX:EAX register pair into the extended control register (XCR) specified by the ECX register. The high-order 32 bits of the XCR are loaded from EDX and the low-order 32 bits are loaded from EAX. The corresponding high-order 32 bits of RAX and RDX are ignored.

This instruction and associated data structures extend the FXSAVE/FXRSTOR memory image used to manage processor states and provide additional functionality. See Listing for the instruction XSAVE – Save Extended States for more information.

Currently, only the XFEATURE_ENABLED_MASK register (XCR0) is supported. Specifying a reserved or unimplemented XCR in ECX causes a general protection exception (#GP).

Executing XSETBV at a privilege level other than 0 causes a general-protection exception. A general protection exception also occurs when software attempts to write to reserved bits of an XCR.

The XGETBV instruction is an XSAVE/XRSTOR instruction. Support for these instructions is indicated by CPUID Fn0000_00001_ECX[XSAVE] (see the *CPUID Specification*, order# 25481).

Instruction Encoding

Mnemonic	Opcode	Description
XSETBV	0F 01 D1	Writes the content of the EDX:EAX register pair to the XCR specified by the ECX register.

Related Instructions

XGETBV, XRSTOR, XSAVE, XSAVEOPT

rFLAGS Affected

None

MXCSR Flags Affected

None

Expontion		Mode)	Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Χ		Χ	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	Χ		Χ	CR4.OSFXSR = 0.
	Χ		Χ	Lock prefix (F0h) preceding opcode.
		Х	Χ	CPL != 0.
	Χ		Χ	ECX specifies a reserved or unimplemented XCR address.
General protection, #GP	Χ		Х	Any must be zero (MBZ) bits in the XCR were set.
	Χ		Χ	Setting XCR0[2:1] to 10b.
	Χ		Χ	Writing 0 to XCR[0].
X — exception generated	•	•		



AMD64	Technol	loav
$\neg m \cup \neg$	166111101	OU V

26568—Rev. 3.13—September 2011

2 Exception Summary

This chapter provides a ready reference to instruction exceptions. Table 2-1 shows instructions grouped by exception class, with the extended and legacy instruction type (if applicable). Examples of the exception tables for each class, in numeric order, follow the table.

Table 2-1. Instructions By Exception Class

Mnemonic	Extended Type	Legacy Type
Class 1 — AVX, SSE, 16/32-byte aligned, write to RO, VEX	(.vvvv != 1111b	
MOVAPD VMOVAPD	AVX	SSE2
MOVAPS VMOVAPS	AVX	SSE
MOVDQA VMOVDQA	AVX	SSE2
MOVNTDQ VMOVNTDQ	AVX	SSE2
MOVNTPD VMOVNTPD	AVX	SSE2
MOVNTPS VMOVNTPS	AVX	SSE
Class 1A — AVX, SSE, 16/32-byte aligned, write to RO, VE	X.vvvv != 1111b, VE	X.L = 1
MOVNTDQA VMOVNTDQA	AVX	SSE4.1
Class 2 — AVX, SSE, 16/32-byte nonaligned, SIMD 111111		
DIVPD VDIVPD	AVX	SSE2
DIVPS VDIVPS	AVX	SSE
Class 2-1 — AVX, SSE, 16/32-byte nonaligned, SIMD 1110	11	
ADDPD VADDPD	AVX	SSE2
ADDPS VADDPS	AVX	SSE
ADDSUBPD VADDSUBPD	AVX	SSE2
ADDSUBPS VADDSUBPS	AVX	SSE
DPPS VDPPS	AVX	SSE4.1
HADDPD VHADDPD	AVX	SSE3
HADDPS VHADDPS	AVX	SSE3
HSUBPD VHSUBPD	AVX	SSE3
HSUBPS VHSUBPS	AVX	SSE3
SUBPD VSUBPD	AVX	SSE2
SUBPS VSUBPS	AVX	SSE
Class 2-2 — AVX, SSE, 16/32-byte nonaligned, SIMD 0000	11	
CMPPD VCMPPD	AVX	SSE2
CMPPS VCMPPS	AVX	SSE
MAXPD VMAXPD	AVX	SSE2
MAXPS VMAXPS	AVX	SSE
MINPD VMINPD	AVX	SSE2
MINPS VMINPS	AVX	SSE
MULPD VMULPD	AVX	SSE2
MULPS VMULPS	AVX	SSE
Class 2-3 — AVX, SSE, 16/32-byte nonaligned, SIMD 1000	01	
ROUNDPD, VROUNDPD	AVX	SSE4.1
ROUNDPS, VROUNDPS	AVX	SSE4.1

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type				
Class 2A — AVX, SSE, 16/32-byte nonaligned, SIMD 111111,	VEX.L = 1 ¹					
Class 2A-1 — AVX, SSE, 16/32-byte nonaligned, SIMD 111011, VEX.L = 1						
DPPD VDPPD	AVX	SSE4.1				
Class 2B — AVX, SSE, 16/32-byte nonaligned, SIMD 111111,	VEX.vvvv != 1111	b ¹				
Class 2B-1 — AVX, SSE, 16/32-byte nonaligned, SIMD 10000	0, VEX.vvvv != 11	11b				
CVTDQ2PS VCVTDQ2PS	AVX	SSE2				
Class 2B-2 — AVX, SSE, 16/32-byte nonaligned, SIMD 10000	1, VEX.vvvv != 11	11b				
CVTPD2DQ VCVTPD2DQ	AVX	SSE2				
CVTPS2DQ VCVTPS2DQ	AVX	SSE2				
CVTTPS2DQ VCVTTPS2DQ	AVX	SSE2				
CVTTPD2DQ VCVTTPD2DQ	AVX	SSE2				
Class 2B-3 — AVX, SSE, 16/32-byte nonaligned, SIMD 11101	1, VEX.vvvv != 11′	11b				
CVTPD2PS VCVTPD2PS	AVX	SSE2				
Class 2B-4 — AVX, SSE, 16/32-byte nonaligned, SIMD 10001	1, VEX.vvvv != 11	11b				
SQRTPD VSQRTPD	AVX	SSE2				
SQRTPS VSQRTPS	AVX	SSE				
Class 3 — AVX, SSE, <16-byte, SIMD						
DIVSD VDIVSD	AVX	SSE2				
DIVSS VDIVSS	AVX	SSE				
Class 3-1 — AVX, SSE, <16-byte, SIMD 111011						
ADDSD VADDSD	AVX	SSE2				
ADDSS VADDSS	AVX	SSE				
CVTSD2SS VCVTSD2SS	AVX	SSE2				
SUBSD VSUBSD	AVX	SSE2				
SUBSS VSUBSS	AVX	SSE				
Class 3-2 — AVX, SSE, <16-byte, SIMD 000011						
CMPSD VCMPSD	AVX	SSE2				
CMPSS VCMPSS	AVX	SSE				
CVTSS2SD VCVTSS2SD	AVX	SSE2				
MAXSD VMAXSD	AVX	SSE2				
MAXSS VMAXSS	AVX	SSE				
MINSD VMINSD	AVX	SSE2				
MINSS VMINSS	AVX	SSE				
MULSD VMULSD	AVX	SSE2				
MULSS VMULSS	AVX	SSE SSE2				
UCOMISD VUCOMISD AVX						
UCOMISS VUCOMISS	AVX	SSE				
Class 3-3 — AVX, SSE, <16-byte, SIMD 100000						
CVTSI2SD VCVTSI2SD	AVX	SSE2				
CVTSI2SS VCVTSI2SS	AVX	SSE				

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type				
Class 3-4 — AVX, SSE, <16-byte, SIMD 100001						
ROUNDSD, VROUNDSD	AVX	SSE4.1				
ROUNDSS, VROUNDSS	AVX	SSE4.1				
Class 3-5 — AVX, SSE, <16-byte, SIMD 100011	<u>.</u>					
SQRTSD VSQRTSD	AVX	SSE2				
SQRTSS VSQRTSS	AVX	SSE				
Class 3A — AVX, SSE, <16-byte, SIMD 111111, VEX.vvv	vv != 1111b ¹					
Class 3A-1 — AVX, SSE, <16-byte, SIMD 000011, VEX.	vvvv != 1111b					
COMISD VCOMISD	AVX	SSE2				
COMISS VCOMISS	AVX	SSE				
CVTPS2PD VCVTPS2PD	AVX	SSE2				
Class 3A-2 — AVX, SSE, <16-byte, SIMD 100001, VEX.	vvvv != 1111b					
CVTSD2SI VCVTSD2SI	AVX	SSE2				
CVTSS2SI VCVTSS2SI	AVX	SSE				
CVTTSD2SI VCVTTSD2SI	AVX	SSE2				
CVTTSS2SI VCVTTSS2SI	AVX	SSE				
Class 4 — AVX, SSE, 16/32-byte nonaligned	<u> </u>					
AESDEC VAESDEC	AVX	AES				
AESDECLAST VAESDECLAST	AES	AES				
AESENC VAESENC	AES	AES				
AESENCLAST VAESENCLAST	AES	AES				
AESIMC VAESIMC	AES	AES				
AESKEYGENASSIST VAESKEYGENASSIST	AES	AES				
ANDNPD VANDNPD	AVX	SSE2				
ANDNPS VANDNPS	AVX	SSE				
ANDPD VANDPD	AVX	SSE2				
ANDPS VANDPS	AVX	SSE				
BLENDPD VBLENDPD	AVX	SSE4.1				
BLENDPS VBLENDPS	AVX	SSE4.1				
ORPD VORPD	AVX	SSE2				
ORPS VORPS	AVX	SSE				
PCLMULQDQ	_	CLMUL				
SHUFPD VSHUFPD	AVX	SSE2				
SHUFPS VSHUFPS	AVX	SSE2				
UNPCKHPD VUNPCKHPD	AVX	SSE2				
UNPCKHPS VUNPCKHPS	AVX	SSE				
UNPCKLPD VUNPCKLPD	AVX	SSE2				
UNPCKLPS VUNPCKLPS	AVX	SSE				
XORPD VXORPD	AVX	SSE2				
XORPS VXORPS	AVX	SSE				

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type	
Class 4A — AVX, SSE, 16/32-byte nonaligned, VEX.W = 1	1		
BLENDVPD VBLENDVPD	AVX	SSE4.1	
BLENDVPS VBLENDVPS	AVX	SSE4.1	
Class 4B — AVX, SSE, 16/32-byte nonaligned, VEX.L = 1	<u> </u>		
MPSADBW VMPSADBW	AVX	SSE4.1	
PACKSSDW VPACKSSDW	AVX	SSE2	
PACKSSWB VPACKSSWB	AVX	SSE2	
PACKUSDW VPACKUSDW	AVX	SSE4.1	
PACKUSWB VPACKUSWB	AVX	SSE2	
PADDB VPADDB	AVX	SSE2	
PADDD VPADDD	AVX	SSE2	
PADDQ VPADDQ	AVX	SSE2	
PADDSB VPADDSB	AVX	SSE2	
PADDSW VPADDSW	AVX	SSE2	
PADDUSB VPADDUSB	AVX	SSE2	
PADDUSW VPADDUSW	AVX	SSE2	
PADDW VPADDW	AVX	SSE2	
PALIGNR VPALIGNR	AVX	SSSE3	
PANDN VPANDN	AVX	SSE2	
PAND VPAND	AVX	SSE2	
PAVGB VPAVGB	AVX	SSE	
PAVGW VPAVGW	AVX	SSE	
PBLENDW VPBLENDW	AVX	SSE4.1	
PCMPEQB VPCMPEQB	AVX	SSE2	
PCMPEQD VPCMPEQD	AVX	SSE2	
PCMPEQQ VPCMPEQQ	AVX	SSE4.1	
PCMPEQW VPCMPEQW	AVX	SSE2	
PCMPGTB VPCMPGTB	AVX	SSE2	
PCMPGTD VPCMPGTD	AVX	SSE2	
PCMPGTQ VPCMPGTQ	AVX	SSE4.2	
PCMPGTW VPCMPGTW	AVX	SSE2	
PCMPISTRI VPCMPISTRI	AVX	SSE4.2	
PCMPISTRM VPCMPISTRM	AVX	SSE4.2	
PHADDD VPHADDD	AVX	SSSE3	
PHADDSW VPHADDSW	AVX	SSSE3	
PHADDW VPHADDW	AVX	SSSE3	
PHSUBD VPHSUBD	AVX	SSSE3	
PHSUBW VPHSUBW	AVX	SSSE3	
PHSUBSW VPHSUBSW	AVX	SSSE3	
PMADDUBSW VPMADDUBSW	AVX	SSSE3	
PMADDWD VPMADDWD	AVX	SSE2	
PMAXSB VPMAXSB	AVX	SSE4.1	

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type		
PMAXSD VPMAXSD	AVX	SSE4.1		
PMAXSW VPMAXSW	AVX	SSE		
PMAXUB VPMAXUB	AVX	SSE		
PMAXUD VPMAXUD	AVX	SSE4.1		
PMAXUW VPMAXUW	AVX	SSE4.1		
PMINSB VPMINSB	AVX	SSE4.1		
PMINSD VPMINSD	AVX	SSE4.1		
PMINSW VPMINSW	AVX	SSE		
PMINUB VPMINUB	AVX	SSE		
PMINUD VPMINUD	AVX	SSE4.1		
PMINUW VPMINUW	AVX	SSE4.1		
PMULDQ VPMULDQ	AVX	SSE4.1		
PMULHRSW VPMULHRSW	AVX	SSSE3		
PMULHUW VPMULHUW	AVX	SSE2		
PMULHW VPMULHW	AVX	SSE2		
PMULLD VPMULLD	AVX	SSE4.1		
PMULLW VPMULLW	AVX	SSE2		
PMULUDQ VPMULUDQ	AVX	SSE2		
POR VPOR	AVX	SSE2		
PSADBW VPSADBW	AVX	SSE		
PSHUFB VPSHUFB	AVX	SSSE3		
PSIGNB VPSIGNB	AVX	SSSE3		
PSIGND VPSIGND	AVX	SSSE3		
PSIGNW VPSIGNW	AVX	SSSE3		
PSUBB VPSUBB	AVX	SSE2		
PSUBD VPSUBD	AVX	SSE2		
PSUBQ VPSUBQ	AVX	SSE2		
PSUBSB VPSUBSB	AVX	SSE2		
PSUBSW VPSUBSW	AVX	SSE2		
PSUBUSB VPSUBUSB	AVX	SSE2		
PSUBUSW VPSUBUSW	AVX	SSE2		
PSUBW VPSUBW	AVX	SSE2		
PUNPCKHBW VPUNPCKHBW	AVX	SSE2		
PUNPCKHDQ VPUNPCKHDQ	AVX	SSE2		
PUNPCKHQDQ VPUNPCKHQDQ	AVX	SSE2		
PUNPCKHWD VPUNPCKHWD	AVX	SSE2		
PUNPCKLBW VPUNPCKLBW	AVX	SSE2		
PUNPCKLDQ VPUNPCKLDQ	AVX	SSE2		
PUNPCKLQDQ VPUNPCKLQDQ	AVX	SSE2		
PUNPCKLWD VPUNPCKLWD	AVX	SSE2		
PXOR VPXOR	AVX	SSE2		

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type	
Class 4C — AVX, SSE, 16/32-byte nonaligned, VEX.vvvv != '	1111b		
LDDQU VLDDQU	AVX	SSE3	
MOVSHDUP VMOVSHDUP	AVX	SSE3	
MOVSLDUP VMOVSLDUP	AVX	SSE3	
PSHUFD VPSHUFD	AVX	SSE2	
PSHUFHW VPSHUFHW	AVX	SSE2	
PSHUFLW VPSHUFLW	AVX	SSE2	
PTEST VPTEST	AVX	SSE4.1	
RCPPS VRCPPS	AVX	SSE	
RSQRTPS VRSQRTPS	AVX	SSE	
Class 4C-1 — AVX, SSE, 16/32-byte nonaligned, write to RO	, VEX.vvvv != 1111	b	
MOVDQU VMOVDQU	AVX	SSE2	
MOVUPD VMOVUPD	AVX	SSE2	
MOVUPS VMOVUPS	AVX	SSE	
Class 4D — AVX, SSE, 16/32-byte nonaligned, VEX.vvvv != '	1111b, VEX.L = 1		
MASKMOVDQU VMASKMOVDQU	AVX	SSE2	
PABSB VPABSB	AVX	SSSE3	
PABSD VPABSD	AVX	SSSE3	
PABSW VPABSW	AVX	SSSE3	
PCMPESTRI VPCMPESTRI	AVX		
PCMPESTRM VPCMPESTRM	AVX	SSE4.2	
PHMINPOSUW VPHMINPOSUW	AVX	SSE4.1	
Class 4E — AVX, SSE, 16/32-byte nonaligned, VEX.W = 1, V	EX.L = 1		
PBLENDVB VPBLENDVB	AVX	SSE4.1	
Class 4F — AVX, SSE, 16/32-byte nonaligned, VEX.L = 1 (no	memory argumer	nt for SSE)	
PSLLD VPSLLD	AVX	SSE2	
PSLLQ VPSLLQ	AVX	SSE2	
PSLLW VPSLLW	AVX	SSE2	
PSRAD VPSRAD	AVX	SSE2	
PSRAW VPSRAW	AVX	SSE2	
PSRLD VPSRLD	AVX	SSE2	
PSRLQ VPSRLQ	AVX	SSE2	
PSRLW VPSRLW	AVX	SSE2	
Class 4G — AVX, SSE, 16/32-byte nonaligned, VEX.W = 1, V	EX.vvvv != 1111b		
VTESTPD	AVX	_	
VTESTPS	AVX	_	
Class 5 — AVX, SSE, <16-byte			
RCPSS VRCPSS	AVX	SSE	
RSQRTSS VRSQRTSS	AVX	SSE	

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type				
Class 5A — AVX, SSE, <16-byte, VEX.L = 1						
INSERTPS VINSERTPS	AVX	SSE4.1				
PMOVZXBD VPMOVZXBD	AVX	SSE4.1				
PMOVZXBQ VPMOVZXBQ	AVX	SSE4.1				
PMOVZXBW VPMOVZXBW	AVX	SSE4.1				
PMOVZXDQ VPMOVZXDQ	AVX	SSE4.1				
PMOVZXWD VPMOVZXWD	AVX	SSE4.1				
PMOVZXWQ VPMOVZXWQ	AVX	SSE4.1				
Class 5B — AVX, SSE, <16-byte, VEX.vvvv != 1111b						
CVTDQ2PD VCVTDQ2PD	AVX	SSE2				
MOVDDUP VMOVDDUP	AVX	SSE3				
Class 5C — AVX, SSE, <16-byte, VEX.vvvv != 1111b, VEX.L	= 1					
PINSRB VPINSRB	AVX	SSE4.1				
PINSRD VPINSRD	AVX	SSE4.1				
PINSRQ VPINSRQ	AVX	SSE4.1				
PINSRW VPINSRW	AVX	SSE				
PMOVSXBD VPMOVSXBD	AVX	SSE4.1				
PMOVSXBQ VPMOVSXBQ	AVX	SSE4.1				
PMOVSXBW VPMOVSXBW	AVX	SSE4.1				
PMOVSXDQ VPMOVSXDQ	AVX	SSE4.1				
PMOVSXWD VPMOVSXWD	AVX	SSE4.1				
PMOVSXWQ VPMOVSXWQ	AVX	SSE4.1				
Class 5C-1 — AVX, SSE, <16-byte, write to RO, VEX.vvvv !=	= 1111b, VEX.L = 1					
EXTRACTPS VEXTRACTPS	AVX	SSE4.1				
MOVD VMOVD	AVX	SSE2				
MOVQ VMOVQ	AVX	SSE2				
PEXTRB VPEXTRB	AVX	SSE4.1				
PEXTRD VPEXTRD	AVX	SSE4.1				
PEXTRQ VPEXTRQ	AVX	SSE4.1				
PEXTRW VPEXTRW	AVX	SSE4.1				
Class 5D — AVX, SSE, <16-byte, write to RO, VEX.vvvv != 1	1111b (variant)					
MOVSD VMOVSD	AVX	SSE2				
MOVSS VMOVSS	AVX	SSE				
Class 5E — AVX, SSE, <16-byte, write to RO, VEX.vvvv != 1	111b (variant), VEX	i.L = 1				
MOVHPD VMOVHPD	AVX	SSE2				
MOVHPS VMOVHPS	AVX	SSE				
MOVLPD VMOVLPD	AVX	SSE2				
MOVLPS VMOVLPS	AVX	SSE				
Class 6 — AVX, mixed memory argument ¹						
Class 6A — AVX, mixed memory argument, VEX.W = 1						
VBROADCASTSS	AVX					
15.13.150/10100	,,,,,					

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type				
Class 6A-1 — AVX, mixed memory argument, write to RO, VEX.W = 1						
VMASKMOVPD	AVX	_				
VMASKMOVPS	AVX	_				
Class 6B — AVX, mixed memory argument, VEX.W = 1, VEX.L=0						
VINSERTF128	AVX	_				
VPERM2F128	AVX	_				
Class 6B-1 — AVX, mixed memory argument, write to RO, V	EX.W = 1, VEX.L=	0				
VEXTRACTF128	AVX	_				
Class 6C — AVX, mixed memory argument, VEX.W = 1, VEX	.vvvv != 1111b, VE	X.L=0				
VBROADCASTSD	AVX	_				
VBROADCASTF128	AVX	_				
Class 6D — AVX, mixed memory argument, VEX.W = 1, VEX	.vvvv != 1111b					
VBROADCASTSS	AVX	_				
Class 6E — AVX, mixed memory argument, VEX.W = 1, VEX	.vvvv != 1111b (va	riant)				
VPERMILPD	AVX	_				
VPERMILPS	AVX	_				
Class 7 — AVX, SSE, no memory argument ¹						
Class 7A — AVX, SSE, no memory argument, VEX.L = 1						
MOVHLPS VMOVHLPS	AVX	SSE				
MOVLHPS VMOVLHPS	AVX	SSE				
PSLLDQ VPSLLDQ	AVX	SSE2				
PSRLDQ VPSRLDQ	AVX	SSE2				
Class 7B — AVX, SSE, no memory argument, VEX.vvvv != 1	111b					
MOVMSKPD VMOVMSKPD	AVX	SSE2				
MOVMSKPS VMOVMSKPS	AVX	SSE				
Class 7C — AVX, SSE, no memory argument, VEX.vvvv != 1	111b, VEX.L = 1					
PMOVMSKB VPMOVMSKB	AVX	SSE2				
Class 8 — AVX, no memory argument, VEX.W = 1, VEX.vvvv	/!= 1111b					
VZEROALL	AVX	_				
VZEROUPPER	AVX					
Class 9 — SSE, AVX, 4-byte argument, write to RO, VEX.vvv	vv!= 1111b, VEX.L	= 1				
STMXCSR VSTMXCSR	AVX	SSE				
Class 9A — SSE, AVX, 4-byte argument, reserved MBZ=1 wr	ite, VEX.vvvv != 1	111b, VEX.L = 1				
LDMXCSR VLDMXCSR	AVX	SSE				

Table 2-1. Instructions By Exception Class (continued)

Class 10 — XOP Base VPCMOV VPCOMB VPCOMD VPCOMQ	XOP XOP XOP	
VPCOMB VPCOMD	XOP XOP XOP	
VPCOMD	XOP XOP	
	XOP	
VPCOMQ		
		_
VPCOMUB	XOP	_
VPCOMUD	XOP	_
VPCOMUQ	XOP	_
VPCOMUW	XOP	_
VPCOMW	XOP	_
VPERMIL2PS	XOP	_
VPERMIL2PD	XOP	_
Class 10A — XOP Base, XOP.L = 1		
VPPERM	XOP	_
VPSHAB	XOP	_
VPSHAD	XOP	_
VPSHAQ	XOP	_
VPSHAW	XOP	_
VPSHLB	XOP	_
VPSHLD	XOP	_
VPSHLQ	XOP	_
VPSHLW	XOP	_
Class 10B — XOP Base, XOP.W = 1, XOP.L = 1		
VPMACSDD	XOP	_
VPMACSDQH	XOP	_
VPMACSDQL	XOP	
VPMACSSDD	XOP	_
VPMACSSDQH	XOP	_
VPMACSSDQL	XOP	_
VPMACSSWD	XOP	_
VPMACSSWW	XOP	_
VPMACSWD	XOP	
VPMACSWW	XOP	_
VPMADCSSWD	XOP	_
VPMADCSWD	XOP	_
Class 10C — XOP Base, XOP.W = 1, XOP.vvvv != 1111b, X	OP.L = 1	
VPHADDBD	XOP	_
VPHADDBQ	XOP	_
VPHADDBW	XOP	_
VPHADDD	XOP	
VPHADDDQ	XOP	
VPHADDUBD	XOP	

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type				
VPHADDUBQ	XOP	_				
VPHADDUBW	XOP	_				
VPHADDUDQ	XOP	_				
VPHADDUWD	XOP	_				
VPHADDUWQ	XOP	_				
VPHADDWD	XOP	_				
VPHADDWQ	XOP	_				
VPHSUBBW	XOP	_				
VPHSUBDQ	XOP	_				
VPHSUBWD	XOP	_				
Class 10D — XOP Base, XOP.W = 1, XOP.vvvv != 1111b, SIMI	D 110011					
VFRCZPD	XOP	_				
VFRCZPS	XOP	_				
VFRCZSD	XOP	_				
VFRCZSS	XOP	_				
Class 10E — XOP Base, XOP.vvvv != 1111b (variant), XOP.L = 1						
VPROTB	XOP	_				
VPROTD	XOP	_				
VPROTQ	XOP	_				
VPROTW	XOP	_				
Class 11						
F16C/CVT16 instructions						
Class 12 — FMA4, 16/32-byte nonaligned, SIMD 111011						
VFMADDPD	FMA4	_				
VFMADDPS	FMA4	1				
VFMADDSUBPD	FMA4	_				
VFMADDSUBPS	FMA4					
VFMSUBADDPD	FMA4	_				
VFMSUBADDPS	FMA4	_				
VFMSUBPD	FMA4					
VFMSUBPS	FMA4					
VFNMADDPD	FMA4					
VFNMADDPS	FMA4	_				
VFNMSUBPD	FMA4					
VFNMSUBPS	FMA4					

Table 2-1. Instructions By Exception Class (continued)

Mnemonic	Extended Type	Legacy Type					
Class 13 — FMA4, <16-byte, SIMD 111011							
VFMADDSD	FMA4	_					
VFMADDSS	FMA4	_					
VFMSUBSD	FMA4	_					
VFMSUBSS	FMA4	_					
VFNMADDSD	FMA4	_					
VFNMADDSS	FMA4	_					
VFNMSUBSD	FMA4	_					
VFNMSUBSS	FMA4	_					
Unique Cases							
XGETBV	_	_					
XRSTOR	_	_					
XSAVE	_	_					
XSAVEOPT	_	_					
XSETBV	_	_					

^{1.} This base class does not apply to any instruction. It is shown for reference only.

Class 1 — AVX, SSE, 16/32-byte aligned, write to RO, VEX.vvvv != 1111b

Eveention	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
	S	S	S	Memory operand not aligned on 16-byte boundary while MXCSR.MM = 0.	
General protection, #GP	S	S	Х	Write to a read-only data segment.	
General protection, #Gr			Α	VEX256: Memory operand not 32-byte aligned.	
			^	VEX128: Memory operand not 16-byte aligned.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 1A — AVX, SSE, 16/32-byte aligned, write to RO, VEX.vvvv != 1111b, VEX.L = 1

Eveention	Mode)	Cause of Expension	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	VEX.vvvv ! = 1111b.	
			Α	VEX.L field = 1.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Х	Lock prefix (F0h) preceding opcode.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.	
General protection, #GP	S	Ø	Х	Write to a read-only data segment.	
Contral protection, #OI		А		VEX256: Memory operand not 32-byte aligned.	
				VEX128: Memory operand not 16-byte aligned.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Χ	Instruction execution caused a page fault.	

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2 — AVX, SSE, 16/32-byte nonaligned, SIMD 111111

Evecution	Mode			Once of French land	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
mvana opodao, nob			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.	
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.	
Device not available, #NM	S	S	Х	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
General protection, #GP	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.	
SIMD Floating-Point Exceptions					
Invalid aparation IE	S	S	Х	A source operand was an SNaN value.	
Invalid operation, IE	S	S	Х	Undefined operation.	
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.	
Division by zero, ZE	S	S	Х	Division of finite dividend by zero-value divisor.	
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.	
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.	
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.	

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2-1 — AVX, SSE, 16/32-byte nonaligned, SIMD 111011

Mode			Occupant Franchism		
Real	Virt	Prot	Cause of Exception		
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
Α	Α		AVX instructions are only recognized in protected mode.		
S	S	S	CR0.EM = 1.		
S	S	S	CR4.OSFXSR = 0.		
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
		Α	XfeatureEnabledMask[2:1]! = 11b.		
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
S	S	Χ	Lock prefix (F0h) preceding opcode.		
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
S	S	Χ	CR0.TS = 1.		
S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
S	S	Х	Memory address exceeding data segment limit or non-canonical.		
S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.		
		Х	Null data segment used to reference memory.		
	S	Χ	Instruction execution caused a page fault.		
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions					
S	S	Х	A source operand was an SNaN value.		
S	S	Х	Undefined operation.		
S	S	Χ	A source operand was a denormal value.		
S	S	Х	Rounded result too large to fit into the format of the destination operand.		
S	S	Х	Rounded result too small to fit into the format of the destination operand.		
S	S	Х	A result could not be represented exactly in the destination format.		
	Real	Real Virt X X A A S S	Real Virt Prot X X X A A S S S S S S S S S X S S		

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 2-2 — AVX, SSE, 16/32-byte nonaligned, SIMD 000011

Fyeonties	Mode			Ones of Essentian	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Α	Α		AVX instructions are only recognized in protected mode.	
	S	S	S	CR0.EM = 1.	
	S	S	S	CR4.OSFXSR = 0.	
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
mvalia opoode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.	
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.	
	S	S	Χ	Lock prefix (F0h) preceding opcode.	
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.	
Device not available, #NM	S	S	Χ	CR0.TS = 1.	
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.	
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.	
	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.	
			Х	Null data segment used to reference memory.	
Page fault, #PF		S	Х	Instruction execution caused a page fault.	
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.	
SIMD Floating-Point Exceptions					
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.	
	S	S	Χ	Undefined operation.	
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.	

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2-3 — AVX, SSE, 16/32-byte nonaligned, SIMD 100001

Mode			Occase of Economics		
Real	Virt	Prot	Cause of Exception		
Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
Α	Α		AVX instructions are only recognized in protected mode.		
S	S	S	CR0.EM = 1.		
S	S	S	CR4.OSFXSR = 0.		
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
		Α	XfeatureEnabledMask[2:1]! = 11b.		
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
S	S	Χ	Lock prefix (F0h) preceding opcode.		
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
S	S	Х	CR0.TS = 1.		
S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
S	S	Х	Memory address exceeding data segment limit or non-canonical.		
S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.		
		Х	Null data segment used to reference memory.		
	S	Х	Instruction execution caused a page fault.		
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions					
S	S	Х	A source operand was an SNaN value.		
S	S	Х	Undefined operation.		
S	S	Х	A result could not be represented exactly in the destination format.		
	X A S S S S S S S S S S S	Real Virt X X A A S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S	Real Virt Prot X X X A A S S S S S S S A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S		

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2A — AVX, SSE, 16/32-byte nonaligned, SIMD 111111, VEX.L = 1

Fusantian	Mode			Once of Forest land		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.		
			Α	VEX.L = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Χ	Lock prefix (F0h) preceding opcode.		
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
Device not available, #NM	S	S	Χ	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions						
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.		
	S	S	Χ	Undefined operation.		
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.		
Division by zero, ZE	S	S	Х	Division of finite dividend by zero-value divisor.		
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.		
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.		
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.		

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2A-1 — AVX, SSE, 16/32-byte nonaligned, SIMD 111011, VEX.L = 1

Fuscution	Mode			Occupant Franchism		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1] ! = 11b.		
			Α	VEX.L = 1.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Χ	Lock prefix (F0h) preceding opcode.		
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.		
	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions						
Invalid approxima IE	S	S	Χ	A source operand was an SNaN value.		
Invalid operation, IE	S	S	Х	Undefined operation.		
Denormalized operand, DE	S	S	Χ	A source operand was a denormal value.		
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.		
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.		
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.		
V AVV and CCT avaantia				·		

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2B — AVX, SSE, 16/32-byte nonaligned, SIMD 111111, VEX.vvvv != 1111b

Mode			Once of Forest land			
Real	Virt	Prot	Cause of Exception			
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
Α	Α		AVX instructions are only recognized in protected mode.			
S	S	S	CR0.EM = 1.			
S	S	S	CR4.OSFXSR = 0.			
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
		Α	XfeatureEnabledMask[2:1]! = 11b			
		Α	VEX.vvvv! = 1111b.			
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
S	S	Х	Lock prefix (F0h) preceding opcode.			
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.			
S	S	Χ	CR0.TS = 1.			
S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
S	S	Х	Memory address exceeding data segment limit or non-canonical.			
S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.			
		Х	Null data segment used to reference memory.			
	S	Х	Instruction execution caused a page fault.			
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.			
SIMD Floating-Point Exceptions						
S	S	Χ	A source operand was an SNaN value.			
S	S	Χ	Undefined operation.			
S	S	Χ	A source operand was a denormal value.			
S	S	Х	Division of finite dividend by zero-value divisor.			
S	S	Х	Rounded result too large to fit into the format of the destination operand.			
S	S	Х	Rounded result too small to fit into the format of the destination operand.			
S	S	Х	A result could not be represented exactly in the destination format.			
	Real X A S S S S S S S S S S S S S S S S S S	Real Virt X X A A S S	Real Virt Prot X X X A A A S S S S S S A A A A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S			

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2B-1 — AVX, SSE, 16/32-byte nonaligned, SIMD 100000, VEX.vvvv != 1111b

Eveention		Mode)	Ones of Fernandian		
Exception	Real	Virt	Prot	Cause of Exception		
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
	S	S	S	CR4.OSFXSR = 0.		
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b		
			Α	VEX.vvvv! = 1111b.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
Device not available, #NM	S	S	Χ	CR0.TS = 1.		
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
	S	S	Х	Memory address exceeding data segment limit or non-canonical.		
General protection, #GP	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Х	Instruction execution caused a page fault.		
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
			SIMI	D Floating-Point Exceptions		
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.		
Y AVY and SSE exception						

X — AVX and SSE exception

A — AVX exception S — SSE exception

Class 2B-2 — AVX, SSE, 16/32-byte nonaligned, SIMD 100001, VEX.vvvv != 1111b

Franting		Mode)	Occupant Franchisco
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.
invalid operation, ic	S	S	Χ	Undefined operation.
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.
V AVV and SSE avacation			_ ^	7. 1993k 33 ala 115t 30 Topi 000 ilitoù 00aoky ili tilo dookii ation 10 ilitot.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 2B-3 — AVX, SSE, 16/32-byte nonaligned, SIMD 111011, VEX.vvvv != 1111b

Franting	Mode			Occupant Formation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, ic	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 2B-4 — AVX, SSE, 16/32-byte nonaligned, SIMD 100011, VEX.vvvv != 1111b

Fusantian		Mode)	0 (5)
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Memory operand not aligned on16-byte boundary while MXCSR.MM = 0.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.
V AVV and SSE avacatio			l	

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3 — AVX, SSE, <16-byte, SIMD

Eveentien	Mode			Ones of Essentian
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, iE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Division by zero, ZE	S	S	Х	Division of finite dividend by zero-value divisor.
Overflow, OE	S	S	Χ	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3-1 — AVX, SSE, <16-byte, SIMD 111011

Evecution		Mode)	Course of Everentian
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, iE	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Overflow, OE	S	S	Х	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 3-2 — AVX, SSE, <16-byte, SIMD 000011

Fyeentien	Mode			Ones of Essentian
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mvalia opoode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Χ	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid aparation IE	S	S	Х	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3-3 — AVX, SSE, <16-byte, SIMD 100000

Mode			Ones of Essentian		
Real	Virt	Prot	Cause of Exception		
Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.		
Α	Α		AVX instructions are only recognized in protected mode.		
S	S	S	CR0.EM = 1.		
S	S	S	CR4.OSFXSR = 0.		
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
		Α	XfeatureEnabledMask[2:1]! = 11b.		
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
S	S	Χ	Lock prefix (F0h) preceding opcode.		
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.		
S	S	Х	CR0.TS = 1.		
S	S	Х	Memory address exceeding stack segment limit or non-canonical.		
S	S	Х	Memory address exceeding data segment limit or non-canonical.		
		Х	Null data segment used to reference memory.		
	S	Χ	Instruction execution caused a page fault.		
	S	Х	Unaligned memory reference with alignment checking enabled.		
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.		
SIMD Floating-Point Exceptions					
S	S	Х	A result could not be represented exactly in the destination format.		
	Real X A S S S S S S S S S S S S	Real Virt X X A A S S S S S S S S S S S S S S S S S S S S	Real Virt Prot X X X A A S S S S S S S A A A A A A S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X S S X		

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3-4 — AVX, SSE, <16-byte, SIMD 100001

Mode		7	Ocuse of Europetica
Real	Virt	Prot	Cause of Exception
Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Α	Α		AVX instructions are only recognized in protected mode.
S	S	S	CR0.EM = 1.
S	S	S	CR4.OSFXSR = 0.
		Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
		Α	XfeatureEnabledMask[2:1]! = 11b.
		Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
S	S	Χ	Lock prefix (F0h) preceding opcode.
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
S	S	Х	CR0.TS = 1.
S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
S	S	Х	Memory address exceeding data segment limit or non-canonical.
		Х	Null data segment used to reference memory.
	S	Х	Instruction execution caused a page fault.
	S	Х	Unaligned memory reference with alignment checking enabled.
S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
		SIMI	D Floating-Point Exceptions
S	S	Х	A source operand was an SNaN value.
S	S	Х	Undefined operation.
S	S	Х	A result could not be represented exactly in the destination format.
	X	X X A A A S S S S S S S S S S S S S S S	X

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3-5 — AVX, SSE, <16-byte, SIMD 100011

Evention		Mode)	Ones of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
mivana opodao, moz			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.
invalid operation, in	S	S	Х	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.
V AVV and SSE exception	<u></u>		•	

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3A — AVX, SSE, <16-byte, SIMD 111111, VEX.vvvv != 1111b

F		Mode)	0 (5)
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Involid aparation IE	S	S	Χ	A source operand was an SNaN value.
Invalid operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
Division by zero, ZE	S	S	Х	Division of finite dividend by zero-value divisor.
Overflow, OE	S	S	Χ	Rounded result too large to fit into the format of the destination operand.
Underflow, UE	S	S	Х	Rounded result too small to fit into the format of the destination operand.
Precision, PE	S	S	Х	A result could not be represented exactly in the destination format.
Y AVY and SSE excention	<u></u>			·

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 3A-1 — AVX, SSE, <16-byte, SIMD 000011, VEX.vvvv != 1111b

Freentier		Mode)	Occupa of Economics
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Χ	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE	S	S	Χ	A source operand was an SNaN value.
invalid Operation, IE	S	S	Χ	Undefined operation.
Denormalized operand, DE	S	S	Х	A source operand was a denormal value.
V AVV and CCT avacatio		•	•	·

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 3A-2 — AVX, SSE, <16-byte, SIMD 100001, VEX.vvvv != 1111b

Fugantian		Mode)	Occupant Franchisco			
Exception	Real	Virt	Prot	Cause of Exception			
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.			
	Α	Α		AVX instructions are only recognized in protected mode.			
	S	S	S	CR0.EM = 1.			
	S	S	S	CR4.OSFXSR = 0.			
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].			
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.			
			Α	VEX.vvvv ! = 1111b.			
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.			
	S	S	Х	Lock prefix (F0h) preceding opcode.			
	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.			
Device not available, #NM	S	S	Χ	CR0.TS = 1.			
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.			
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.			
General protection, #GF			Х	Null data segment used to reference memory.			
Page fault, #PF		S	Х	Instruction execution caused a page fault.			
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.			
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.			
	SIMD Floating-Point Exceptions						
Invalid operation, IE	S	S	Х	A source operand was an SNaN value.			
invalid Operation, ic	S	S	Х	Undefined operation.			
Precision, PE	S	S	Χ	A result could not be represented exactly in the destination format.			

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 4 — AVX, SSE, 16/32-byte nonaligned

Evention		Mode		Cause of Evention		
Exception	Real	Virt	Prot	Cause of Exception		
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.		
	Α	Α		AVX instructions are only recognized in protected mode.		
	S	S	S	CR0.EM = 1.		
Involid appede #LID	S	S	S	CR4.OSFXSR = 0.		
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].		
			Α	XFEATURE_ENABLED_MASK[2:1]! = 11b.		
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.		
	S	S	Х	Lock prefix (F0h) preceding opcode.		
Device not available, #NM	S	S	Х	CR0.TS = 1.		
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.		
General protection, #GP	S	S	Χ	Memory address exceeding data segment limit or non-canonical.		
			Х	Null data segment used to reference memory.		
Page fault, #PF		S	Χ	Instruction execution caused a page fault.		
V AlWard CCF avanting						

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 4A — AVX, SSE, 16/32-byte nonaligned, VEX.W = 1

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

Class 4B — AVX, SSE, 16/32-byte nonaligned, VEX.L = 1

Eveention	Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

Class 4C — AVX, SSE, 16/32-byte nonaligned, VEX.vvvv != 1111b

Fyeentien		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
		S		· ·

X — AVX and SSE exception

A — AVX exception S — SSE exception

Class 4C-1 — AVX, SSE, 16/32-byte nonaligned, write to RO, VEX.vvvv != 1111b

Eveention		Mode		Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

Class 4D — AVX, SSE, 16/32-byte nonaligned, VEX.vvvv != 1111b, VEX.L = 1

Evention		Mode)	Course of Eventualism
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Χ	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 4E — AVX, SSE, 16/32-byte nonaligned, VEX.W = 1, VEX.L = 1

Eveention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.

X — AVX and SSE exception

A — AVX exception S — SSE exception

Class 4F — AVX, SSE, 16/32-byte nonaligned, VEX.L = 1 (no memory argument for

Eveention		Mode		Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.
			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 4G — AVX, 16/32-byte nonaligned, VEX.W = 1, VEX.vvvv != 1111b

Eveention		Mode		Cause of Exception
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		AVX instructions are only recognized in protected mode.
	Х	Χ	Х	CR0.EM = 1.
	Х	Χ	Х	CR4.OSFXSR = 0.
Involid appeds #LID			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	VEX.W = 1.
			Х	VEX.vvvv! = 1111b.
			Х	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	Х	Χ	Х	CR0.TS = 1.
Stack, #SS	Х	Χ	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	Х	Χ	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		Χ	Х	Instruction execution caused a page fault.
X — AVX exception				

Class 5 — AVX, SSE, <16-byte

Eveention	Mode			Course of Europetica
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid appeads #LID	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 5A — AVX, SSE, <16-byte, VEX.L = 1

Evention		Mode)	Course of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Χ	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Χ	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 5B — AVX, SSE, <16-byte, VEX.vvvv != 1111b

Eveention		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 5C — AVX, SSE, <16-byte, VEX.vvvv != 1111b, VEX.L = 1

Evention	Mode			Course of Europation
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 5C-1 — AVX, SSE, <16-byte, write to RO, VEX.vvvv != 1111b, VEX.L = 1

Eveention	Mode			Course of Europation
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid appeads #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 5D — AVX, SSE, <16-byte, write to RO, VEX.vvvv != 1111b (variant)

Eveention		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv! = 1111b (for memory destination enoding only).
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Χ	Write to a read-only data segment.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 5E — AVX, SSE, <16-byte, write to RO, VEX.vvvv != 1111b (variant), VEX.L = 1

Eveention	Mode			Course of Europation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
ilivalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b (for memory destination encoding only).
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	S	S	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
			Х	Null data segment used to reference memory.
Page fault, #PF		S	Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 6 — AVX, mixed memory argument

Evention		Mode)	Course of Europation
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1] ! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection #GP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC		_	Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.				

Class 6A — AVX, mixed memory argument, VEX.W = 1

Evention		Mode)	Course of Fuscantian
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.	•		•	

Class 6A-1 — AVX, mixed memory argument, write to RO, VEX.W = 1

Evention		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.W = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
	S	S	Х	Write to a read-only data segment.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.	•		•	

Class 6B — AVX, mixed memory argument, VEX.W = 1, VEX.L = 0

Evention		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid appede #LID			Α	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Α	VEX.W = 1.
			Α	VEX.L = 0.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.		1		

Class 6B-1 — AVX, mixed memory argument, write to RO, VEX.W = 1, VEX.L = 0

Evantion		Mode	;	Cause of Exception
Exception	Real	Virt	Prot	
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1] ! = 11b.
Invalid opcode, #OD			Α	VEX.W = 1.
			Α	VEX.L = 0.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Write to a read-only data segment.
			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.			•	

Class 6C — AVX, mixed memory argument, VEX.W = 1, VEX.L = 0

Evecution		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Α	VEX.W = 1.
			Α	VEX.vvvv! = 1111b.
			Α	VEX.L = 0.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Consular restantian #CD			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.				

Class 6D — AVX, mixed memory argument, VEX.W = 1, VEX.vvvv != 1111b

Evention	Mode			Ones of Franction
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid appede #LID			Α	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Α	VEX.W = 1.
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.			•	

Class 6E — AVX, mixed memory argument, VEX.W = 1, VEX.vvvv != 1111b (variant)

Evention		Mode)	Ones of Freentier
Exception	Real	Virt	Prot	Cause of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
invalid opcode, #OD			Α	VEX.W = 1.
			Α	VEX.vvvv! = 1111b (for versions with immediate byte operand only).
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
Stack, #SS			Α	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Α	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Α	Null data segment used to reference memory.
Page fault, #PF			Α	Instruction execution caused a page fault.
Alignment check, #AC			Α	4 or 8-byte unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
A — AVX exception.			•	

Class 7 — AVX, SSE, no memory argument

Exception	Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Х	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 7A — AVX, SSE, no memory argument, VEX.L = 1

Eveention	Mode			Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Х	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 7B — AVX, SSE, no memory argument, VEX.vvvv != 1111b

Exception		Mode)	Cause of Exception
	Real	Virt	Prot	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid opcode, #UD			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.

X — AVX and SSE exception A — AVX exception S — SSE exception

Class 7C — AVX, SSE, no memory argument, VEX.vvvv != 1111b, VEX.L = 1

Exception	Mode			Course of Europation
	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
	S	S	S	CR0.EM = 1.
	S	S	S	CR4.OSFXSR = 0.
Invalid appeads #LID			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv field! = 1111b.
			Α	VEX.L field = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Х	Χ	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Χ	CR0.TS = 1.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 8 — AVX, no memory argument, VEX.vvvv != 1111b, VEX.W = 1

Exception		Mode		Cause of Exception
Exception	Real	Virt	Prot	Oduse of Exception
			Α	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Α	XfeatureEnabledMask[2:1]! = 11b.
invalid opcode, #OD			Α	VEX.W = 1.
			Α	VEX.vvvv! = 1111b.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
			Α	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Α	CR0.TS = 1.
A — AVX exception.				

Class 9 — AVX, 4-byte argument, write to RO, vex.vvvv != 1111b, VEX.L = 1

Eveention	Mode			Course of Europation
Exception	Real	Virt	Prot	Cause of Exception
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	Х	Write to a read-only data segment.
	S	S	S	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 9A — AVX, 4-byte argument, reserved MBZ = 1, vex.vvvv != 1111b, VEX.L = 1

Exception		Mode	;	Cause of Evention
Lxception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Α	Α		AVX instructions are only recognized in protected mode.
			Α	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
	S	S	S	CR0.EM = 1.
Invalid opcode, #UD	S	S	S	CR4.OSFXSR = 0.
invalid opcode, #OD			Α	XfeatureEnabledMask[2:1]! = 11b.
			Α	VEX.vvvv ! = 1111b.
			Α	VEX.L = 1.
			Α	REX, F2, F3, or 66 prefix preceding VEX prefix.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	S	S	Х	CR0.TS = 1.
Stack, #SS	S	S	Х	Memory address exceeding stack segment limit or non-canonical.
	S	S	Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP	S	S	S	Null data segment used to reference memory.
	S	S	Х	Attempt to load non-zero values into reserved MXCSR bits
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC		S	Х	Unaligned memory reference with alignment checking enabled.

X — AVX and SSE exception
A — AVX exception
S — SSE exception

Class 10 — XOP Base

Evention		Mode)	Course of Europetica
Exception	Real	Virt	Prot	Cause of Exception
			Х	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
Invalid opcode, #UD			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
invalid opcode, #OD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GF			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception				

Class 10A — XOP Base, XOP.L = 1

Evention	Mode			Course of Europation
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			Х	XfeatureEnabledMask[2:1]! = 11b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CB			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•			

Class 10B — XOP Base, XOP.W = 1, XOP.L = 1

Eveention		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Х	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Involid appeds #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Χ	XOP.W = 1.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Χ	Null data segment used to reference memory.
Page fault, #PF			Χ	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•			

Class 10C — XOP Base, XOP.W = 1, XOP.vvvv != 1111b, XOP.L = 1

Eveention		Mode)	Cause of Exception
Exception	Real	Virt	Prot	
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.W = 1.
			Α	XOP.vvvv! = 1111b.
			Х	XOP.L = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Х	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception	•		•	

Class 10D — XOP Base, SIMD 11011, XOP.vvvv != 1111b, XOP.W = 1

Franctica		Mode)	Osusa of Fusantian	
Exception Real Virt F		Prot	Cause of Exception		
			Χ	Instruction not supported, as indicated by CPUID feature identifier.	
	Χ	Х		XOP instructions are only recognized in protected mode.	
			Χ	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].	
			Χ	XfeatureEnabledMask[2:1]!=11b.	
Invalid opcode, #UD			Χ	XOP.W = 1.	
			Х	XOP.vvvv! = 1111b.	
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.	
			Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions below for details.	
Device not available, #NM			Х	CR0.TS = 1.	
Stack, #SS			Χ	Memory address exceeding stack segment limit or non-canonical.	
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.	
eneral protection, #GP			Х	Null data segment used to reference memory.	
Page fault, #PF			Х	Instruction execution caused a page fault.	
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.	
SIMD floating-point, #XF	S	S	Х	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.	
			SIMI	D Floating-Point Exceptions	
Invalid aparation IE			Х	A source operand was an SNaN value.	
Invalid operation, IE			Х	Undefined operation.	
Denormalized operand, DE			Χ	A source operand was a denormal value.	
Underflow, UE			Х	Rounded result too small to fit into the format of the destination operand.	
Precision, PE			Х	A result could not be represented exactly in the destination format.	
X — XOP exception					

Class 10E — XOP Base, XOP.vvvv != 1111b (variant), XOP.L = 1

Evention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
			Χ	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ		XOP instructions are only recognized in protected mode.
			Х	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid ancode #LID			Х	XfeatureEnabledMask[2:1]! = 11b.
Invalid opcode, #UD			Х	XOP.vvvv! = 1111b (for immediate operand variant only)
			Х	XOP.L field = 1.
			Х	REX, F2, F3, or 66 prefix preceding XOP prefix.
			Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM			Х	CR0.TS = 1.
Stack, #SS			Х	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			Χ	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			Х	Null data segment used to reference memory.
Page fault, #PF			Х	Instruction execution caused a page fault.
Alignment check, #AC			Х	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
X — XOP exception			•	

Class 11 — Reserved for future use

Class 12 — FMA4, 8/16-byte nonaligned, SIMD 111011

Fusantian	Mode			Occupa of Economics
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvalia opoode, #OD			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
Conoral protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Unaligned memory reference with alignment checking enabled and MXCSR.MM = 1.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid aparation IE			F	A source operand was an SNaN value.
Invalid operation, IE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

Class 13 — FMA4, <16-byte, SIMD 111011

F		Mode)	
Exception	Real	Virt	Prot	Cause of Exception
			F	Instruction not supported, as indicated by CPUID feature identifier.
	F	F		FMA4 instructions are only recognized in protected mode.
			F	CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE].
Invalid opcode, #UD			F	XfeatureEnabledMask[2:1]! = 11b.
mvana opodao, nob			F	REX, F2, F3, or 66 prefix preceding VEX prefix.
			F	Lock prefix (F0h) preceding opcode.
			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0, see SIMD Floating-Point Exceptions below for details.
Device not available, #NM			F	CR0.TS = 1.
Stack, #SS			F	Memory address exceeding stack segment limit or non-canonical.
Conord protection #CD			F	Memory address exceeding data segment limit or non-canonical.
General protection, #GP			F	Null data segment used to reference memory.
Page fault, #PF			F	Instruction execution caused a page fault.
Alignment check, #AC			F	Unaligned memory reference with alignment checking enabled.
SIMD floating-point, #XF			F	Unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1, see SIMD Floating-Point Exceptions below for details.
			SIMI	D Floating-Point Exceptions
Invalid operation, IE			F	A source operand was an SNaN value.
invalid operation, iE			F	Undefined operation.
Denormalized operand, DE			F	A source operand was a denormal value.
Overflow, OE			F	Rounded result too large to fit into the format of the destination operand.
Underflow, UE			F	Rounded result too small to fit into the format of the destination operand.
Precision, PE			F	A result could not be represented exactly in the destination format.
F — FMA4 exception				

XGETBV

Exceptions

Exception	Mode			Cause of Exception
	Real Virt F		Prot	Cause of Exception
Invalid opcode, #UD	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
General protection, #GP	Х	Χ	Х	ECX specifies a reserved or unimplemented XCR address.
X — exception generated				

XRSTOR

Exceptions

Eveention	l	Mode)	Cause of Evacation
Exception	Real	 X	Cause of Exception	
	Χ	Χ	Х	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	Χ	Χ	Х	CR4.OSFXSR = 0.
	Χ	Χ	Х	Lock prefix (F0h) preceding opcode.
Device not available, #NM	Χ	Χ	Х	CR0.TS = 1.
Stack, #SS	Х	Χ	Х	Memory address exceeding stack segment limit or non-canonical.
General protection, #GP	Χ	Χ	Х	Memory address exceeding data segment limit or non-canonical.
	Χ	Χ	Х	Null data segment used to reference memory.
	Х	Χ	Х	Memory operand not aligned on 64-byte boundary.
	Χ	Χ	Х	Any must be zero (MBZ) bits in the save area were set.
	Х	Χ	Х	Attempt to set reserved bits in MXCSR.
Page fault, #PF	Х	Χ	Х	Instruction execution caused a page fault.
X — exception generated				

XSAVE/XSAVEOPT

Eveention		Mode)	Cause of Evention
Exception	Real	Virt	Prot	Cause of Exception
	Х	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.
Invalid opcode, #UD	Х	Χ	Х	CR4.OSFXSR = 0.
	Χ	Χ	Χ	Lock prefix (F0h) preceding opcode.
Device not available, #NM	Х	Χ	Х	CR0.TS = 1.
Stack, #SS	Х	Χ	Х	Memory address exceeding stack segment limit or non-canonical.
Canaral protection #CD	Х	Χ	Χ	Memory address exceeding data segment limit or non-canonical.
	Х	Χ	Х	Null data segment used to reference memory.
General protection, #GP	Χ	Χ	Х	Memory operand not aligned on 64-byte boundary.
	Χ	Χ	Χ	Attempt to write read-only memory.
Page fault, #PF	Х	Χ	Х	Instruction execution caused a page fault.
X — exception generated	•		•	

XSETBV

Exceptions

Evention	Mode)	Cause of Exception	
Exception	Real	Virt	Prot	Cause of Exception	
	Χ	Χ	Χ	Instruction not supported, as indicated by CPUID feature identifier.	
Invalid opcode, #UD	Χ	Χ	Χ	CR4.OSFXSR = 0.	
	Х	Χ	Χ	Lock prefix (F0h) preceding opcode.	
	Х	Χ	Χ	CPL != 0.	
General protection, #GP	Χ	Χ	Χ	ECX specifies a reserved or unimplemented XCR address.	
	Χ	Χ	Χ	Any must be zero (MBZ) bits in the save area were set.	
	Х	Χ	Χ	Writing 0 to XCR0.	

X — exception generated

Note:

In virtual mode, only #UD for Instruction not supported and #GP for CPL != 0 are supported.



AMD64	Technol	loav
$\neg m \cup \neg$	166111101	OU V

26568—Rev. 3.13—September 2011

Index

Numeric	С
128-bit media instruction xxvii	clearxxviii
16-bit modexxvii	cleared xxviii
256-bit media instruction xxvii	CMPPD 79
32-bit modexxvii	CMPPS 82
64-bit media instructions xxvii	CMPSD 85
64-bit modexxvii	CMPSS
	COMISD
Α	COMISS
absolute displacement xxvii	commit xxviii
ADDPD	compatibility mode xxviii
ADDPS	Current privilege level (CPL) xxviii
Address space identifier xxviii	CVTDQ2PD
Address space identifier (ASID) xxviii	CVTDQ2PS 97
ADDSD	CVTPD2DQ
ADDSS	CVTPD2PS
ADDSUBPD	CVTPS2DQ 103
ADDSUBPS	CVTPS2PD
Advanced Encryption Standard (AES) xxviii, 9	CVTSD2SI
data structures 10	CVTSD2SS 110
decryption	CVTSI2SD
encryption	CVTSI2SS 114
Euclidean common divisor	CVTSS2SD
InvSbox	CVTSS2SI
operations	CVTTPD2DQ
AESDEC	CVTTPS2DQ 122
AESDECLAST 53	CVTTSD2SI
AESENC	CVTTSS2SI
AESENCLAST	D
AESIMC 59	_
AESKEYGENASSIST	Definitions xxvii
ANDNPD	direct referencing xxviii
ANDNPS 65	displacement xxviii
ANDPD 67	DIVPD
ANDPS	DIVPS
ASID xxviii	DIVSD
AVX xxviii	DIVSS
В	double quadword xxviii
В	doubleword xxviii
biased exponent xxviii	DPPD
BLENDPD71	DPPS 140
BLENDPS 73	E
BLENDVPD	-£54:
BLENDVPS77	effective address size
byte xxviii	effective operand size
	element xxix
	endian order xxxvii

exception xxix	mask	XXX
exponent xxviii	MASKMOVDQU	163
extended SSE xxix	MAXPD	165
extended-register prefix xxxii	MAXPS	167
EXTRQ 145	MAXSD	169
F	MAXSS	171
'	memory	XXX
flush xxix	MINPD	173
FMAxxix	MINPS	175
FMA4xxix	MINSD	177
four-operand instruction	MINSS	179
G	modes	
G	32-bit x	xvi
General notation xxvi	64-bit x	
Global descriptor table (GDT) xxix	compatibility xx	
Global interrupt flag (GIF) xxix	legacy	
H	long	
п	protected x	
HADDPD 147	real x virtual-8086 xx	
HADDPS 149	most significant bit	
HSUBPD 151	most significant byte	
HSUBPS, VHSUBPS	MOVAPD	
, I	MOVAPS	_
ı	MOVD	
IGN xxx	MOVDDUP	
immediate operands	MOVDQA	
indirect xxx	MOVDQU	
INSERTPS 155	MOVHLPS	
INSERTQ 157	MOVHEPS	
instructions		
AES xxviii	MOVHPS MOVLHPS	
Interrupt descriptor table (IDT) xxix		
Interrupt redirection bitmap (IRB) xxx		201 203
Interrupt stack table (IST) xxx		203
Interrupt vector table (IVT) xxx		203
1	MOVNTDQ	
L		
LDDQU 159	MOVNTDD	
LDMXCSR	MOVNTPD MOVNTPS	
least significant byte xxx	MOVNTSD	
least-significant bit xxx		
legacy mode xxx		219
legacy x86 xxx	MOVQ	
little endian xxxvii	MOVSIDUD	
Local descriptor table (LDT) xxx		225
long mode xxx		227
LSBxxx		229
lsb xxx		231
M		233
IVI		235
main memory xxxi		XXX
•	msb	(XX

26568—Rev. 3.13—September 2011

MULPD	237	PCMPGTD	309
MULPS	239	PCMPGTQ	311
MULSD	241	PCMPGTW	313
MULSS	243	PCMPISTRI	315
Must be zero (MBZ)	xxxi	PCMPISTRM	317
N		PEXTRB	319
N N		PEXTRD	321
Notation		PEXTRQ	323
conventions		PEXTRW	
register x	-	PHADDD	
0		PHADDSW	329
· ·		PHADDUBD	
octword		PHADDW	
offset	_	PHMINPOSUW	
operands		PHSUBD	
immediate		PHSUBSW	
ORPD	215	PHSUBW	
ORPS	2.45	Physical address extension (PAE)	
overflow		physical memory	
P		PINSRB	
r		PINSRD	
PABSB	2.40	PINSRQ	
PABSD	251	PINSRW	
PABSW	2 = 2	PMADDUBSW	
packed		PMADDWD	
PACKSSDW	255	PMAXSB	
PACKSSWB	257	PMAXSD	
		PMAXSW	
	261	PMAXUB	
	262	PMAXUD	
	2	PMAXUW	
	0.67	PMINSB	
	260	PMINSD	
	271	PMINSW	
PADDUSB	272	PMINUB	
PADDUSW	275	PMINUD	
PADDW	~==	PMINUW	
	270	PMOVMSKB	
PAND	201	PMOVSXBD	
	202	PMOVSXBQ	
	20.	PMOVSXBW	
	205	PMOVSXDQ	
	•	PMOVSXWD	
	201	PMOVSXWQ	
	202	•	
	20.5	PMOVZXBD	
	205	PMOVZXBQ	
	200	PMOVZXBW	
	201	PMOVZXDQ	
		PMOVZXWD	
	205	PMOVZXWQ	
	307	PMULDQ	403
1 CIVII O I D	301		

PMULHRSW	405	RCPSS	493
PMULHUW	407	Read as zero (RAZ)	. xxxii
PMULHW	409	real address mode. See real mode	
PMULLD	411	real mode	. xxxii
PMULLW	413	Register extension prefix (REX)	. xxxii
PMULUDQ	415	Register notation	xxxiv
POR		relative	. xxxii
probe	xxxii	Relative instruction pointer (RIP)	. xxxii
protected mode		reserved	. xxxii
PSADBW		revision history	
PSHUFB		RIP-relative addressing.	. xxxii
PSHUFD		Rip-relative addressing	. xxxii
PSHUFHW		ROUNDPD	
PSHUFLW		ROUNDSD	
PSIGNB, VPSIGNB		ROUNDSS	
PSIGND		ROUNDTPS	
PSIGNW		RSQRTPS 50	
PSLLD		RSQRTSS	,
PSLLDQ		-	007
PSLLQ		S	
PSLLW		SBZ	xxxii
PSRAD		scalar	
PSRAW		set	
PSRLD		SHUFPD	
PSRLDQ		SHUFPS, VSHUFPS	
PSRLQ		Single instruction multiple data (SIMD)	
PSRLW		SQRTPD	
PSUBB		SQRTPS	
PSUBD		SQRTSD	
		SQRTSS	
PSUBQ		SSE	
PSUBSB		SSE Instructions	XXXIII
PSUBSW		legacy	vvv
PSUBUSB		SSE instructions	AAA
PSUBUSW		AVX	vyviii
PSUBW		SSE1	
PTEST		SSE2	
PUNPCKHBW PUNPCKHDQ		SSE3	
		SSE4.1	
PUNPCKHQDQ		SSE4.2	
PUNPCKHWD		SSE4A	
PUNPCKLBW		SSSE3	
PUNPCKLDQ		sticky bit	
PUNPCKLQDQ		STMXCSR	
PUNPCKLWD		Streaming SIMD Extensions	
PXOR	489	string compare instructions	
Q		string comparison	
		SUBPD	
quadword	xxxii	SUBPS	
R		SUBSD	
RCPPS	491	SUBSS	332

Т		VCVTPS2PH	555
Tools state as surest (TCC)	:::	VCVTSD2SI	107
Task state segment (TSS)		VCVTSD2SS	110
Terminology xx		VCVTSI2SD	112
three-operand instruction		VCVTSI2SS	114
two-operand instruction	. 5	VCVTSS2SD	116
U		VCVTSS2SI	118
HCOMED	524	VCVTTPD2DQ	120
UCOMISD		VCVTTPS2DQ	122
UCOMISS		VCVTTSD2SI	124
underflowxx		VCVTTSS2SI	126
UNPCKHPD		VDIVPD	129
UNPCKHPS		VDIVPS	131
UNPCKLPD		VDIVSD	133
UNPCKLPS	544	VDIVSS	135
V		VDPPD	137
WADDDD	20	VDPPS	140
VADDPD		vector	xxxiv
VADDPS		VEX prefix	xxxiv
VADDSD		VEXTRACT128	559
VADDSUBPD		VFMADD132PD	561
VADDSUBPS		VFMADD132PS	564
VADSS		VFMADD132SD	567
VAESDEC		VFMADD132SS	570
VAESDECLAST		VFMADD213PD	561
VAESENC		VFMADD213PS	564
VAESIMC		VFMADD213SD	567
VAESKEYGENASSIST		VFMADD213SS	570
VANDNPD		VFMADD231PD	
VANDNPS		VFMADD231PS	
VANDPD		VFMADD231SD	
VANDPS		VFMADD231SS	
VBLENDPD		VFMADDPD	
VBLENDPS		VFMADDPS	
VBLENDVPD		VFMADDSS	
VBLENDVPS		VFMADDSUB132PD	
	548	VFMADDSUB132PS	
VBROADCASTSS	-	VFMADDSUB213PD	
VCMPPD		VFMADDSUB213PS	
VCMPPS		VFMADDSUB231PD	
VCMPSD	_	VFMADDSUB231PS	
VCMPSS		VFMADDSUBPD	
VCOMISD		VFMADDSUBPS	
VCOMISS	-	VFMSUB132PD	
VCVTDQ2PD		VFMSUB132PS	
VCVTDQ2PS		VFMSUB132SD	
VCVTPD2DQ		VFMSUB132SS	
VCVTPD2PS		VFMSUB213PD	
	552	VFMSUB213PS	
VCVTPS2DQ		VFMSUB213SD	
	105	VFMSUB213SS	594

VFMSUB231PD	585	VINSERTF128	629
VFMSUB231PS	588	VINSERTPS	
VFMSUB231SD	591	Virtual machine control block (VMCB) x	xxiv
VFMSUB231SS		Virtual machine monitor (VMM)x	
VFMSUBADD132PD		virtual-8086 modex	
VFMSUBADD132PS		VLDDQU	
VFMSUBADD213PD		VLDMXCSR	
VFMSUBADD213PS		VMASKMOVDQU	
VFMSUBADD231PD		VMASKMOVPD	
VFMSUBADD231PS		VMASKMOVPS	
VFMSUBADDPD		VMAXPD	
VFMSUBADDPS		VMAXPS	
VFMSUBPD		VMAXSD	
VFMSUBPS		VMAXSS	
VFMSUBSD		VMINPD	
VFMSUBSS		VMINPS	
VFNMADD132PD		VMINSD	
VFNMADD132PS		VMINSS	
VFNMADD132SS		VMOVAPS	
VFNMADD13255		VMOVD	
VFNMADD213PS		VMOVDDUP	
VFNMADD213ISVFNMADD213SS		VMOVDQA	
VFNMADD231PD		VMOVDQU	
VFNMADD231PS		VMOVHLPS	
VFNMADD231SS		VMOVHPD	
VFNMADDPD		VMOVHPS	
VFNMADDPS		VMOVLHPS	
VFNMADDSD		VMOVLPD	
VFNMSUB132PD		VMOVLPS	
VFNMSUB132PS		VMOVMSKPD	
VFNMSUB132SD		VMOVMSKPS	
VFNMSUB132SS		VMOVNTDQ	
VFNMSUB213PD		VMOVNTDQA	
VFNMSUB213PS		VMOVNTPD	
VFNMSUB213SD		VMOVNTPS	
VFNMSUB213SS		VMOVQ	
VFNMSUB231PD		VMOVSD	
VFNMSUB231PS		VMOVSHDUP	
VFNMSUB231SD		VMOVSLDUP	
VFNMSUB231SS		VMOVSS	
VFNMSUBPD		VMOVUPD	
VFNMSUBPS		VMOVUPS	
VFNMSUBSD		VMPSADBW	
VFNMSUBSS		VMULPD	
VFRCZPD		VMULPS	
VFRCZPS		VMULSD	
VFRCZSD		VMULSS	
VFRCZSS		VORPD	
VHADDPD		VORPS	
VHADDPS		VPABSB	
VHSUBPD		VPABSD	
11DOD1 D	101	T1/1000	∠J1

VPABSW	253	VPHADDBW	674
VPACKSSDW	255	VPHADDD	327
VPACKSSWB	257	VPHADDDQ	676
VPACKUSDW	259	VPHADDSW	329
VPACKUSWB	261	VPHADDUBQ	680
VPADDD	265	VPHADDUBW	682
VPADDQ	267	VPHADDUDQ	684
VPADDSB	269	VPHADDUWD	686
VPADDSW	271	VPHADDUWQ	688
VPADDUSB	273	VPHADDW	331
VPADDUSW	275	VPHADDWD	690
VPADDW	277	VPHADDWQ	692
VPALIGNR	279	VPHMINPOSUW	333
VPAND	281	VPHSUBBW	694
VPANDN	283	VPHSUBD	335
VPAVGB	285	VPHSUBDQ	696
VPAVGW	287	VPHSUBSW	337
VPBLENDVB	289	VPHSUBW	339
VPBLENDW	291	VPHSUBWD	698
VPCLMULQDQ	293	VPINSRB	341
VPCMOV	635	VPINSRD	343
VPCMPEQB	295	VPINSRQ	345
VPCMPEQD	297	VPINSRW	347
VPCMPEQQ	299	VPMACSDD	700
VPCMPEQW	301	VPMACSDQH	702
VPCMPESTRI	303	VPMACSDQL	704
VPCMPESTRM	305	VPMACSSDD	706
VPCMPGTB	307	VPMACSSDQL	710
VPCMPGTD	309	VPMACSSQH	708
VPCMPGTQ	311	VPMACSSWD	712
VPCMPGTW	313	VPMACSSWW	714
VPCMPISTRI	315	VPMACSWD	716
VPCMPISTRM	317	VPMACSWW	718
VPCOMB 637	, 639	VPMADCSSWD	720
VPCOMQ	641	VPMADCSWD	722
VPCOMUB	643	VPMADDUBSW	349
VPCOMUD 643	, 645	VPMADDWD	351
VPCOMUQ	647	VPMAXSB	353
VPCOMUW	, 649	VPMAXSD	355
VPCOMW	651	VPMAXSW	357
VPERM2F128	653	VPMAXUB	359
VPERMIL2PD	655	VPMAXUD	361
VPERMIL2PS	659	VPMAXUW	363
VPERMILPD	663	VPMINSB	365
VPERMILPS	666	VPMINSD	367
VPEXTRB	319	VPMINSW	369
VPEXTRD	321	VPMINUB	371
VPEXTRQ	323	VPMINUD	373
VPEXTRW	325	VPMINUW	375
VPHADDBD	670	VPMOVMSKB	377
VPHADDRO	672	VPMOVSXBD	379

VPMOVSXBQ	381	VPSUBQ	459
VPMOVSXBW		VPSUBSB	
VPMOVSXDQ	385	VPSUBSW	
VPMOVSXWD		VPSUBUSB	465
VPMOVSXWQ		VPSUBUSW	
VPMOVZXBD		VPSUBW	
VPMOVZXBQ	393	VPTEST	
VPMOVZXBW	395	VPTESTPD	750
VPMOVZXDQ		VPTESTPS	752
VPMOVZXWD		VPUNPCKHBW	
VPMOVZXWQ		VPUNPCKHDQ	
VPMULDQ		VPUNPCKHQDQ	
VPMULHRSW		VPUNPCKHWD	
VPMULHUW		VPUNPCKLBW	
VPMULHW		VPUNPCKLDQ	
VPMULLD		VPUNPCKLQDQ	
VPMULLW		VPUNPCKLWD	
VPMULUDQ		VPXOR	
VPOR		VRCPPS	
VPPERM		VRCPSS	-
VPROTB		VROUNDPD.	
VPROTD		VROUNDPS	
VPROTQ		VROUNDSD	
VPROTW		VROUNDSS	
VPSADBW	419	VRSQRTPS	
VPSHAB	-	VRSQRTSS	
VPSHAD		VSHUFPD	
VPSHAQ	738	VSQRTPD	
VPSHAW		VSQRTPS	
VPSHLB		VSQRTSD	
VPSHLD		VSQRTSS	
VPSHLQ		VSTMXCSR	
VPSHLW		VSUBPD	
VPSHUFB		VSUBPS	
VPSHUFD		VSUBSD	
VPSHUFHW		VSUBSS	
VPSHUFLW		VUCOMISD	
VPSIGND		VUCOMISS	
VPSIGNW		VUNPCKHPD	
VPSLLD	435	VUNPCKHPS	540
VPSLLDQ	437	VUNPCKLPD	542
VPSLLQ		VUNPCKLPS	544
VPSLLW		VXORPD	756
VPSRAD		VXORPS	
VPSRAW		VZEROALL	
VPSRLD		VZEROUPPER	
VPSRLDQ		W	-
VPSRLQ		VV	
VPSRLW		wordx	xxiv
VPSUBB		•	•
VPCLIED	155		



AMD64 Technology

26568—Rev. 3.13—September 2011

X

x86 x	xxiv
XGETBV	760
XOP instructions x:	xxiv
XOP prefix x	xxiv
XORPD	756
XORPS	758
XRSTOR	761
XSAVE	763
XSAVEOPT	765
XSETBV	767