

AMD64 Technology

AMD64 Architecture Programmer's Manual Volume 4: **128-Bit Media Instructions**

Publication No. Revision Date 26568 3.06 February 2005



© 2002, 2003, 2004, 2005 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD arrow logo, AMD Athlon, AMD Duron, and combinations thereof, and 3DNow! are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.

MMX is a trademark and Pentium is a registered trademark of Intel Corporation.

Windows NT is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

Figur	es
Table	·sxi
Revis	ion History
Prefa	ce
	About This Book xv
	Audience xv
	Contact Information xv
	Organization xv
	Definitionsxvi
	Related Documents xxvii
1	128-Bit Media Instruction Reference 1
	ADDPD4
	ADDPS
	ADDSD
	ADDSS
	ADDSUBPD
	ADDSUBPS19
	ANDNPD22
	ANDNPS24
	ANDPD
	ANDPS
	CMPPD30
	CMPPS
	CMPSD
	CMPSS
	COMISD
	COMISS
	CVTDQ2FD
	CVTPD2D053
	CVTPD2PI
	CVTPD2PS
	CVTPI2PD
	CVTPI2PS64
	CVTPS2DQ
	CVTPS2PD69
	CVTPS2PI71
	CVTSD2SI
	CVTSD2SS
	CVTSI2SD80

26568–Rev. 3.06–February 2005

CVTSI2SS	
CVTSS2SD	
CVTSS2SI	
CVTTPD2DQ	. 91
CVTTPD2PI	. 94
CVTTPS2DQ	. 97
CVTTPS2PI	100
CVTTSD2SI	103
CVTTSS2SI	106
DIVPD	109
DIVPS	112
DIVSD	115
DIVSS	118
FXRSTOR	121
FXSAVE	124
HADDPD	126
HADDPS	
HSUBPD	132
HSUBPS	135
LDDQU	138
LDMXCSR	140
MASKMOVDQU	142
MAXPD	
MAXPS	148
MAXSD	151
MAXSS	154
MINPD	157
MINPS	160
MINSD	163
MINSS	166
MOVAPD	168
MOVAPS	170
MOVD	173
MOVDDUP	176
MOVDQ2Q	178
MOVDQA	
MOVDQU	182
MOVHLPS	184
MOVHPD	
MOVHPS	
MOVLHPS	
MOVLPD	
MOVLPS	
MOVMSKPD	
MOVMSKPS	
MOVNTDQ	
MOVNTPD	202

26568-Rev. 3.06-February 2005

MOVNTPS	
MOVQ	
MOVQ2DQ	
MOVSD	210
MOVSHDUP	
MOVSLDUP	
MOVSS	
MOVUPD	
MOVUPS	
MULPD	
MULPS	
MULSD	
MULSS	
ORPD	
ORPS	
PACKSSDW	
PACKSSWB	
PACKUSWB	
PADDB	
PADDD	
PADDQ	
PADDSB	
PADDSW	
PADDUSB	
PADDUSW	
PADDW	
PAND	
PANDN	
PAVGB	
PAVGW	
PCMPEQB	
PCMPEQD	
PCMPEQW	276
PCMPGTB	278
PCMPGTD	280
PCMPGTW	282
PEXTRW	284
PINSRW	286
PMADDWD	289
PMAXSW	291
PMAXUB	293
PMINSW	295
PMINUB	297
PMOVMSKB	
PMULHUW	301
PMULHW	
PMULLW	

26568–Rev. 3.06–February 2005

PMULUDQ	
POR	
PSADBW	. 311
PSHUFD	
PSHUFHW	. 317
PSHUFLW	. 320
PSLLD	. 323
PSLLDQ	. 326
PSLLQ	. 328
PSLLW	
PSRAD	. 333
PSRAW	. 336
PSRLD	. 339
PSRLDQ	. 342
PSRLQ	
PSRLW	
PSUBB	
PSUBD	
PSUBQ	
PSUBSB	
PSUBSW	
PSUBUSB	
PSUBUSW	
PSUBW	
PUNPCKHBW	
PUNPCKHDQ	
PUNPCKHQDQ	
PUNPCKHWD	
PUNPCKLBW	
PUNPCKLDQ	
PUNPCKLQDQ	
PUNPCKLWD	
PXOR	
RCPPS	
RCPSS	
RSQRTPS	. 388
RSORTSS	
SHUFPD	
SHUFPS	. 395
SQRTPD	
SÕRTPS	
SQRTSD	. 404
SORTSS	
STMXCSR	
SUBPD	. 412
SUBPS	
CLIDCD	110



26568-Rev. 3.06-February 2005

AMD 64-Bit Technology

	SUBSS	42	<u> </u>
	UCOMISD	42	2
	UCOMISS	42	27
	UNPCKHPD	43	3(
	UNPCKHPS	43	32
	UNPCKLPD	43	34
	UNPCKLPS		
	XORPD	43	38
	XORPS		ļ(
Index		44	13

AMD 64-Bit Technology

26568–Rev. 3.06–February 2005

viii Contents

Fi	g	Ш	re	S
	ж.		_	_

Figure 1-1. Diagram Conventions for 128-Bit Media Instructions 2

Figures ix

26568–Rev. 3.06–February 2005

x Figures

Tables

Table 1-1.	Immediate Operand Values for Compare Operations
Table 1-2.	Immediate-Byte Operand Encoding for 128-Bit PEXTRW285
Table 1-3.	Immediate-Byte Operand Encoding for 128-Bit PINSRW 287
Table 1-4.	Immediate-Byte Operand Encoding for PSHUFD315
Table 1-5.	Immediate-Byte Operand Encoding for PSHUFHW318
Table 1-6.	Immediate-Byte Operand Encoding for PSHUFLW 321
Table 1-7.	Immediate-Byte Operand Encoding for SHUFPD393
Table 1-8.	Immediate-Byte Operand Encoding for SHUFPS396

Tables xi

AMD 64-Bit Technology

26568–Rev. 3.06–February 2005

xii Tables

Revision History

Date	Revision	Description
January 2005	3.06	Added documentation on SSE3 instructions. Corrected numerous minor factual errors and typos.
September 2003	3.05	Made numerous small factual corrections.
April 2003	3.04	Made minor corrections.

Chapter: xiii

26568–Rev. 3.06–February 2005

xiv Chapter:

Preface

About This Book

This book is part of a multivolume work entitled the *AMD64 Architecture Programmer's Manual*. This table lists each volume and its order number.

Title	Order No.
Volume 1, Application Programming	24592
Volume 2, System Programming	24593
Volume 3, General-Purpose and System Instructions	24594
Volume 4, 128-Bit Media Instructions	26568
Volume 5, 64-Bit Media and x87 Floating-Point Instructions	26569

Audience

This volume (Volume 4) is intended for all programmers writing application or system software for processors that implement the AMD64 architecture.

Contact Information

To submit questions or comments concerning this document, contact our technical documentation staff at AMD64.Feedback@amd.com.

Organization

Volumes 3, 4, and 5 describe the AMD64 architecture's instruction set in detail. Together, they cover each instruction's mnemonic syntax, opcodes, functions, affected flags, and possible exceptions.

The AMD64 instruction set is divided into five subsets:

- General-purpose instructions
- System instructions
- 128-bit media instructions

Preface xv

- 64-bit media instructions
- x87 floating-point instructions

Several instructions belong to—and are described identically in—multiple instruction subsets.

This volume describes the 128-bit media instructions. The index at the end cross-references topics within this volume. For other topics relating to the AMD64 architecture, and for information on instructions in other subsets, see the tables of contents and indexes of the other volumes.

Definitions

Many of the following definitions assume an in-depth knowledge of the legacy x86 architecture. See "Related Documents" on page xxvii for descriptions of the legacy x86 architecture.

Terms and Notation

In addition to the notation described below, "Opcode-Syntax Notation" in Volume 3 describes notation relating specifically to opcodes.

1011b

A binary value—in this example, a 4-bit value.

F0EAh

A hexadecimal value—in this example a 2-byte value.

[1,2)

A range that includes the left-most value (in this case, 1) but excludes the right-most value (in this case, 2).

7_4

A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first.

128-bit media instructions

Instructions that use the 128-bit XMM registers. These are a combination of the SSE, SSE2 and SSE3 instruction sets.

64-bit media instructions

Instructions that use the 64-bit MMX registers. These are primarily a combination of MMXTM and 3DNow!TM

xvi Preface

instruction sets, with some additional instructions from the SSE and SSE2 instruction sets.

16-bit mode

Legacy mode or compatibility mode in which a 16-bit address size is active. See *legacy mode* and *compatibility mode*.

32-bit mode

Legacy mode or compatibility mode in which a 32-bit address size is active. See *legacy mode* and *compatibility mode*.

64-bit mode

A submode of *long mode*. In 64-bit mode, the default address size is 64 bits and new features, such as register extensions, are supported for system and application software.

#GP(0)

Notation indicating a general-protection exception (#GP) with error code of 0.

absolute

Said of a displacement that references the base of a code segment rather than an instruction pointer. Contrast with *relative*.

biased exponent

The sum of a floating-point value's exponent and a constant bias for a particular floating-point data type. The bias makes the range of the biased exponent always positive, which allows reciprocation without overflow.

byte

Eight bits.

clear

To write a bit value of 0. Compare set.

compatibility mode

A submode of *long mode*. In compatibility mode, the default address size is 32 bits, and legacy 16-bit and 32-bit applications run without modification.

Preface xvii

commit

To irreversibly write, in program order, an instruction's result to software-visible storage, such as a register (including flags), the data cache, an internal write buffer, or memory.

CPL

Current privilege level.

CR0-CR4

A register range, from register CR0 through CR4, inclusive, with the low-order register first.

CR0.PE = 1

Notation indicating that the PE bit of the CR0 register has a value of 1.

direct

Referencing a memory location whose address is included in the instruction's syntax as an immediate operand. The address may be an absolute or relative address. Compare indirect.

dirty data

Data held in the processor's caches or internal buffers that is more recent than the copy held in main memory.

displacement

A signed value that is added to the base of a segment (absolute addressing) or an instruction pointer (relative addressing). Same as *offset*.

doubleword

Two words, or four bytes, or 32 bits.

double quadword

Eight words, or 16 bytes, or 128 bits. Also called *octword*.

DS:rSI

The contents of a memory location whose segment address is in the DS register and whose offset relative to that segment is in the rSI register.

xviii Preface

EFER.LME = 0

Notation indicating that the LME bit of the EFER register has a value of 0.

effective address size

The address size for the current instruction after accounting for the default address size and any address-size override prefix.

effective operand size

The operand size for the current instruction after accounting for the default operand size and any operand-size override prefix.

element

See vector.

exception

An abnormal condition that occurs as the result of executing an instruction. The processor's response to an exception depends on the type of the exception. For all exceptions except 128-bit media SIMD floating-point exceptions and x87 floating-point exceptions, control is transferred to the handler (or service routine) for that exception, as defined by the exception's vector. For floating-point exceptions defined by the IEEE 754 standard, there are both masked and unmasked responses. When unmasked, the exception handler is called, and when masked, a default response is provided instead of calling the handler.

FF /0

Notation indicating that FF is the first byte of an opcode, and a subfield in the second byte has a value of 0.

flush

An often ambiguous term meaning (1) writeback, if modified, and invalidate, as in "flush the cache line," or (2) invalidate, as in "flush the pipeline," or (3) change a value, as in "flush to zero."

GDT

Global descriptor table.

IDT

Interrupt descriptor table.

Preface xix

IGN

Ignore. Field is ignored.

indirect

Referencing a memory location whose address is in a register or other memory location. The address may be an absolute or relative address. Compare *direct*.

IRB

The virtual-8086 mode interrupt-redirection bitmap.

IST

The long-mode interrupt-stack table.

IVT

The real-address mode interrupt-vector table.

LDT

Local descriptor table.

legacy x86

The legacy x86 architecture. See "Related Documents" on page xxvii for descriptions of the legacy x86 architecture.

legacy mode

An operating mode of the AMD64 architecture in which existing 16-bit and 32-bit applications and operating systems run without modification. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Legacy mode has three submodes, *real mode*, *protected mode*, and *virtual-8086 mode*.

long mode

An operating mode unique to the AMD64 architecture. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Long mode has two submodes, 64-bit mode and compatibility mode.

lsb

Least-significant bit.

LSB

Least-significant byte.

xx Preface

main memory

Physical memory, such as RAM and ROM (but not cache memory) that is installed in a particular computer system.

mask

(1) A control bit that prevents the occurrence of a floatingpoint exception from invoking an exception-handling routine. (2) A field of bits used for a control purpose.

MBZ

Must be zero. If software attempts to set an MBZ bit to 1, a general-protection exception (#GP) occurs.

memory

Unless otherwise specified, main memory.

ModRM

A byte following an instruction opcode that specifies address calculation based on mode (Mod), register (R), and memory (M) variables.

moffset

A 16, 32, or 64-bit offset that specifies a memory operand directly without using a ModRM or SIB byte.

msb

Most-significant bit.

MSB

Most-significant byte.

multimedia instructions

A combination of 128-bit media instructions and 64-bit media instructions.

octword

Same as double quadword.

offset

Same as displacement.

overflow

The condition in which a floating-point number is larger in magnitude than the largest, finite, positive or negative

Preface xxi

number that can be represented in the data-type format being used.

packed

See vector.

PAE

Physical-address extensions.

physical memory

Actual memory, consisting of *main memory* and cache.

probe

A check for an address in a processor's caches or internal buffers. *External probes* originate outside the processor, and *internal probes* originate within the processor.

protected mode

A submode of legacy mode.

quadword

Four words, or eight bytes, or 64 bits.

RAZ

Read as zero (0), regardless of what is written.

real-address mode

See real mode.

real mode

A short name for real-address mode, a submode of legacy mode.

relative

Referencing with a displacement (also called offset) from an instruction pointer rather than the base of a code segment. Contrast with *absolute*.

reserved

Fields marked as reserved may be used at some future time.

To preserve compatibility with future processors, reserved fields require special handling when read or written by software.

Reserved fields may be further qualified as MBZ, RAZ, SBZ or IGN (see definitions).

xxii Preface

Software must not depend on the state of a reserved field, nor upon the ability of such fields to return to a previously written state.

If a reserved field is not marked with one of the above qualifiers, software must not change the state of that field; it must reload that field with the same values returned from a prior read.

REX

An instruction prefix that specifies a 64-bit operand size and provides access to additional registers.

RIP-relative addressing

Addressing relative to the 64-bit RIP instruction pointer.

set

To write a bit value of 1. Compare clear.

SIB

A byte following an instruction opcode that specifies address calculation based on scale (S), index (I), and base (B).

SIMD

Single instruction, multiple data. See *vector*.

SSE

Streaming SIMD extensions instruction set. See 128-bit media instructions and 64-bit media instructions.

SSE2

Extensions to the SSE instruction set. See 128-bit media instructions and 64-bit media instructions.

SSE3

Further extensions to the SSE instruction set. See 128-bit media instructions.

sticky bit

A bit that is set or cleared by hardware and that remains in that state until explicitly changed by software.

TOP

The x87 top-of-stack pointer.

Preface xxiii

TPR

Task-priority register (CR8).

TSS

Task-state segment.

underflow

The condition in which a floating-point number is smaller in magnitude than the smallest nonzero, positive or negative number that can be represented in the data-type format being used.

vector

- (1) A set of integer or floating-point values, called *elements*, that are packed into a single operand. Most of the 128-bit and 64-bit media instructions use vectors as operands. Vectors are also called *packed* or *SIMD* (single-instruction multiple-data) operands.
- (2) An index into an interrupt descriptor table (IDT), used to access exception handlers. Compare *exception*.

virtual-8086 mode

A submode of legacy mode.

word

Two bytes, or 16 bits.

*x*86

See legacy x86.

Registers

In the following list of registers, the names are used to refer either to a given register or to the contents of that register:

AH-DH

The high 8-bit AH, BH, CH, and DH registers. Compare *AL-DL*.

AL-DL

The low 8-bit AL, BL, CL, and DL registers. Compare AH–DH.

AL-r15B

The low 8-bit AL, BL, CL, DL, SIL, DIL, BPL, SPL, and R8B-R15B registers, available in 64-bit mode.

xxiv Preface

BP

Base pointer register.

CRn

Control register number *n*.

CS

Code segment register.

eAX-eSP

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers. Compare *rAX-rSP*.

EBP

Extended base pointer register.

EFER

Extended features enable register.

eFLAGS

16-bit or 32-bit flags register. Compare *rFLAGS*.

EFLAGS

32-bit (extended) flags register.

eIP

16-bit or 32-bit instruction-pointer register. Compare *rIP*.

EIP

32-bit (extended) instruction-pointer register.

FLAGS

16-bit flags register.

GDTR

Global descriptor table register.

GPRs

General-purpose registers. For the 16-bit data size, these are AX, BX, CX, DX, DI, SI, BP, and SP. For the 32-bit data size, these are EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP. For the 64-bit data size, these include RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, and R8–R15.

Preface xxv

IDTR

Interrupt descriptor table register.

IP

16-bit instruction-pointer register.

LDTR

Local descriptor table register.

MSR

Model-specific register.

r8-r15

The 8-bit R8B-R15B registers, or the 16-bit R8W-R15W registers, or the 32-bit R8D-R15D registers, or the 64-bit R8-R15 registers.

rAX-rSP

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers, or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers, or the 64-bit RAX, RBX, RCX, RDX, RDI, RSI, RBP, and RSP registers. Replace the placeholder r with nothing for 16-bit size, "E" for 32-bit size, or "R" for 64-bit size.

RAX

64-bit version of the EAX register.

RBP

64-bit version of the EBP register.

RBX

64-bit version of the EBX register.

RCX

64-bit version of the ECX register.

RDI

64-bit version of the EDI register.

RDX

64-bit version of the EDX register.

rFLAGS

16-bit, 32-bit, or 64-bit flags register. Compare *RFLAGS*.

xxvi Preface

RFLAGS

64-bit flags register. Compare *rFLAGS*.

rIP

16-bit, 32-bit, or 64-bit instruction-pointer register. Compare *RIP*.

RIP

64-bit instruction-pointer register.

RSI

64-bit version of the ESI register.

RSP

64-bit version of the ESP register.

SP

Stack pointer register.

SS

Stack segment register.

TPR

Task priority register, a new register introduced in the AMD64 architecture to speed interrupt management.

TR

Task register.

Endian Order

The x86 and AMD64 architectures address memory using littleendian byte-ordering. Multibyte values are stored with their least-significant byte at the lowest byte address, and they are illustrated with their least significant byte at the right side. Strings are illustrated in reverse order, because the addresses of their bytes increase from right to left.

Related Documents

- Peter Abel, IBM PC Assembly Language and Programming, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Rakesh Agarwal, 80x86 Architecture & Programming: Volume II, Prentice-Hall, Englewood Cliffs, NJ, 1991.
- AMD, *AMD-K6*TM *MMX*TM *Enhanced Processor Multimedia Technology*, Sunnyvale, CA, 2000.

Preface xxvii

- AMD, 3DNow!™ Technology Manual, Sunnyvale, CA, 2000.
- AMD, *AMD Extensions to the 3DNow!*TM *and MMX*TM *Instruction Sets*, Sunnyvale, CA, 2000.
- Don Anderson and Tom Shanley, *Pentium Processor System Architecture*, Addison-Wesley, New York, 1995.
- Nabajyoti Barkakati and Randall Hyde, *Microsoft Macro Assembler Bible*, Sams, Carmel, Indiana, 1992.
- Barry B. Brey, 8086/8088, 80286, 80386, and 80486 Assembly Language Programming, Macmillan Publishing Co., New York, 1994.
- Barry B. Brey, *Programming the 80286*, 80386, 80486, and *Pentium Based Personal Computer*, Prentice-Hall, Englewood Cliffs, N.J., 1995.
- Ralf Brown and Jim Kyle, *PC Interrupts*, Addison-Wesley, New York, 1994.
- Penn Brumm and Don Brumm, 80386/80486 Assembly Language Programming, Windcrest McGraw-Hill, 1993.
- Geoff Chappell, *DOS Internals*, Addison-Wesley, New York, 1994.
- Chips and Technologies, Inc. *Super386 DX Programmer's Reference Manual*, Chips and Technologies, Inc., San Jose, 1992.
- John Crawford and Patrick Gelsinger, *Programming the* 80386, Sybex, San Francisco, 1987.
- Cyrix Corporation, 5x86 Processor BIOS Writer's Guide, Cyrix Corporation, Richardson, TX, 1995.
- Cyrix Corporation, M1 Processor Data Book, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, MX Processor MMX Extension Opcode Table, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, *MX Processor Data Book*, Cyrix Corporation, Richardson, TX, 1997.
- Ray Duncan, Extending DOS: A Programmer's Guide to Protected-Mode DOS, Addison Wesley, NY, 1991.
- William B. Giles, Assembly Language Programming for the Intel 80xxx Family, Macmillan, New York, 1991.
- Frank van Gilluwe, *The Undocumented PC*, Addison-Wesley, New York, 1994.

xxviii Preface

- John L. Hennessy and David A. Patterson, *Computer Architecture*, Morgan Kaufmann Publishers, San Mateo, CA, 1996.
- Thom Hogan, *The Programmer's PC Sourcebook*, Microsoft Press, Redmond, WA, 1991.
- Hal Katircioglu, *Inside the 486, Pentium, and Pentium Pro*, Peer-to-Peer Communications, Menlo Park, CA, 1997.
- IBM Corporation, 486SLC Microprocessor Data Sheet, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, 486SLC2 Microprocessor Data Sheet, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, 80486DX2 Processor Floating Point Instructions, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, 80486DX2 Processor BIOS Writer's Guide, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, *Blue Lightening 486DX2 Data Book*, IBM Corporation, Essex Junction, VT, 1994.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Binary Floating-Point Arithmetic*, ANSI/IEEE Std 754-1985.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Radix-Independent Floating-Point Arithmetic*, ANSI/IEEE Std 854-1987.
- Muhammad Ali Mazidi and Janice Gillispie Mazidi, 80X86 IBM PC and Compatible Computers, Prentice-Hall, Englewood Cliffs, NJ, 1997.
- Hans-Peter Messmer, *The Indispensable Pentium Book*, Addison-Wesley, New York, 1995.
- Karen Miller, An Assembly Language Introduction to Computer Architecture: Using the Intel Pentium, Oxford University Press, New York, 1999.
- Stephen Morse, Eric Isaacson, and Douglas Albert, *The* 80386/387 *Architecture*, John Wiley & Sons, New York, 1987.
- NexGen Inc., *Nx586 Processor Data Book*, NexGen Inc., Milpitas, CA, 1993.
- NexGen Inc., Nx686 Processor Data Book, NexGen Inc., Milpitas, CA, 1994.

Preface xxix

- Bipin Patwardhan, *Introduction to the Streaming SIMD Extensions in the Pentium III*, www.x86.org/articles/sse_pt1/simd1.htm, June, 2000.
- Peter Norton, Peter Aitken, and Richard Wilton, *PC Programmer's Bible*, Microsoft Press, Redmond, WA, 1993.
- PharLap 386\ASM Reference Manual, Pharlap, Cambridge MA, 1993.
- PharLap TNT DOS-Extender Reference Manual, Pharlap, Cambridge MA, 1995.
- Sen-Cuo Ro and Sheau-Chuen Her, *i386/i486 Advanced Programming*, Van Nostrand Reinhold, New York, 1993.
- Jeffrey P. Royer, *Introduction to Protected Mode Programming*, course materials for an onsite class, 1992.
- Tom Shanley, *Protected Mode System Architecture*, Addison Wesley, NY, 1996.
- SGS-Thomson Corporation, 80486DX Processor SMM Programming Manual, SGS-Thomson Corporation, 1995.
- Walter A. Triebel, *The 80386DX Microprocessor*, Prentice-Hall, Englewood Cliffs, NJ, 1992.
- John Wharton, *The Complete x86*, MicroDesign Resources, Sebastopol, California, 1994.
- Web sites and newsgroups:
 - www.amd.com
 - news.comp.arch
 - news.comp.lang.asm.x86
 - news.intel.microprocessors
 - news.microsoft

XXX Preface

1 128-Bit Media Instruction Reference

This chapter describes the function, mnemonic syntax, opcodes, affected flags of the 128-bit media instructions and the possible exceptions they generate. These instructions load, store, or operate on data located in 128-bit XMM registers. Most of the instructions operate in parallel on sets of packed elements called *vectors*, although a few operate on scalars. These instructions define both integer and floating-point operations. They include the SSE, SSE2 and SSE3 instructions.

Each instruction that performs a vector (packed) operation is illustrated with a diagram. Figure 1-1 on page 2 shows the conventions used in these diagrams. The particular diagram shows the PSLLW (packed shift left logical words) instruction.

Arrowheads going *to* a source operand indicate the writing of the result. In this case, the result is written to the first source operand, which is also the destination operand.




Figure 1-1. Diagram Conventions for 128-Bit Media Instructions

Gray areas in diagrams indicate unmodified operand bits.

The 128-bit media instructions are useful in high-performance applications that operate on blocks of data. Because each instruction can independently and simultaneously perform a single operation on multiple elements of a vector, the instructions are classified as *single-instruction*, *multiple-data* (SIMD) instructions. A few 128-bit media instructions convert operands in XMM registers to operands in GPR, MMXTM, or x87 registers (or vice versa), or save or restore XMM state.

Hardware support for a specific 128-bit media instruction depends on the presence of at least one of the following CPUID functions:

- FXSAVE and FXRSTOR, indicated by EDX bit 24 returned by CPUID standard function 1 and extended function 8000_0001h.
- SSE, indicated by EDX bit 25 returned by CPUID standard function 1.
- SSE2, indicated by EDX bit 26 returned by CPUID standard function 1.
- SSE3, indicated by ECX bit 0 returned by CPUID standard function 1.

The 128-bit media instructions can be used in legacy mode or long mode. Their use in long mode is available if the following CPUID function is set:

■ Long Mode, indicated by EDX bit 29 returned by CPUID extended function 8000_0001h.

Compilation of 128-bit media programs for execution in 64-bit mode offers four primary advantages: access to the eight extended XMM registers (for a register set consisting of XMM0–XMM15), access to the eight extended, 64-bit general-purpose registers (for a register set consisting of GPR0–GPR15), access to the 64-bit virtual address space, and access to the RIP-relative addressing mode.

For further information, see:

- "128-Bit Media and Scientific Programming" in Volume 1.
- "Summary of Registers and Data Types" in Volume 3.
- "Notation" in Volume 3.
- "Instruction Prefixes" in Volume 3.

ADDPD

Add Packed Double-Precision Floating-Point

Adds each packed double-precision floating-point value in the first source operand to the corresponding packed double-precision floating-point value in the second source operand and writes the result of each addition in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ADDPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ADDPD xmm1, xmm2/mem128

66 0F 58 /r

Adds two packed double-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ADDPS, ADDSD, ADDSS

rFLAGS Affected

None

4 ADDPD

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual					
Exception	Real	8086	Protected	Cause of Exception			
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.			
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.			
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.			
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.			
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.			
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.			
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.			
			Х	A null data segment was used to reference memory.			
	X	Х	х	The memory operand was not aligned on a 16-byte boundary.			
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.			
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.			
SIMD Floating-Point Exceptions							
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value.			
. , ,	Χ	Х	Х	+infinity was added to -infinity.			
Denormalized-operand exception (DE)	X	Х	Х	A source operand was a denormal value.			

ADDPD 5

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

6 ADDPD

ADDPS

Add Packed Single-Precision Floating-Point

Adds each packed single-precision floating-point value in the first source operand to the corresponding packed single-precision floating-point value in the second source operand and writes the result of each addition in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ADDPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

ADDPS xmm1, xmm2/mem128

0F 58 /r

Adds four packed single-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ADDPD, ADDSD, ADDSS

rFLAGS Affected

None

ADDPS 7

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	X	X	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	ИD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
5seption (12)	Χ	Х	Х	+infinity was added to -infinity.
Denormalized-operand exception (DE)	Х	Х	X	A source operand was a denormal value.

8 ADDPS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

ADDSD

Add Scalar Double-Precision Floating-Point

Adds the double-precision floating-point value in the low-order quadword of the first source operand to the double-precision floating-point value in the low-order quadword of the second source operand and writes the result in the low-order quadword of the destination (first source). The high-order quadword of the destination is not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 64-bit memory location.


The ADDSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ADDSD xmm1, xmm2/mem64

F2 0F 58 /r

Adds low-order double-precision floating-point values in an XMM register and another XMM register or 64-bit memory location and writes the result in the destination XMM register.



Related Instructions

ADDPD, ADDPS, ADDSS

rFLAGS Affected

None

10 ADDSD

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Χ	Χ	X	+infinity was added to -infinity.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

ADDSD 11

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

12 ADDSD


ADDSS

Add Scalar Single-Precision Floating-Point

Adds the single-precision floating-point value in the low-order doubleword of the first source operand to the single-precision floating-point value in the low-order doubleword of the second source operand and writes the result in the low-order doubleword of the destination (first source). The three high-order doublewords of the destination are not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 32-bit memory location.

The ADDSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
ADDSS xmm1, xmm2/mem32	F3 0F 58/r	Adds low-order single-precision floating-point values in an XMM register and another XMM register or 32-bit memory location and writes the result in the destination XMM register.



Related Instructions

ADDPD, ADDPS, ADDSD

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Х	Х	X	+infinity was added to -infinity.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

14 ADDSS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

ADDSUBPD

Add and Subtract Packed Double-Precision


Adds the packed double-precision floating-point value in the high 64 bits of the source operand to the double-precision floating-point value in the high 64 bits of the destination operand and stores the sum in the high 64 bits of the destination operand; subtracts the packed double-precision floating-point value in the low 64 bits of the source operand from the low 64 bits of the destination operand and stores the difference in the low 64 bits of the destination operand.

The ADDSUBPD instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ADDSUBPD xmm1, xmm2/mem128 66 0F D0 /r

Adds the value in the upper 64 bits of the source operand to the value in the upper 64 bits of the destination operand and stores the result in the upper 64 bits of the destination operand; subtracts the value in the lower 64 bits of the source operand from the value in the lower 64 bits of the destination operand and stores the result in the lower 64 bits of the destination operand.



Related Instructions

ADDSUBPS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception				
		SIN	ND Floating-	Point Exceptions				
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.				
	Х	Х	Х	+infinity was added to –infinity.				
	Х	Х	Х	+infinity was subtracted from +infinity.				
	Х	Х	Х	-infinity was subtracted from -infinity.				
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.				
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.				
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.				
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.				

18 ADDSUBPD

ADDSUBPS

Add and Subtract Packed Single-Precision


Subtracts the first and third single-precision floating-point values in the source operand from the first and third single-precision floating-point values of the destination operand and stores the result in the first and third values of the destination operand. Simultaneously, the instruction adds the second and fourth single-precision floating-point values in the source operand to the second and fourth single-precision floating-point values in the destination operand and stores the result in the second and fourth values of the destination operand.

The ADDSUBPS instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ADDSUBPS xmm1, xmm2/mem128 F2 0F D0 /r

Subtracts the first and third packed single-precision values in the source XMM register or 128-bit memory operand from the corresponding values in the destination XMM register and stores the resulting values in the corresponding positions in the destination register; simultaneously, adds the second and fourth packed single-precision values in the source XMM register or 128-bit memory operand to the corresponding values in the destination register and stores the result in the corresponding positions in the destination register.



Related Instructions

ADDSUBPD

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										M	М	М		M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	Anull data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.

20 ADDSUBPS

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Х	Х	Х	+infinity was added to –infinity.
	Х	Х	Х	+infinity was subtracted from +infinity.
	Х	Х	Х	-infinity was subtracted from -infinity.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

ANDNPD

Logical Bitwise AND NOT Packed Double-Precision Floating-Point

Performs a bitwise logical AND of the two packed double-precision floating-point values in the second source operand and the one's-complement of the corresponding two packed double-precision floating-point values in the first source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ADDNPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ANDNPD xmm1, xmm2/mem128

66 0F 55 /r

Performs bitwise logical AND NOT of two packed doubleprecision floating-point values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPS, ANDPD, ANDPS, ORPD, ORPS, XORPD, XORPS

rFLAGS Affected

None

MXCSR Flags Affected

22 ANDNPD

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

ANDNPS

Logical Bitwise AND NOT Packed Single-Precision Floating-Point

Performs a bitwise logical AND of the four packed single-precision floating-point values in the second source operand and the one's-complement of the corresponding four packed single-precision floating-point values in the first source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ADDNPS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ANDNPS xmm1, xmm2/mem128

0F 55 /r

Performs bitwise logical AND NOT of four packed single-precision floating-point values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDPD, ANDPS, ORPD, ORPS, XORPD, XORPS

24 ANDNPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Evention	Dool	Virtual 8086	Protected	Cause of Evention
Exception	Real	0000	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	X	X	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

ANDNPS 25

ANDPD

Logical Bitwise AND Packed Double-Precision Floating-Point

Performs a bitwise logical AND of the two packed double-precision floating-point values in the first source operand and the corresponding two packed double-precision floating-point values in the second source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ANDPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ANDPD xmm1, xmm2/mem128

66 0F 54 /r

Performs bitwise logical AND of two packed double-precision floating-point values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDNPS, ANDPS, ORPD, ORPS, XORPD, XORPS

rFLAGS Affected

None

MXCSR Flags Affected

None

26 ANDPD

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Χ	Χ	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

ANDPS

Logical Bitwise AND Packed Single-Precision Floating-Point

Performs a bitwise logical AND of the four packed single-precision floating-point values in the first source operand and the corresponding four packed single-precision floating-point values in the second source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ADDPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ANDPS xmm1, xmm2/mem128

0F 54 /r

Performs bitwise logical AND of four packed single-precision floating-point values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDNPS, ANDPD, ORPD, ORPS, XORPD, XORPS

rFLAGS Affected

None

MXCSR Flags Affected

28 ANDPS

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

CMPPD

Compare Packed Double-Precision Floating-Point

Compares each of the two packed double-precision floating-point values in the first source operand with the corresponding packed double-precision floating-point value in the second source operand and writes the result of each comparison in the corresponding 64 bits of the destination (first source). The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in Table 1-1. The result of each compare is a 64-bit value of all 1s (TRUE) or all 0s (FALSE). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.

Signed compares return TRUE only if both operands are valid numbers, and the numbers have the relation specified by the type of compare. "Ordered" compare returns TRUE if both operands are valid numbers, or FALSE if either operand is a NaN. "Unordered" compare returns TRUE only if one or both operands are NaN, and FALSE otherwise.

QNaN operands generate an Invalid Operation Exception only if the compare type isn't "Equal", "Unequal", "Orderered", or "Unordered". SNaN operands always generate an Invalid Operation Exception (IE).

Some compare operations that are not directly supported by the immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and then executing the appropriate compare instruction using the swapped values. These additional compare operations are shown, together with the directly supported compare operations, in Table 1-1. When swapping operands, the first source XMM register is overwritten by the result.

The CMPPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CMPPD xmm1, xmm2/mem128, imm8	66 0F C2 /r ib	Compares two pairs of packed double-precision floating-point values in an XMM register and an XMM register or 128-bit memory location.

30 CMPPD




Table 1-1. Immediate Operand Values for Compare Operations

Immediate-Byte Value (bits 2–0)	Compare Operation	Result If NaN Operand	QNaN Operand Causes Invalid Operation Exception
000	Equal	FALSE	No
001	Less than	FALSE	Yes
	Greater than (uses swapped operands)	FALSE	Yes
010	Less than or equal	FALSE	Yes
	Greater than or equal (uses swapped operands)	FALSE	Yes
011	Unordered	TRUE	No
100	Not equal	TRUE	No
101	Not less than	TRUE	Yes
	Not greater than (uses swapped operands)	TRUE	Yes
110	Not less than or equal	TRUE	Yes
	Not greater than or equal (uses swapped operands)	TRUE	Yes
111	Ordered	FALSE	No

CMPPD 31

Related Instructions

CMPPS, CMPSD, CMPSS, COMISD, COMISS, UCOMISD, UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	X	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Χ	Χ	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

32 CMPPD

Exception	Real	Virtual 8086	Protected	Cause of Exception						
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.						
	SIMD Floating-Point Exceptions									
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.						
	Х	Х	Х	A source operand was a QNaN value, and the comparison does not allow QNaN values (refer to Table 1-1 on page 31).						
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.						

CMPPS

Compare Packed Single-Precision Floating-Point

Compares each of the four packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the result of each comparison in the corresponding 32 bits of the destination (first source). The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in Table 1-1 on page 31. The result of each compare is a 32-bit value of all 1s (TRUE) or all 0s (FALSE). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.

Signed compares return TRUE only if both operands are valid numbers, and the numbers have the relation specified by the type of compare. "Ordered" compare returns TRUE if both operands are valid numbers, or FALSE if either operand is a NaN. "Unordered" compare returns TRUE only if one or both operands are NaN, and FALSE otherwise.


QNaN operands generate an Invalid Operation Exception only if the compare type isn't "Equal", "Unequal", "Orderered", or "Unordered". SNaN operands always generate an Invalid Operation Exception (IE).

Some compare operations that are not directly supported by the immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and then executing the appropriate compare instruction using the swapped values. These additional compare operations are shown in Table 1-1 on page 31. When swapping operands, the first source XMM register is overwritten by the result.

The CMPPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CMPPS xmm1, xmm2/mem128, imm8	0F C2 /r ib	Compares four pairs of packed single-precision floating-point values in an XMM register and an XMM register or 64-bit memory location.

34 CMPPS



Related Instructions

CMPPD, CMPSD, CMPSS, COMISD, COMISS, UCOMISD, UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

CMPPS 35

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SII	│ MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value.
(· <u>-</u>)	Х	Х	Х	A source operand was a QNaN value, and the comparison does not allow QNaN values (refer to Table 1-1 on page 31).
Denormalized-operand exception (DE)	X	Х	Х	A source operand was a denormal value.

36 CMPPS

CMPSD

Compare Scalar Double-Precision Floating-Point

Compares the double-precision floating-point value in the low-order 64 bits of the first source operand with the double-precision floating-point value in the low-order 64 bits of the second source operand and writes the result in the low-order 64 bits of the destination (first source). The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in Table 1-1 on page 31. The result of the compare is a 64-bit value of all 1s (TRUE) or all 0s (FALSE). The first source/destination operand is an XMM register. The second source operand is another XMM register or 64-bit memory location. The high-order 64 bits of the destination XMM register are not modified.

Signed compares return TRUE only if both operands are valid numbers, and the numbers have the relation specified by the type of compare. "Ordered" compare returns TRUE if both operands are valid numbers, or FALSE if either operand is a NaN. "Unordered" compare returns TRUE only if one or both operands are NaN, and FALSE otherwise.

QNaN operands generate an Invalid Operation Exception only if the compare type isn't "Equal", "Unequal", "Orderered", or "Unordered". SNaN operands always generate an Invalid Operation Exception (IE).


Some compare operations that are not directly supported by the immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and then executing the appropriate compare instruction using the swapped values. These additional compare operations are shown in Table 1-1 on page 31. When swapping operands, the first source XMM register is overwritten by the result.

This CMPSD instruction should not be confused with the same-mnemonic CMPSD (compare strings by doubleword) instruction in the general-purpose instruction set. Assemblers can distinguish the instructions by the number and type of operands.

The CMPSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CMPSD xmm1, xmm2/mem64, imm8	F2 0F C2 /r ib	Compares double-precision floating-point values in an XMM register and an XMM register or 64-bit memory location.

CMPSD 37



Related Instructions

CMPPD, CMPPS, CMPSS, COMISD, COMISS, UCOMISD, UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

38 CMPSD

Exceptions

Formation	D I	Virtual	Don't at a	Comment Transmitters
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1.
				See SIMD Floating-Point Exceptions, below, for details.
		1		Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Х	Х	Х	A source operand was a QNaN value, and the comparison does not allow QNaN values (refer to Table 1-1 on page 31).
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

CMPSS

Compare Scalar Single-Precision Floating-Point

Compares the single-precision floating-point value in the low-order 32 bits of the first source operand with the single-precision floating-point value in the low-order 32 bits of the second source operand and writes the result in the low-order 32 bits of the destination (first source). The type of comparison is specified by the three low-order bits of the immediate-byte operand, as shown in Table 1-1 on page 31. The result of the compare is a 32-bit value of all 1s (TRUE) or all 0s (FALSE). The first source/destination operand is an XMM register. The second source operand is another XMM register or 32-bit memory location. The three high-order doublewords of the destination XMM register are not modified.

Signed compares return TRUE only if both operands are valid numbers, and the numbers have the relation specified by the type of compare. "Ordered" compare returns TRUE if both operands are valid numbers, or FALSE if either operand is a NaN. "Unordered" compare returns TRUE only if one or both operands are NaN, and FALSE otherwise.


QNaN operands generate an Invalid Operation Exception only if the compare type isn't "Equal", "Unequal", "Orderered", or "Unordered". SNaN operands always generate an Invalid Operation Exception (IE).

Some compare operations that are not directly supported by the immediate-byte encodings can be implemented by swapping the contents of the source and destination operands and then executing the appropriate compare instruction using the swapped values. These additional compare operations are shown in Table 1-1 on page 31. When swapping operands, the first source XMM register is overwritten by the result.

The CMPSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CMPSS xmm1, xmm2/mem32, imm8	F3 0F C2 /r ib	Compares single-precision floating-point values in an XMM register and an XMM register or 32-bit memory location.

40 CMPSS



Related Instructions

CMPPD, CMPPS, CMPSD, COMISD, COMISS, UCOMISD, UCOMISS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	l	SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Х	Х	X	A source operand was a QNaN value, and the comparison does not allow QNaN values (refer to Table 1-1 on page 31).
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

42 CMPSS

COMISD

Compare Ordered Scalar Double-Precision Floating-Point

Compares the double-precision floating-point value in the low-order 64 bits of an XMM register with the double-precision floating-point value in the low-order 64 bits of another XMM register or a 64-bit memory location and sets the ZF, PF, and CF bits in the rFLAGS register to reflect the result of the comparison. The OF, AF, and SF bits in rFLAGS are set to zero. The result is unordered if one or both of the operand values is a NaN.

If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.


The COMISD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

COMISD xmm1, xmm2/mem64

66 0F 2F/r

Compares double-precision floating-point values in an XMM register and an XMM register or 64-bit memory location and sets rFLAGS.



Result of Compare	ZF	PF	CF
Unordered	1	1	1

COMISD 43

Result of Compare	ZF	PF	CF
Greater Than	0	0	0
Less Than	0	0	1
Equal	1	0	0

Related Instructions

CMPPD, CMPPS, CMPSD, CMPSS, COMISS, UCOMISD, UCOMISS

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	М	М
21	20	19	18	17	16	14	13-12	11	10	9	8	7	6	4	2	0

Note:

Bits 31–22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set either to one or cleared to zero is M (modified). Unaffected flags are blank.

44 COMISD

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	•	SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

COMISS


Compare Ordered Scalar Single-Precision Floating-Point

Performs an ordered comparison of the single-precision floating-point value in the low-order 32 bits of an XMM register with the single-precision floating-point value in the low-order 32 bits of another XMM register or a 32-bit memory location and sets the ZF, PF, and CF bits in the rFLAGS register to reflect the result of the comparison. The OF, AF, and SF bits in rFLAGS are set to zero. The result is unordered if one or both of the operand values is a NaN.

If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

The COMISS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
COMISS xmm1, xmm2/mem32	0F 2F/r	Compares single-precision floating-point values in an XMM register and an XMM register or 32-bit memory location. Sets rFLAGS.



46 COMISS

Result of Compare	ZF	PF	CF
Unordered	1	1	1
Greater Than	0	0	0
Less Than	0	0	1
Equal	1	0	0

Related Instructions

CMPPD, CMPPS, CMPSD, CMPSS, COMISD, UCOMISD, UCOMISS

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	M	М
21	20	19	18	17	16	14	13-12	11	10	9	8	7	6	4	2	0

Note:

Bits 31–22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

COMISS 47

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	X	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical
			X	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SII	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

48 COMISS

CVTDQ2PD

Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point

Converts two packed 32-bit signed integer values in the low-order 64 bits of an XMM register or a 64-bit memory location to two packed double-precision floating-point values and writes the converted values in another XMM register.


The CVTDQ2PD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTDQ2PD xmm1, xmm2/mem64

F3 OF E6 /r

Converts packed doubleword signed integers in an XMM register or 64-bit memory location to double-precision floating-point values in the destination XMM register.



Related Instructions

CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

CVTDQ2PS

Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point

Converts four packed 32-bit signed integer values in an XMM register or a 128-bit memory location to four packed single-precision floating-point values and writes the converted values in another XMM register. If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register.


The CVTDQ2PS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTDQ2PS xmm1, xmm2/mem128

0F 5B /r

Converts packed doubleword integer values in an XMM register or 128-bit memory location to packed single-precision floating-point values in the destination XMM register.



Related Instructions

CVTPI2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SII	MD Floating-	Point Exceptions
Precision exception (PE) X		Х	X	A result coulld not be represented exactly in the destination format.

CVTPD2DQ

Convert Packed Double-Precision Floating-Point to Packed Doubleword Integers

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed 32-bit signed integers and writes the converted values in the low-order 64 bits of another XMM register. The high-order 64 bits in the destination XMM register are cleared to all 0s.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} - 1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.


The CVTPD2DQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTPD2DQ xmm1, xmm2/mem128

F2 0F E6 /r

Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integers in the destination XMM register.



Related Instructions

CVTDQ2PD, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception						
SIMD Floating-Point Exceptions										
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.						
	Х	Х	Х	A source operand was too large to fit in the destination format.						
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.						

CVTPD2PI

Convert Packed Double-Precision Floating-Point to Packed Doubleword Integers

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed 32-bit signed integer values and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.


The CVTPD2PI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTPD2PI mmx, xmm2/mem128

66 0F 2D /r

Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integers values in the destination MMX register.



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

56 CVTPD2PI

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	X	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception is pending due to an x87 floating-point instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

CVTPD2PI 57

Exception	Real	Virtual 8086	Protected	Cause of Exception						
SIMD Floating-Point Exceptions										
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.						
	Х	X	х	A source operand was too large to fit in the destination format.						
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.						

58 CVTPD2PI

CVTPD2PS

Convert Packed Double-Precision Floating-Point to Packed Single-Precision Floating-Point

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed single-precision floating-point values and writes the converted values in the low-order 64 bits of another XMM register. The high-order 64 bits in the destination XMM register are cleared to all 0s.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register.


The CVTPD2PS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTPD2PS xmm1, xmm2/mem128

66 0F 5A /r

Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed single-precision floating-point values in the destination XMM register.



Related Instructions

CVTPS2PD, CVTSD2SS, CVTSS2SD

rFLAGS Affected

None

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	!	SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.

60 CVTPD2PS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.


CVTPI2PD

Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point

Converts two packed 32-bit signed integer values in an MMX register or a 64-bit memory location to two double-precision floating-point values and writes the converted values in an XMM register.

The CVTPI2PD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

MnemonicOpcodeDescriptionCVTPI2PD xmm, mmx/mem6466 0F 2A/rConverts two packed doubleword integer values in an MMX register or 64-bit memory location to two packed double-precision floating-point values in the destination XMM register.



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

None

62 CVTPI2PD

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception was pending due to an x87 floating-point instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

CVTPI2PS

Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point

Converts two packed 32-bit signed integer values in an MMX register or a 64-bit memory location to two single-precision floating-point values and writes the converted values in the low-order 64 bits of an XMM register. The high-order 64 bits of the XMM register are not modified.


The CVTPI2PS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

CVTPI2PS xmm, mmx/mem64

0F 2A /r

Converts packed doubleword integer values in an MMX register or 64-bit memory location to single-precision floating-point values in the destination XMM register.



Related Instructions

CVTDQ2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

64 CVTPI2PS

FZ	RC		PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception was pending due to an x87 floating-point instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	AD Floating-	Point Exceptions
Precision exception (PE)	X	Х	Х	A result could not be represented exactly in the destination format.

CVTPI2PS 65

CVTPS2DQ

Convert Packed Single-Precision Floating-Point to Packed Doubleword Integers

Converts four packed single-precision floating-point values in an XMM register or a 128-bit memory location to four packed 32-bit signed integer values and writes the converted values in another XMM register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.


The CVTPS2DQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTPS2DQ xmm1, xmm2/mem128

66 OF 5B /r

Converts four packed single-precision floating-point values in an XMM register or 128-bit memory location to four packed doubleword integers in the destination XMM register.



Related Instructions

CVTDQ2PS, CVTPI2PS, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception										
	SIMD Floating-Point Exceptions													
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.										
	Х	Х	Х	A source operand was too large to fit in the destination format.										
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.										

CVTPS2PD

Convert Packed Single-Precision Floating-Point to Packed Double-Precision Floating-Point

Converts two packed single-precision floating-point values in the low-order 64 bits of an XMM register or a 64-bit memory location to two packed double-precision floating-point values and writes the converted values in another XMM register.


The CVTPS2PD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTPS2PD xmm1, xmm2/mem64

0F 5A /r

Converts packed single-precision floating-point values in an XMM register or 64-bit memory location to packed double-precision floating-point values in the destination XMM register.



Related Instructions

CVTPD2PS, CVTSD2SS, CVTSS2SD

rFLAGS Affected

None

FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	X	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

70 CVTPS2PD

CVTPS2PI

Convert Packed Single-Precision Floating-Point to Packed Doubleword Integers

Converts two packed single-precision floating-point values in the low-order 64 bits of an XMM register or a 64-bit memory location to two packed 32-bit signed integers and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.


The CVTPS2PI instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTPS2PI mmx, xmm/mem64

0F 2D /r

Converts packed single-precision floating-point values in an XMM register or 64-bit memory location to packed doubleword integers in the destination MMX register.



Related Instructions

CVTDQ2PS, CVTPI2PS, CVTPS2DQ, CVTSI2SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	X	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception was pending due to an x87 floating-point instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

72 CVTPS2PI

Evention	Dool	Virtual	Duetested	Course of Fuseration									
Exception	Real	8086	Protected	Cause of Exception									
SIMD Floating-Point Exceptions													
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.									
	Х	Х	Х	A source operand was too large to fit in the destination format.									
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.									

CVTSD2SI

Convert Scalar Double-Precision Floating-Point to Signed Doubleword or Quadword Integer


Converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 32-bit or 64-bit signed integer and writes the converted value in a general-purpose register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31}-1)$ or quadword value $(-2^{63} \text{ to } +2^{63}-1)$, the instruction returns the indefinite integer value $(8000_0000\text{ h for } 32\text{-bit integers}, 8000_0000_0000_0000\text{ h for } 64\text{-bit integers})$ when the invalid-operation exception (IE) is masked.

The CVTSD2SI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTSD2SI reg32, xmm/mem64	F2 0F 2D /r	Converts a packed double-precision floating-point value in an XMM register or 64-bit memory location to a doubleword integer in a general-purpose register.
CVTSD2SI reg64, xmm/mem64	F2 0F 2D /r	Converts a packed double-precision floating-point value in an XMM register or 64-bit memory location to a quadword integer in a general-purpose register.

74 CVTSD2SI



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

CVTSD2SI 75

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception				
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.				
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.				
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.				
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.				
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.				
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.				
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.				
			Х	A null data segment was used to reference memory.				
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.				
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.				
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.				
SIMD Floating-Point Exceptions								
Invalid-operation exception (IE)	X	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.				
	Х	Х	Х	A source operand was too large to fit in the destination format.				
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.				

76 CVTSD2SI


CVTSD2SS

Convert Scalar Double-Precision Floating-Point to Scalar Single-Precision Floating-Point

Converts a scalar double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a single-precision floating-point value and writes the converted value in the low-order 32 bits of another XMM register. The three high-order doublewords in the destination XMM register are not modified. If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register.

The CVTSD2SS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTSD2SS xmm1, xmm2/mem64	F2 0F 5A <i>/r</i>	Converts a scalar double-precision floating-point value in an XMM register or 64-bit memory location to a scalar single-precision floating-point value in the destination XMM register.



Related Instructions

CVTPD2PS, CVTPS2PD, CVTSS2SD

rFLAGS Affected

None

CVTSD2SS 77

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual					
Exception	Real	8086	Protected	Cause of Exception			
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.			
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.			
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.			
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.			
Device not available, #NM	Х	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.			
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.			
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.			
			Х	A null data segment was used to reference memory.			
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.			
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.			
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.			
SIMD Floating-Point Exceptions							
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.			
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.			

78 CVTSD2SS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

CVTSD2SS 79

CVTS12SD

Convert Signed Doubleword or Quadword Integer to Scalar Double-Precision Floating-Point


Converts a 32-bit or 64-bit signed integer value in a general-purpose register or memory location to a double-precision floating-point value and writes the converted value in the low-order 64 bits of an XMM register. The high-order 64 bits in the destination XMM register are not modified.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register.

The CVTSI2SD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTSI2SD xmm, reg/mem32	F2 0F 2A/r	Converts a doubleword integer in a general-purpose register or 32-bit memory location to a double-precision floating-point value in the destination XMM register.
CVTSI2SD xmm, reg/mem64	F2 0F 2A <i>/r</i>	Converts a quadword integer in a general-purpose register or 64-bit memory location to a double-precision floating-point value in the destination XMM register.

80 CVTSI2SD



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										M					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	•	SI	MD Floating-	Point Exceptions
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

82 CVTSI2SD

CVTSI2SS

Convert Signed Doubleword or Quadword Integer to Scalar Single-Precision Floating-Point


Converts a 32-bit or 64-bit signed integer value in a general-purpose register or memory location to a single-precision floating-point value and writes the converted value in the low-order 32 bits of an XMM register. The three high-order doublewords in the destination XMM register are not modified.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register.

The CVTSI2SS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTSI2SS xmm, reg/mem32	F3 0F 2A/r	Converts a doubleword integer in a general-purpose register or 32-bit memory location to a single-precision floating-point value in the destination XMM register.
CVTSI2SS xmm, reg/mem64	F3 0F 2A/r	Converts a quadword integer in a general-purpose register or 64-bit memory location to a single-precision floating-point value in the destination XMM register.

CVTSI2SS 83



Related Instructions

CVTDQ2PS, CVTPI2PS, CVTPS2DQ, CVTPS2PI, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	С	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Notes			•		l l				l l		1	l l	l l	· ·	

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

84 CVTSI2SS

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	X	X	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	•	SIN	MD Floating-	Point Exceptions
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

CVTSI2SS 85


CVTSS2SD

Convert Scalar Single-Precision Floating-Point to Scalar Double-Precision Floating-Point

Converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a double-precision floating-point value and writes the converted value in the low-order 64 bits of another XMM register. The high-order 64 bits in the destination XMM register are not modified.

The CVTSS2SD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTSS2SD xmm1, xmm2/mem32	F3 0F 5A/r	Converts scalar single-precision floating-point value in an XMM register or 32-bit memory location to double-precision floating-point value in the destination XMM register.



Related Instructions

CVTPD2PS, CVTPS2PD, CVTSD2SS

rFLAGS Affected

None

86 CVTSS2SD

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	!	SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

CVTSS2SD 87

CVTSS2SI

Convert Scalar Single-Precision Floating-Point to Signed Doubleword or Quadword Integer


The CVTSS2SI instruction converts a single-precision floating-point value in the loworder 32 bits of an XMM register or a 32-bit memory location to a 32-bit or 64-bit signed integer value and writes the converted value in a general-purpose register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31}-1)$ or quadword value $(-2^{63} \text{ to } +2^{63}-1)$, the instruction returns the indefinite integer value $(8000_0000\text{ h for } 32\text{-bit integers}, 8000_0000_0000_0000\text{ h for } 64\text{-bit integers})$ when the invalid-operation exception (IE) is masked.

The CVTSS2SI instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTSS2SI reg32, xmm2/mem32	F3 0F 2D /r	Converts a single-precision floating-point value in an XMM register or 32-bit memory location to a doubleword integer value in a general-purpose register.
CVTSS2SI reg64, xmm2/mem32	F3 0F 2D /r	Converts a single-precision floating-point value in an XMM register or 32-bit memory location to a quadword integer value in a general-purpose register.

88 CVTSS2SI



Related Instructions

CVTDQ2PS, CVTPI2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										M					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

CVTSS2SI 89

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SI	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value, a QNaN value, or ±infinity.
	X	Х	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	X	Х	Х	A result could not be represented exactly in the destination format.

90 CVTSS2SI

CVTTPD2DQ

Convert Packed Double-Precision Floating-Point to Packed Doubleword Integers, Truncated

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed 32-bit signed integer values and writes the converted values in the low-order 64 bits of another XMM register. The high-order 64 bits of the destination XMM register are cleared to all 0s.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$, the instruction returns the 32-bit indefinite integer value (8000_000h) when the invalid-operation exception (IE) is masked.


The CVTTPD2DQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTTPD2DQ xmm1, xmm2/mem128

66 0F E6 /r

Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integer values in the destination XMM register. Inexact results are truncated.



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2PI, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.
	Х	X	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

CVTTPD2PI

Convert Packed Double-Precision Floating-Point to Packed Doubleword Integers, Truncated

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed 32-bit signed integer values and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword (-2^{31} to $+2^{31}-1$), the instruction returns the 32-bit indefinite integer value (8000_0000h) when the invalid-operation exception (IE) is masked.


The CVTTPD2PI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTTPD2PI mmx, xmm/mem128

66 0F 2C /r

Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integer values in the destination MMX register. Inexact results are truncated.



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTSD2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	X	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	X	Х	An exception is pending due to an x87 floating-point instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIM	ID Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.
	Х	X	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

96 CVTTPD2PI

CVTTPS2DQ

Convert Packed Single-Precision Floating-Point to Packed Doubleword Integers, Truncated

Converts four packed single-precision floating-point values in an XMM register or a 128-bit memory location to four packed 32-bit signed integers and writes the converted values in another XMM register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword (-2^{31} to $+2^{31}-1$), the instruction returns the 32-bit indefinite integer value (8000_0000h) when the invalid-operation exception (IE) is masked.


The CVTTPS2DQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTTPS2DQ xmm1, xmm2/mem128

F3 OF 5B /r

Converts packed single-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integer values in the destination XMM register. Inexact results are truncated.



Related Instructions

CVTDQ2PS, CVTPI2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2PI, CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.
	Х	X	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

CVTTPS2PI

Convert Packed Single-Precision Floating-Point to Packed Doubleword Integers, Truncated

Converts two packed single-precision floating-point values in the low-order 64 bits of an XMM register or a 64-bit memory location to two packed 32-bit signed integer values and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword (-2^{31} to $+2^{31}-1$), the instruction returns the 32-bit indefinite integer value (8000_0000h) when the invalid-operation exception (IE) is masked.


The CVTTPS2PI instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

CVTTPS2PI mmx, xmm/mem64

0F 2C /r

Converts packed single-precision floating-point values in an XMM register or 64-bit memory location to doubleword integer values in the destination MMX register. Inexact results are truncated.



Related Instructions

CVTDQ2PS, CVTP12PS, CVTPS2DQ, CVTPS2PI, CVTS12SS, CVTSS2SI, CVTTPS2DQ, CVTTSS2SI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception was pending due to an x87 floating-point instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIM	ID Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value, a QNaN value, or ±infinity.
	Х	Х	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

102 CVTTPS2PI

CVTTSD2SI

Convert Scalar Double-Precision Floating-Point to Signed Doubleword of Quadword Integer, Truncated


Converts a double-precision floating-point value in the low-order 64 bits of an XMM register or a 64-bit memory location to a 32-bit or 64-bit signed integer value and writes the converted value in a general-purpose register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$ or quadword value $(-2^{63} \text{ to } +2^{63} -1)$, the instruction returns the indefinite integer value (8000_000h for 32-bit integers, 8000_0000_0000h for 64-bit integers) when the invalid-operation exception (IE) is masked.

The CVTTSD2SI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTTSD2SI reg32, xmm/mem64	F2 0F 2C/r	Converts scalar double-precision floating-point value in an XMM register or 64-bit memory location to a doubleword signed integer value in a general-purpose register. Inexact results are truncated.
CVTTSD2SI reg64, xmm/mem64	F2 0F 2C/r	Converts scalar double-precision floating-point value in an XMM register or 64-bit memory location to a quadword signed integer value in a general-purpose register. Inexact results are truncated.

CVTTSD2SI 103



Related Instructions

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI

rFLAGS Affected

None

MXCSR Flags Affected

	FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
Ī											М					M
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

104 CVTTSD2SI

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value, a QNaN value, or ±infinity.
	Х	Х	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

CVTTSS2SI

Convert Scalar Single-Precision Floating-Point to Signed Doubleword or Quadword Integer, Truncated


Converts a single-precision floating-point value in the low-order 32 bits of an XMM register or a 32-bit memory location to a 32-bit or 64-bit signed integer value and writes the converted value in a general-purpose register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword $(-2^{31} \text{ to } +2^{31} -1)$ or quadword value $(-2^{63} \text{ to } +2^{63} -1)$, the instruction returns the indefinite integer value (8000_000h for 32-bit integers, 8000_0000_0000_000h for 64-bit integers) when the invalid-operation exception (IE) is masked.

The CVTTSS2SI instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
CVTTSS2SI reg32, xmm/mem32	F3 0F 2C/r	Converts scalar single-precision floating-point value in an XMM register or 32-bit memory location to a signed doubleword integer value in a general-purpose register. Inexact results are truncated.
CVTTSS2SI reg64, xmm/mem32	F3 0F 2C/r	Converts scalar single-precision floating-point value in an XMM register or 32-bit memory location to a signed quadword integer value in a general-purpose register. Inexact results are truncated.

106 CVTTSS2SI



Related Instructions

CVTDQ2PS, CVTP12PS, CVTPS2DQ, CVTPS2PI, CVTS12SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										M					M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

CVTTSS2SI 107

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SI	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value, a QNaN value, or ±infinity.
	X	Х	Х	A source operand was too large to fit in the destination format.
Precision exception (PE)	X	Х	Х	A result could not be represented exactly in the destination format.

108 CVTTSS2SI

DIVPD

Divide Packed Double-Precision Floating-Point

Divides each of the two packed double-precision floating-point values in the first source operand by the corresponding packed double-precision floating-point value in the second source operand and writes the result of each division in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The DIVPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

DIVPD xmm1, xmm2/mem128

66 0F 5E/r

Divides packed double-precision floating-point values in an XMM register by the packed double-precision floating-point values in another XMM register or 128-bit memory location.



Related Instructions

DIVPS, DIVSD, DIVSS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М	М	M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Evention	Dool	Virtual	Duratastad	Cause of Fusentian
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	X	Х	Х	±Zero was divided by ±zero.
	Χ	Х	Х	±infinity was divided by ±infinity.

110 DIVPD

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	X	Х	A source operand was a denormal value.
Zero-divide exception (ZE)	Х	Х	Х	A non-zero number was divided by zero.
Precision exception (PE)	Х	X	Х	A result could not be represented exactly in the destination format.

DIVPS

Divide Packed Single-Precision Floating-Point

Divides each of the four packed single-precision floating-point values in the first source operand by the corresponding packed single-precision floating-point value in the second source operand and writes the result of each division in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The DIVPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

DIVPS xmm1, xmm/2mem128

0F 5E /r

Divides packed single-precision floating-point values in an XMM register by the packed single-precision floating-point values in another XMM register or 128-bit memory location.



Related Instructions

DIVPD, DIVSD, DIVSS

rFLAGS Affected

None

112 DIVPS

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M	M	M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	<u> </u>	SIN	ИD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
,	X	Х	Х	±Zero was divided by ±zero.
	Χ	Х	Х	±infinity was divided by ±infinity.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Zero-divide exception (ZE)	Х	Х	Х	A non-zero number was divided by zero.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

114 DIVPS

DIVSD

Divide Scalar Double-Precision Floating-Point

Divides the double-precision floating-point value in the low-order quadword of the first source operand by the double-precision floating-point value in the low-order quadword of the second source operand and writes the result in the low-order quadword of the destination (first source). The high-order quadword of the destination is not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The DIVSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

DIVSD xmm1, xmm2/mem64

F2 OF 5E/r

Divides low-order double-precision floating-point value in an XMM register by the low-order double-precision floating-point value in another XMM register or in a 64- or 128-bit memory location.



Related Instructions

DIVPD, DIVPS, DIVSS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М	М	M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF			Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	AD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	X	Х	A source operand was an SNaN value.
. , ,	X	Х	Х	±Zero was divided by ±zero.
	Х	X	Х	±infinity was divided by ±infinity.

116 DIVSD

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Zero-divide exception (ZE)	Х	Х	Х	A non-zero number was divided by zero.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.


DIVSS

Divide Scalar Single-Precision Floating-Point

Divides the single-precision floating-point value in the low-order doubleword of the first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand and writes the result in the low-order doubleword of the destination (first source). The three high-order doublewords of the destination are not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.

The DIVSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
DIVSS xmm1, xmm2/mem32	F3 0F 5E/r	Divides low-order single-precision floating-point value in an XMM register by the low-order single-precision floating-point value in another XMM register or in a 32-bit memory location.



Related Instructions

DIVPD, DIVPS, DIVSD

rFLAGS Affected

None

118 DIVSS

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M	M	M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF			Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
,	X	Х	Х	±Zero was divided by ±zero.
	X	Х	Х	±infinity was divided by ±infinity.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Zero-divide exception (ZE)	Х	Х	Х	A non-zero number was divided by zero.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

120 DIVSS

FXRSTOR

Restore XMM, MMX, and x87 State

Restores the XMM, MMX, and x87 state. The data loaded from memory is the state information previously saved using the FXSAVE instruction. Restoring data with FXRSTOR that had been previously saved with an FSAVE (rather than FXSAVE) instruction results in an incorrect restoration.

If FXRSTOR results in set exception flags in the loaded x87 status word register, and these exceptions are unmasked in the x87 control word register, a floating-point exception occurs when the next floating-point instruction is executed (except for the no-wait floating-point instructions).

If the restored MXCSR register contains a set bit in an exception status flag, and the corresponding exception mask bit is cleared (indicating an unmasked exception), loading the MXCSR register from memory does not cause a SIMD floating-point exception (#XF).

FXRSTOR does not restore the x87 error pointers (last instruction pointer, last data pointer, and last opcode), except in the relatively rare cases in which the exception-summary (ES) bit in the x87 status word is set to 1, indicating that an unmasked x87 exception has occurred.

The architecture supports two memory formats for FXRSTOR, a 512-byte 32-bit legacy format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is accomplished by using the corresponding effective operand size in the FXRSTOR instruction. If software running in 64-bit mode executes an FXRSTOR with a 32-bit operand size (no REX-prefix operand-size override), the 32-bit legacy format is used. If software running in 64-bit mode executes an FXRSTOR with a 64-bit operand size (requires REX-prefix operand-size override), the 64-bit format is used. For details about the memory image restored by FXRSTOR, see "Saving Media and x87 Processor State" in Volume 2.

If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXRSTOR does not restore the XMM registers (XMM0-XMM15) when executed in 64-bit mode at CPL 0. MXCSR is restored whether fast-FXSAVE/FXRSTOR is enabled or not. Software can use CPUID to determine whether the fast-FXSAVE/FXRSTOR feature is available. (See "CPUID" in Volume 3.)

If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, the saved image of XMM0–XMM15 and MXCSR is not loaded into the processor. A general-protection exception occurs if there is an attempt to load a non-zero value to the bits in MXCSR that are defined as reserved (bits 31–16).

FXRSTOR 121

.

Mnemonic	Opcode	Description
FXRSTOR mem512env	0F AE /1	Restores XMM, MM [™] , and x87 state from 512-byte memory location.

Related Instructions

FWAIT, FXSAVE

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
М	М	М	М	М	M	М	М	М	М	М	М	M	М	М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The FXSAVE/FXRSTOR instructions are not supported, as indicated by EDX bit 24 of CPUID standard function 1 or extended function 8000_0001h.
	Χ	Х	Х	The emulate bit (EM) of CR0 was set to 1.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

122 FXRSTOR

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			X	A null data segment was used to reference memory.
	Х	Х	X	The memory operand was not aligned on a 16-byte boundary.
	Х	Χ	Х	Ones were written to the reserved bits in MXCSR.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

FXSAVE

Save XMM, MMX, and x87 State

Saves the XMM, MMX, and x87 state. A memory location that is not aligned on a 16-byte boundary causes a general-protection exception.

Unlike FSAVE and FNSAVE, FXSAVE does not alter the x87 tag bits. The contents of the saved MMX/x87 data registers are retained, thus indicating that the registers may be valid (or whatever other value the x87 tag bits indicated prior to the save). To invalidate the contents of the MMX/x87 data registers after FXSAVE, software must execute an FINIT instruction. Also, FXSAVE (like FNSAVE) does not check for pending unmasked x87 floating-point exceptions. An FWAIT instruction can be used for this purpose.

FXSAVE does not save the x87 pointer registers (last instruction pointer, last data pointer, and last opcode), except in the relatively rare cases in which the exception-summary (ES) bit in the x87 status word is set to 1, indicating that an unmasked x87 exception has occurred.

The architecture supports two memory formats for FXSAVE, a 512-byte 32-bit legacy format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is accomplished by using the corresponding effective operand size in the FXSAVE instruction. If software running in 64-bit mode executes an FXSAVE with a 32-bit operand size (no REX-prefix operand-size override), the 32-bit legacy format is used. If software running in 64-bit mode executes an FXSAVE with a 64-bit operand size (requires REX-prefix operand-size override), the 64-bit format is used. For details about the memory image restored by FXRSTOR, see "Saving Media and x87 Processor State" in Volume 2.

If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXSAVE does not save the XMM registers (XMM0-XMM15) when executed in 64-bit mode at CPL 0. MXCSR is saved whether fast-FXSAVE/FXRSTOR is enabled or not. Software can use CPUID to determine whether the fast-FXSAVE/FXRSTOR feature is available. (See "CPUID" in Volume 3.)

If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, FXSAVE does not save the image of XMM0–XMM15 or MXCSR. For details about the CR4.OSFXSR bit, see "FXSAVE/FXRSTOR Support (OSFXSR) Bit" in Volume 2.

Mnemonic	Opcode	Description
FXSAVE mem512env	0F AE /0	Saves XMM, MMX, and x87 state to 512-byte memory location.

124 FXSAVE

Related Instructions

FINIT, FNSAVE, FRSTOR, FSAVE, FXRSTOR, LDMXCSR, STMXCSR

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The FXSAVE/FXRSTOR instructions are not supported, as indicated by EDX bit 24 of CPUID standard function 1 or extended function 8000_0001 h.
	Χ	Х	Х	The emulate bit (EM) of CR0 was set to 1.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

HADDPD

Horizontal Add Packed Double

Adds the double-precision floating-point values in the high and low quadwords of the destination operand and stores the result in the low quadword of the destination operand. Simultaneously, the instruction adds the double-precision floating-point values in the high and low quadwords of the source operand and stores the result in the high quadword of the destination operand.


The HADDPD instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

HADDPD xmm1, xmm2/mem128

66 0F 7C /r

Adds two packed double-precision values in *xmm1* and stores the result in the lower 64 bits of *xmm1*; adds two packed double-precision values in *xmm2* or a 128-bit memory operand and stores the result in the upper 64 bits of *xmm1*.



Related Instructions

HADDPS, HSUBPD, HSUBPS

rFLAGS Affected

None

126 HADDPD

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.
		SIN	 ΔD Floating_	Point Exceptions
Invalid-operation	Х	X	χ	A source operand was an SNaN value.
exception (IE)	^	^	^	A Source operand was an Sivaly value.
. , ,	Χ	Х	Х	+infinity was added to -infinity.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

HADDPD 127

Exception	Real	Virtual 8086	Protected	Cause of Exception
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

128 HADDPD

HADDPS

Horizontal Add Packed Single

Adds pairs of packed single-precision floating-point values simultaneously. The sum of the values in the first and second doublewords of the destination operand is stored in the first doubleword of the destination operand; the sum of the values in the third and fourth doubleword of the destination operand is stored in the second doubleword of the destination operand; the sum of the values in the first and second doubleword of the source operand is stored in the third doubleword of the destination operand; and the sum of the values in the third and fourth doubleword of the source operand is stored in the fourth doubleword of the destination operand.


The HADDPS instruction is an SSE3 instruction;. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

HADDPS xmm1, xmm2/mem128

F2 0F 7C /r

Adds the first an second packed single-precision values in xmm1 and stores the sum in xmm1 [0-31]; adds the third and fourth single-precision values in xmm1 and stores the sum in xmm1 [32–63]; adds the first and second packed single-precision values in xmm2 or a 128-bit memory operand and stores the sum in the xmm1 [64–95]; adds the third and fourth packed single-precision values in xmm2 or a 128-bit memory operand and stores the result in xmm1 [96–127].



Related Instructions

HADDPD, HSUBPD, HSUBPS

HADDPS 129

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	X	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.

130 HADDPS

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Х	Χ	Х	+infinity was added to -infinity.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

HSUBPD

Horizontal Subtract Packed Double


Subtracts the packed double-precision floating-point value in the upper quadword of the destination XMM register operand from the lower quadword of the destination operand and stores the result in the lower quadword of the destination operand; subtracts the value in the upper quadword of the source XMM register or 128-bit memory operand from the value in the lower quadword of the source operand and stores the result in the upper quadword of the destination XMM register.

The HSUBPD instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

HSUBPD *xmm1*, *xmm2*/*mem128* 66 0F 7D /r

Subtracts the packed double-precision value in the upper 64 bits of the source register from the value in the lower 64 bits of the source register or 128-bit memory operand and stores the difference in the upper 64 bits of the destination XMM register; Subtracts the upper 64 bits of the destination register from the lower 64 bits of the destination register and stores the result in the lower 64 bits of the destination XMM register.



Related Instructions

HSUBPS, HADDPD, HADDPS

rFLAGS Affected

None

132 HSUBPD

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	AD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
, , ,	X	Х	Х	+infinity was subtracted from +infinity.
	Х	Х	Х	-infinity was subtracted from -infinity.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

134 HSUBPD

HSUBPS

Horizontal Subtract Packed Single

Subtracts the packed single-precision floating-point value in the second doubleword of the destination XMM register from that in the first doubleword of the destination register and stores the difference in the first doubleword of the destination register; subtracts the value in the fourth doubleword of the destination register from that in the third doubleword of the destination register and stores the result in the second doubleword of the source XMM register or 128-bit memory operand from the first doubleword of the source operand and stores the result in the third doubleword of the destination XMM register; subtracts the single-precision floating-point value in the fourth doubleword of the source operand and stores the result in the fourth doubleword of the source operand and stores the result in the fourth doubleword of the destination XMM register.


The HSUBPS instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

HSUBPS xmm1, xmm2/mem128 F2 C

F2 0F 7D /r

Subtracts the second 32 bits of the destination operand from the first 32 bits of the destination operand and stores the difference in the first first doubleword of the destination operand; subtracts the fourth 32 bits of the destination operand from the third 32-bits of the destination operand and and stores the difference in the second doubleword of the destination operand; subtracts the second 32 bits of the source operand from the first 32 bits of the source operand and stores the difference in the third doubleword of the destination operand; subtracts the fourth 32-bits of the source operand from the third 32 bits of the source operand and stores the difference in the fourth doubleword of of the destination operand.



HSUBPS 135

Related Instructions

HSUBPD, HADDPD, HADDPS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS			Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		X	Х	A page fault resulted from the execution of the instruction.

136 HSUBPS

Exception	Real	Virtual 8086	Protected	Cause of Exception								
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions below for details.								
	SIMD Floating-Point Exceptions											
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.								
	Х	Х	Х	+infinity was subtracted from +infinity.								
	Х	X	Х	-infinity was subtracted from -infinity.								
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.								
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.								
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.								
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.								

LDDQU

Load Unaligned Double Quadword


Moves an unaligned 128-bit (double quadword) value from a 128-bit memory location to a destination XMM register.

Like the MOVUPD instruction, the LDDQU instruction loads a 128-bit operand from an unaligned memory location. However, to improve performance when the memory operand is actually misaligned, LDDQU may read an aligned 16 bytes to get the first part of the operand, and an aligned 16 bytes to get the second part of the operand. This behavior is implementation-specific, and LDDQU may only read the exact 16 bytes needed for the memory operand. If the memory operand is in a memory range where reading extra bytes can cause performance or functional issues, use the MOVUPD instruction instead of LDDQU.

Memory operands that are not aligned on a 16-byte boundary do not cause a general-protection exception.

The LDDQU instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description						
LDDQU xmm1, mem128	F2 0F F0 <i>/r</i>	Moves a 128-bit value from an unaligned 128-bit memory location to the destination XMM register.						



Related Instructions

MOVDQU

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE3 instructions are not supported, as indcated by ECX bit 0 of CPUID standard function 1.
	Х	X	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	X	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		X	Х	An unaligned-memory reference was performed while alignment checking was enabled.

LDMXCSR

Load MXCSR Control/Status Register

Loads the MXCSR register with a 32-bit value from memory. The least-significant bit of the memory location is loaded in bit 0 of MXCSR. Bits 31–16 of the MXCSR are reserved and must be zero. A general-protection exception occurs if the LDMXCSR instruction attempts to load non-zero values into MXCSR bits 31–16.

The MXCSR register is described in "Registers" in Volume 1.

The LDMXCSR instruction is an SSE instruction; check the status of EDX bit 25 returned by CPUID standard function 1 to verify that the processor supports this function. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
LDMXCSR mem32	0F AE /2	Loads MXCSR register with 32-bit value in memory.

Related Instructions

STMXCSR

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
М	М	М	М	М	М	М	М	М	М	М	М	М	М	M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

140 LDMXCSR

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception					
Invalid opcode, #UD	X	Х	Х	The SSE instructions are not supported, as indicated by					
	X	X X		EDX bit 25 of CPUID standard function 1. The emulate bit (EM) of CR0 was set to 1.					
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.					
Device not available, #NM	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.						
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.					
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.					
			Х	A null data segment was used to reference memory.					
	Χ	Х	Х	Ones were written to the reserved bits in MXCSR.					
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.					
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.					

MASKMOVDQU Masked Move Double Quadword Unaligned

Stores bytes from the first source operand as selected by the sign bits in the second source operand (sign-bit is 0 = no write and sign-bit is 1 = write) to a memory location specified in the DS:rDI registers. The first source operand is an XMM register, and the second source operand is another XMM register. The store address may be unaligned.


A mask value of all 0s results in the following behavior:

- No data is written to memory.
- Code and data breakpoints are not guaranteed to be signaled in all implementations.
- Exceptions associated with memory addressing and page faults are not guaranteed to be signaled in all implementations.

MASKMOVDQU implicitly uses weakly-ordered, write-combining buffering for the data, as described in "Buffering and Combining Memory Writes" in Volume 2. For data that is shared by multiple processors, this instruction should be used together with a fence instruction in order to ensure data coherency (refer to "Cache and TLB Management" in Volume 2).

The MASKMOVDQU instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MASKMOVDQU xmm1, xmm2	66 0F F7 /r	Store bytes from an XMM register selected by a mask value in another XMM register to DS:rDI.



Related Instructions

MASKMOVQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

MAXPD

Maximum Packed Double-Precision Floating- Point

Compares each of the two packed double-precision floating-point values in the first source operand with the corresponding packed double-precision floating-point value in the second source operand and writes the numerically greater of the two values for each comparison in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MAXPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MAXPD xmm1, xmm2/mem128

66 0F 5F /r

Compares two pairs of packed double-precision values in an XMM register and another XMM register or 128-bit memory location and writes the greater value of each comparison in the destination XMM register.



Related Instructions

MAXPS, MAXSD, MAXSS, MINPD, MINPS, MINSD, MINSS

MAXPD 145

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception					
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.					
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.					
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.					
	v		Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.					
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.					
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.					
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.					
			Х	A null data segment was used to reference memory.					
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.					
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.					
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.					

146 MAXPD

Exception	Real	Virtual 8086	Protected	Cause of Exception								
SIMD Floating-Point Exceptions												
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.								
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.								

MAXPS

Maximum Packed Single-Precision Floating- Point

Compares each of the four packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the numerically greater of the two values for each comparison in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MAXPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MAXPS xmm1, xmm2/mem128

0F 5F /r

Compares four pairs of packed single-precision values in an XMM register and another XMM register or 128-bit memory location and writes the maximum value of each comparison in the destination XMM register.



148 MAXPS

Related Instructions

MAXPD, MAXSD, MAXSS, MINPD, MINPS, MINSD, MINSS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	X	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	X	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		X	Х	A page fault resulted from the execution of the instruction.

MAXPS 149

Exception	Real	Virtual 8086	Protected	Cause of Exception		
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions for details.		
SIMD Floating-Point Exceptions						
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.		
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.		

150 MAXPS

MAXSD

Maximum Scalar Double-Precision Floating- Point

Compares the double-precision floating-point value in the low-order 64 bits of the first source operand with the double-precision floating-point value in the low-order 64 bits of the second source operand and writes the numerically greater of the two values in the low-order quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or a 64-bit memory location. The high-order quadword of the destination XMM register is not modified.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MAXSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MAXSD xmm1, xmm2/mem64

F2 0F 5F /r

Compares scalar double-precision values in an XMM register and another XMM register or 64-bit memory location and writes the greater of the two values in the destination XMM register.



Related Instructions

MAXPD, MAXPS, MAXSS, MINPD, MINPS, MINSD, MINSS

MAXSD 151

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			X	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		X	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions for details.

152 MAXSD

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

MAXSS

Maximum Scalar Single-Precision Floating- Point


writes the greater of the two values in the destination XMM register.

Compares the single-precision floating-point value in the low-order 32 bits of the first source operand with the single-precision floating-point value in the low-order 32 bits of the second source operand and writes the numerically greater of the two values in the low-order 32 bits of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or a 32-bit memory location. The three high-order doublewords of the destination XMM register are not modified.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.

The MAXSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MAXSS xmm1, xmm2/mem32	F3 0F 5F/r	Compares scalar single-precision floating-point values in an XMM register and another XMM register or 32-bit memory location and



Related Instructions

MAXPD, MAXPS, MAXSD, MINPD, MINPS, MINSD, MINSS, PFMAX

154 MAXSS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	X	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions for details.

MAXSS 155

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

156 MAXSS

MINPD

Minimum Packed Double-Precision Floating-Point

Compares each of the two packed double-precision floating-point values in the first source operand with the corresponding packed double-precision floating-point value in the second source operand and writes the numerically lesser of the two values for each comparison in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or a 128-bit memory location.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MINPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MINPD xmm1, xmm2/mem128

66 0F 5D /r

Compares two pairs of packed double-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and writes the lesser value of each comparison in the destination XMM register.



Related Instructions

MAXPD, MAXPS, MAXSD, MAXSS, MINPS, MINSD, MINSS

MINPD 157

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions for details.

158 MINPD

Exception	Real	Virtual 8086	Protected	Cause of Exception
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

MINPS

Minimum Packed Single-Precision Floating-Point

The MINPS instruction compares each of the four packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the numerically lesser of the two values for each comparison in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or a 128-bit memory location.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MINPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MINPS xmm1, xmm2/mem128

0F 5D /r

Compares four pairs of packed single-precision values in an XMM register and another XMM register or 128-bit memory location and writes the numerically lesser value of each comparison in the destination XMM register.



160 MINPS

Related Instructions

MAXPD, MAXPS, MAXSD, MAXSS, MINPD, MINSD, MINSS, PFMIN

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		X	Х	A page fault resulted from the execution of the instruction.

MINPS 161

Exception	Real	Virtual 8086	Protected	Cause of Exception
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	AD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

162 MINPS

MINSD

Minimum Scalar Double-Precision Floating-Point

Compares the double-precision floating-point value in the low-order 64 bits of the first source operand with the double-precision floating-point value in the low-order 64 bits of the second source operand and writes the numerically lesser of the two values in the low-order 64 bits of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or a 64-bit memory location. The high-order quadword of the destination XMM register is not modified.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MINSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MINSD xmm1, xmm2/mem64

F2 0F 5D /r

Compares scalar double-precision floating-point values in an XMM register and another XMM register or 64-bit memory location and writes the lesser of the two values in the destination XMM register.



Related Instructions

MAXPD, MAXPS, MAXSD, MAXSS, MINPD, MINPS, MINSS

MINSD 163

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	X	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			X	A null data segment was used to reference memory.
Page fault, #PF		Χ	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

164 MINSD

Exception	Real	Virtual 8086	Protected	Cause of Exception						
SIMD Floating-Point Exceptions										
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.						
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.						

MINSS

Minimum Scalar Single-Precision Floating-Point

Compares the single-precision floating-point value in the low-order 32 bits of the first source operand with the single-precision floating-point value in the low-order 32 bits of the second source operand and writes the numerically lesser of the two values in the low-order 32 bits of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or a 32-bit memory location. The three high-order doublewords of the destination XMM register are not modified.

If both source operands are equal to zero, the value in the second source operand is returned. If either operand is a NaN (SNaN or QNaN), and invalid-operation exceptions are masked, the second source operand is written to the destination.


The MINSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Opcode	Description
	Opcode

MINSS xmm1, xmm2/mem32

F3 0F 5D /r

Compares scalar single-precision floating-point values in an XMM register and another XMM register or 32-bit memory location and writes the lesser of the two values in the destination XMM register.



Related Instructions

MAXPD, MAXPS, MAXSD, MAXSS, MINPD, MINPS, MINSD

rFLAGS Affected

None

166 MINSS

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	X	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN or QNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

MINSS 167

MOVAPD

Move Aligned Packed Double-Precision Floating-Point


Moves two packed double-precision floating-point values:


- from an XMM register or 128-bit memory location to another XMM register, or
- from an XMM register to another XMM register or 128-bit memory location.

A memory operand that is not aligned on a 16-byte boundary causes a general-protection exception.

The MOVAPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVAPD xmm1, xmm2/mem128	66 0F 28 /r	Moves packed double-precision floating-point value from an XMM register or 128-bit memory location to an XMM register.
MOVAPD xmm1/mem128, xmm2	66 0F 29 /r	Moves packed double-precision floating-point value from an XMM register to an XMM register or 128-bit memory location.





168 MOVAPD

Related Instructions

MOVHPD, MOVLPD, MOVMSKPD, MOVSD, MOVUPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

MOVAPS

Move Aligned Packed Single-Precision Floating-Point

Moves four packed single-precision floating-point values:


- from an XMM register or 128-bit memory location to another XMM register, or
- from an XMM register to another XMM register or 128-bit memory location.


The MOVAPS instruction is an SSE instruction; check the status of EDX bit 25 returned by CPUID standard function 1 to verify that the processor supports this function. (See "CPUID" in Volume 3.)

A memory operand that is not aligned on a 16-byte boundary causes a general-protection exception.

Mnemonic	Opcode	Description
MOVAPS xmm1, xmm2/mem128	0F 28 /r	Moves aligned packed single-precision floating-point value from an XMM register or 128-bit memory location to the destination XMM register.
MOVAPS xmm1/mem128, xmm2	0F 29 <i>/r</i>	Moves aligned packed single-precision floating-point value from an XMM register to the destination XMM register or 128-bit memory location.

170 MOVAPS





Related Instructions

MOVHLPS, MOVHPS, MOVLPS, MOVMSKPS, MOVSS, MOVUPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

172 MOVAPS

MOVD

Move Doubleword or Quadword


Moves a 32-bit or 64-bit value in one of the following ways:

- from a 32-bit or 64-bit general-purpose register or memory location to the loworder 32 or 64 bits of an XMM register, with zero-extension to 128 bits
- from the low-order 32 or 64 bits of an XMM to a 32-bit or 64-bit general-purpose register or memory location
- from a 32-bit or 64-bit general-purpose register or memory location to the loworder 32 bits (with zero-extension to 64 bits) or the full 64 bits of an MMX register
- from the low-order 32 or the full 64 bits of an MMX register to a 32-bit or 64-bit general-purpose register or memory location

The MOVD instruction is an MMX instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVD xmm, reg/mem32	66 0F 6E/r	Move 32-bit value from a general-purpose register or 32-bit memory location to an XMM register.
MOVD xmm, reg/mem64	66 0F 6E/r	Move 64-bit value from a general-purpose register or 64-bit memory location to an XMM register.
MOVD reg/mem32, xmm	66 0F 7E/r	Move 32-bit value from an XMM register to a 32-bit general-purpose register or memory location.
MOVD reg/mem64, xmm	66 0F 7E/r	Move 64-bit value from an XMM register to a 64-bit general-purpose register or memory location.

MOVD 173



174 MOVD

Related Instructions

MOVDQA, MOVDQU, MOVDQ2Q, MOVQ, MOVQ2DQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions (All Modes)

Exception	Real	Virtual 8086	Protected	Description
Invalid opcode, #UD	X	X	X	The MMX™ instructions are not supported, as indicated by EDX bit 23 of CPUID standard function 1.
	Х	Х	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The instruction used XMM registers while CR4.OSFXSR=0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
x87 floating-point exception pending, #MF	Х	Х	Х	An x87 floating-point exception was pending and the instruction referenced an MMX register.
Alignment check, #AC		X	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVD 175

MOVDDUP


Move Double-Precision and Duplicate

Moves a quadword value with its duplicate from the source operand to each quadword half of the XMM destination operand. The source operand may be an XMM register or the address of the least-significant byte of 64 bits of data in memory. When an XMM register is specified as the source operand, the lower 64-bits are duplicated and copied. When a memory address is specified, the 8 bytes of data at *mem64* are duplicated and loaded.

The MOVDDUP instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVDDUP xmm1, xmm2/mem64	F2 0F 12 /r	Moves two copies of the lower 64 bits of the source XMM or 128-bit memory operand to the lower and upper quadwords of the destination XMM register.

Related Instructions



Related Instructions

MOVSHDUP, MOVSLDUP

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions


Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVDQ2Q Move Quadword to Quadword

Moves the low-order 64-bit value in an XMM register to a 64-bit MMX register.

The MOVDQ2Q instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVDQ2Q mmx, xmm	F2 0F D6 /r	Moves low-order 64-bit value from an XMM register to the destination MMX register.



Related Instructions

MOVD, MOVDQA, MOVDQU, MOVQ, MOVQ2DQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
General protection			Х	The destination operand was in a non-writable segment.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception was pending due to an x87 floating-point instruction.

MOVDQA

Move Aligned Double Quadword


Moves an aligned 128-bit (double quadword) value:

- from an XMM register or 128-bit memory location to another XMM register, or
- from an XMM register to a 128-bit memory location or another XMM register.

A memory operand that is not aligned on a 16-byte boundary causes a general-protection exception.

The MOVDQA instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVDQA xmm1, xmm2/mem128	66 0F 6F/r	Moves 128-bit value from an XMM register or 128-bit memory location to the destination XMM register.
MOVDQA xmm1/mem128, xmm2	66 0F 7F/r	Moves 128-bit value from an XMM register to the destination XMM register or 128-bit memory location.



Related Instructions

MOVD, MOVDQU, MOVDQ2Q, MOVQ, MOVQ2DQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

MOVDQU

Move Unaligned Double Quadword


Moves an unaligned 128-bit (double quadword) value:

- from an XMM register or 128-bit memory location to another XMM register, or
- from an XMM register to another XMM register or 128-bit memory location.

Memory operands that are not aligned on a 16-byte boundary do not cause a general-protection exception.

The MOVDQU instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVDQU xmm1, xmm2/mem128	F3 0F 6F/r	Moves 128-bit value from an XMM register or unaligned 128-bit memory location to the destination XMM register.
MOVDQU xmm1/mem128, xmm2	F3 0F 7F <i>/r</i>	Moves 128-bit value from an XMM register to the destination XMM register or unaligned 128-bit memory location.



Related Instructions

MOVD, MOVDQA, MOVDQ2Q, MOVQ, MOVQ2DQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indcated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned-memory reference was performed while alignment checking was enabled.


MOVHLPS

Move Packed Single-Precision Floating-Point High to Low

Moves two packed single-precision floating-point values from the high-order 64 bits of an XMM register to the low-order 64 bits of another XMM register. The high-order 64 bits of the destination XMM register are not modified.

The MOVHLPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVHLPS xmm1, xmm2	0F 12 <i>/r</i>	Moves two packed single-precision floating-point values from an XMM register to the destination XMM register.



Related Instructions

MOVAPS, MOVHPS, MOVLHPS, MOVLPS, MOVMSKPS, MOVSS, MOVUPS

rFLAGS Affected

None

MXCSR Flags Affected

None

184 MOVHLPS

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

MOVHPD Move High Packed Double-Precision Floating-Point


Moves a double-precision floating-point value:


- from a 64-bit memory location to the high-order 64 bits of an XMM register, or
- from the high-order 64 bits of an XMM register to a 64-bit memory location.

The low-order 64 bits of the destination XMM register are not modified.

The MOVHPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVHPD xmm, mem64	66 0F 16 <i>/r</i>	Moves double-precision floating-point value from a 64-bit memory location to an XMM register.
MOVHPD mem64, xmm	66 0F 17 <i>/r</i>	Moves double-precision floating-point value from an XMM register to a 64-bit memory location.





Related Instructions

MOVAPD, MOVLPD, MOVMSKPD, MOVSD, MOVUPD

186 MOVHPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVHPD 187

MOVHPS

Move High Packed Single-Precision Floating-Point


Moves two packed single-precision floating-point values:


- from a 64-bit memory location to the high-order 64 bits of an XMM register, or
- from the high-order 64 bits of an XMM register to a 64-bit memory location.

The low-order 64 bits of the destination XMM register are not modified.

The MOVHPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVHPS xmm, mem64	0F 16 <i>/r</i>	Moves two packed single-precision floating-point values from a 64-bit memory location to an XMM register.
MOVHPS mem64, xmm	0F 17 <i>/r</i>	Moves two packed single-precision floating-point values from an XMM register to a 64-bit memory location.





188 MOVHPS

Related Instructions

MOVAPS, MOVHLPS, MOVLHPS, MOVLPS, MOVMSKPS, MOVSS, MOVUPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVHPS 189


MOVLHPS

Move Packed Single-Precision Floating-Point Low to High

Moves two packed single-precision floating-point values from the low-order 64 bits of an XMM register to the high-order 64 bits of another XMM register. The low-order 64 bits of the destination XMM register are not modified.

The MOVLHPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

MnemonicOpcodeDescriptionMOVLHPS xmm1, xmm20F 16/rMoves two packed single-precision floating-point values from an XMM register to another XMM register.



Related Instructions

MOVAPS, MOVHLPS, MOVHPS, MOVLPS, MOVMSKPS, MOVSS, MOVUPS

rFLAGS Affected

None

MXCSR Flags Affected

None

190 MOVLHPS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

сору

movlpd.eps

MOVLPD

Move Low Packed Double-Precision Floating-Point


Moves a double-precision floating-point value:

- from a 64-bit memory location to the low-order 64 bits of an XMM register, or
- from the low-order 64 bits of an XMM register to a 64-bit memory location.

The high-order 64 bits of the destination XMM register are not modified.

The MOVLPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVLPD xmm, mem64	66 0F 12 <i>/r</i>	Moves double-precision floating-point value from a 64-bit memory location to an XMM register.
MOVLPD mem64, xmm	66 0F 13 /r	Moves double-precision floating-point value from an XMM register to a 64-bit memory location.



Related Instructions

MOVAPD, MOVHPD, MOVMSKPD, MOVSD, MOVUPD

192 MOVLPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVLPD 193

MOVLPS

Move Low Packed Single-Precision Floating-Point


Moves two packed single-precision floating-point values:


- from a 64-bit memory location to the low-order 64 bits of an XMM register, or
- from the low-order 64 bits of an XMM register to a 64-bit memory location

The high-order 64 bits of the destination XMM register are not modified.

The MOVLPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVLPS xmm, mem64	0F 12 <i>/r</i>	Moves two packed single-precision floating-point values from a 64-bit memory location to an XMM register.
MOVLPS mem64, xmm	0F 13 <i>/r</i>	Moves two packed single-precision floating-point values from an XMM register to a 64-bit memory location.





194 MOVLPS

Related Instructions

MOVAPS, MOVHLPS, MOVHPS, MOVLHPS, MOVMSKPS, MOVSS, MOVUPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of the control register (CR4) was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVLPS 195


MOVMSKPD

Extract Packed Double-Precision Floating-Point Sign Mask

Moves the sign bits of two packed double-precision floating-point values in an XMM register to the two low-order bits of a 32-bit general-purpose register, with zero-extension.

The MOVMSKPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVMSKPD reg32, xmm	66 0F 50 <i>/r</i>	Move sign bits in an XMM register to a 32-bit general-purpose register.



Related Instructions

MOVMSKPS, PMOVMSKB

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception (vector)	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.


MOVMSKPS

Extract Packed Single-Precision Floating-Point Sign Mask

Moves the sign bits of four packed single-precision floating-point values in an XMM register to the four low-order bits of a 32-bit general-purpose register, with zero-extension.

The MOVMSKPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVMSKPS reg32, xmm	0F 50 /r	Move sign bits in an XMM register to a 32-bit general-purpose register.



Related Instructions

MOVMSKPD, PMOVMSKB

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	X	The emulate bit (EM) of CR0 was set to 1.
	Х	X	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

MOVNTDQ

Move Non-Temporal Double Quadword

Stores a 128-bit (double quadword) XMM register value into a 128-bit memory location. This instruction indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The exact method by which cache pollution is minimized depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.


MOVNTDQ is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE instruction to force strong memory ordering of MOVNTDQ with respect to other stores.

The MOVNTDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description		
MOVNITOO mam 120 ymm	CC 0F F7 /r	Stores a 120 bit VMM register value into a 120 bit		

MOVNTDQ *mem128*, *xmm* 66 0F E7 /*r*

Stores a 128-bit XMM register value into a 128-bit memory location, minimizing cache pollution.



Related Instructions

MOVNTI, MOVNTPD, MOVNTPS, MOVNTQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (CR0.EM) was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (CR4.OSFXSR) was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (CR0.TS) was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from executing the instruction.

MOVNTPD

Move Non-Temporal Packed Double-Precision Floating-Point

Stores two double-precision floating-point XMM register values into a 128-bit memory location. This instruction indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The exact method by which cache pollution is minimized depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.


The MOVNTPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MOVNTPD mem128, xmm

66 0F 2B /r

Stores two packed double-precision floating-point XMM register values into a 128-bit memory location, minimizing cache pollution.



MOVNTPD is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE instruction to force strong memory ordering of MOVNTPD with respect to other stores.

Related Instructions

MOVNTDQ, MOVNTI, MOVNTPS, MOVNTQ

rFLAGS Affected

None

MXCSR Flags Affected

202 MOVNTPD

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (CR0.EM) was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (CR4.OSFXSR) was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (CR0.TS) was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from executing the instruction.


MOVNTPS

Move Non-Temporal Packed Single-Precision Floating-Point

Stores four single-precision floating-point XMM register values into a 128-bit memory location. This instruction indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The exact method by which cache pollution is minimized depends on the hardware implementation of the instruction. For further information, see "Memory Optimization" in Volume 1.

The MOVNTPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVNTPS mem128, xmm	0F 2B/r	Stores four packed single-precision floating-point XMM register values into a 128-bit memory location, minimizing cache pollution.



MOVNTPD is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE instruction to force strong memory ordering of MOVNTPD with respect to other stores.

Related Instructions

MOVNTDO, MOVNTI, MOVNTPD, MOVNTO

rFLAGS Affected

None

204 MOVNTPS

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	X	X	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	х	Х	The emulate bit (CR0.EM) was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (CR4.OSFXSR) was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (CR0.TS) was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
	Х	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		X	Х	A page fault resulted from executing the instruction.

MOVNTPS 205

MOVQ


Move Quadword

Moves a 64-bit value in one of the following ways:

- from the low-order 64 bits of an XMM register or a 64-bit memory location to the low-order 64 bits of another XMM register, with zero-extension to 128 bits
- from the low-order 64 bits of an XMM register to the low-order 64 bits of another XMM register, with zero-extension to 128 bits or to a 64-bit memory location

The MOVQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVQ xmm1, xmm2/mem64	F3 0F 7E /r	Moves 64-bit value from an XMM register or memory location to an XMM register.
MOVQ xmm1/mem64, xmm2	66 0F D6 /r	Moves 64-bit value from an XMM register to an XMM register or memory location.



Related Instructions

MOVD, MOVDQA, MOVDQU, MOVDQ2Q, MOVQ2DQ

206 MOVQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVQ 207


MOVQ2DQ

Move Quadword to Quadword

Moves a 64-bit value from an MMX register to the low-order 64 bits of an XMM register, with zero-extension to 128 bits.

The MOVQ2DQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVQ2DQ xmm, mmx	F3 0F D6 /r	Moves 64-bit value from an MMX [™] register to an XMM register.



Related Instructions

MOVD, MOVDQA, MOVDQU, MOVDQ2Q, MOVQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
x87 floating-point exception pending, #MF	Х	Х	Х	An exception was pending due to an x87 floating-point instruction.

MOVSD

Move Scalar Double-Precision Floating-Point

Moves a scalar double-precision floating-point value:

- from the low-order 64 bits of an XMM register or a 64-bit memory location to the low-order 64 bits of another XMM register, or
- from the low-order 64 bits of an XMM register to the low-order 64 bits of another XMM register or a 64-bit memory location.


If the source operand is an XMM register, the high-order 64 bits of the destination XMM register are not modified. If the source operand is a memory location, the high-order 64 bits of the destination XMM register are cleared to all 0s.

This MOVSD instruction should not be confused with the MOVSD (move string doubleword) instruction with the same mnemonic in the general-purpose instruction set. Assemblers can distinguish the instructions by the number and type of operands.

The MOVSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVSD xmm1, xmm2/mem64	F2 0F 10 /r	Moves double-precision floating-point value from an XMM register or 64-bit memory location to an XMM register.
MOVSD xmm1/mem64, xmm2	F2 0F 11 /r	Moves double-precision floating-point value from an XMM register to an XMM register or 64-bit memory location.

210 MOVSD



Related Instructions

MOVAPD, MOVHPD, MOVLPD, MOVMSKPD, MOVUPD

rFLAGS Affected

None.

MXCSR Flags Affected

None.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

212 MOVSD

MOVSHDUP

Move Single-Precision High and Duplicate


Moves two copies of the second doubleword of data in the source XMM register or 128-bit memory operand to bits 31–0 and bits 63–32 of the destination XMM register; moves two copies of the fourth doubleword of data in the source operand to bits 95–64 and bits 127–96 of the destination XMM register.

The MOVSHDUP instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MOVSHDUP xmm1, xmm2/mem128 F3 0F 16 /r

Copies the second 32-bits from the source operand to the first and second 32-bit segments of the destination XMM register; copies the fourth 32-bits from the source operand to the third and fourth 32-bit segments of the destination XMM register.



Related Instructions

MOVDDUP, MOVSLDUP

rFLAGS Affected

None.

MXCSR Flags Affected

None.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

214 MOVSHDUP

MOVSLDUP

Move Single-Precision Low and Duplicate


Moves two copies of the first doubleword of data in the source XMM register or 128-bit memory operand to bits 31–0 and bits 32–63 of the destination XMM register and moves two copies of the third doubleword of data in the source operand to bits 95–64 and bits 127–96 of the destination XMM register.

The MOVSLDUP instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MOVSLDUP xmm1, xmm2/mem128 F3 0F 12 /r

Copies the first 32-bits from the source operand to the first and second 32-bit segments of the destination XMM register; copies the third 32-bits from the source operand to the third and fourth 32-bit segments of the destination XMM register.



Related Instructions

MOVDDUP, MOVSHDUP

rFLAGS Affected

None

MXCSR Flags Affected

None

Franking	Deel	Virtual	Duratastad	Course of Fuscastion
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Χ	Χ	Х	The SSE3 instructions are not supported, as indicated by
				ECX bit 0 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

216 MOVSLDUP

MOVSS

Move Scalar Single-Precision Floating-Point

Moves a scalar single-precision floating-point value:


- from the low-order 32 bits of an XMM register or a 32-bit memory location to the low-order 32 bits of another XMM register, or
- from a 32-bit memory location to the low-order 32 bits of an XMM register, with zero-extension to 128 bits.

If the source operand is an XMM register, the high-order 96 bits of the destination XMM register are not modified. If the source operand is a memory location, the high-order 96 bits of the destination XMM register are cleared to all 0s.

The MOVSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVSS xmm1, xmm2/mem32	F3 0F 10 /r	Moves single-precision floating-point value from an XMM register or 32-bit memory location to an XMM register.
MOVSS xmm1/mem32, xmm2	F3 0F 11 /r	Moves single-precision floating-point value from an XMM register to an XMM register or 32-bit memory location.

MOVSS 217



Related Instructions

MOVAPS, MOVHLPS, MOVHPS, MOVLPS, MOVLPS, MOVMSKPS, MOVUPS

rFLAGS Affected

None

MXCSR Flags Affected

None

218 MOVSS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

MOVSS 219

MOVUPD

Move Unaligned Packed Double-Precision Floating-Point

Moves two packed double-precision floating-point values:


- from an XMM register or 128-bit memory location to another XMM register, or
- from an XMM register to another XMM register or 128-bit memory location.


Memory operands that are not aligned on a 16-byte boundary do not cause a general-protection exception.

The MOVUPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVUPD xmm1, xmm2/mem128	66 0F 10 <i>/r</i>	Moves two packed double-precision floating-point values from an XMM register or unaligned 128-bit memory location to an XMM register.
MOVUPD xmm1/mem128, xmm2	66 0F 11 /r	Moves two packed double-precision floating-point values from an XMM register to an XMM register or unaligned 128-bit memory location.

220 MOVUPD





Related Instructions

 $MOVAPD,\,MOVHPD,\,MOVLPD,\,MOVMSKPD,\,MOVSD$

rFLAGS Affected

None

MXCSR Flags Affected

None

MOVUPD 221

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned-memory reference was performed while alignment checking was enabled.

222 MOVUPD

MOVUPS

Move Unaligned Packed Single-Precision Floating-Point

Moves four packed single-precision floating-point values:


- from an XMM register or 128-bit memory location to another XMM register, or
- from an XMM register to another XMM register or 128-bit memory location.


Memory operands that are not aligned on a 16-byte boundary do not cause a general-protection exception.

The MOVUPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MOVUPS xmm1, xmm2/mem128	0F 10 <i>/r</i>	Moves four packed single-precision floating-point values from an XMM register or unaligned 128-bit memory location to an XMM register.
MOVUPS xmm1/mem128, xmm2	0F 11 /r	Moves four packed single-precision floating-point values from an XMM register to an XMM register or unaligned 128-bit memory location.

MOVUPS 223





Related Instructions

MOVAPS, MOVHLPS, MOVHPS, MOVLPS, MOVLPS, MOVMSKPS, MOVSS

rFLAGS Affected

None

MXCSR Flags Affected

None

224 MOVUPS

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned-memory reference was performed while alignment checking was enabled.

MOVUPS 225

MULPD

Multiply Packed Double-Precision Floating- Point

Multiplies each of the two packed double-precision floating-point values in the first source operand by the corresponding packed double-precision floating-point value in the second source operand and writes the result of each multiplication operation in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The MULPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MULPD xmm1, xmm2/mem128

66 0F 59 /r

Multiplies packed double-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and writes the results in the destination XMM register.



Related Instructions

MULPS, MULSD, MULSS, PFMUL

rFLAGS Affected

None

226 MULPD

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIA	 MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	X	X	A source operand was an SNaN value.
(12)	Х	Х	Х	±Zero was multiplied by ±infinity.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.

MULPD 227

Exception	Real	Virtual 8086	Protected	Cause of Exception
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

228 MULPD

MULPS

Multiply Packed Single-Precision Floating-Point

Multiplies each of the four packed single-precision floating-point values in first source operand by the corresponding packed single-precision floating-point value in the second source operand and writes the result of each multiplication operation in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The MULPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MULPS xmm1, xmm2/mem128

0F 59 /r

Multiplies packed single-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and writes the results in the destination XMM register.



Related Instructions

MULPD, MULSD, MULSS, PFMUL

rFLAGS Affected

None

MULPS 229

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	IMD Floating-Point X X		Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	⊔ MD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	X	A source operand was an SNaN value.
-1 (-)	Χ	Х	Х	±Zero was multipled by ±infinity.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.

230 MULPS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

MULSD

Multiply Scalar Double-Precision Floating-Point

Multiplies the double-precision floating-point value in the low-order quadword of first source operand by the double-precision floating-point value in the low-order quadword of the second source operand and writes the result in the low-order quadword of the destination (first source). The high-order quadword of the destination is not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 64-bit memory location.


The MULSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

MULSD xmm1, xmm2/mem64

F2 0F 59 /r

Multiplies low-order double-precision floating-point values in an XMM register and another XMM register or 64-bit memory location and writes the result in the low-order quadword of the destination XMM register.



Related Instructions

MULPD, MULPS, MULSS, PFMUL

rFLAGS Affected

None

232 MULSD

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	AD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Χ	Х	X	±Zero was multipled by ±infinity.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.

MULSD 233

Exception	Real	Virtual 8086	Protected	Cause of Exception
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

234 MULSD


MULSS

Multiply Scalar Single-Precision Floating-Point

Multiplies the single-precision floating-point value in the low-order doubleword of first source operand by the single-precision floating-point value in the low-order doubleword of the second source operand and writes the result in the low-order doubleword of the destination (first source). The three high-order doublewords of the destination are not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 32-bit memory location.

The MULSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
MULSS xmm1, xmm2/mem32	F3 0F 59 <i>/r</i>	Multiplies low-order single-precision floating-point values in an XMM register and another XMM register or 32-bit memory location and writes the result in the low-order doubleword of the destination XMM register.



Related Instructions

MULPD, MULPS, MULSD, PFMUL

rFLAGS Affected

None

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Χ	Х	Х	±Zero was multipled by ±infinity.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.

236 MULSS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

MULSS 237

ORPD

Logical Bitwise OR Packed Double-Precision Floating-Point

Performs a bitwise logical OR of the two packed double-precision floating-point values in the first source operand and the corresponding two packed double-precision floating-point values in the second source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ORPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ORPD xmm1, xmm2/mem128

66 0F 56 /r

Performs bitwise logical OR of two packed double-precision floatingpoint values in an XMM register and in another XMM register or 128bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDNPS, ANDPD, ANDPS, ORPS, XORPD, XORPS

rFLAGS Affected

None

MXCSR Flags Affected

None

238 ORPD

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

ORPS

Logical Bitwise OR Packed Single-Precision Floating-Point

Performs a bitwise logical OR of the four packed single-precision floating-point values in the first source operand and the corresponding four packed single-precision floating-point values in the second source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The ORPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

ORPS xmm1, xmm2/mem128

0F 56 /r

Performs bitwise logical OR of four packed single-precision floatingpoint values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDNPS, ANDPD, ANDPS, ORPD, XORPD, XORPS

rFLAGS Affected

None

MXCSR Flags Affected

240 ORPS

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PACKSSDW

Pack with Saturation Signed Doubleword to Word

Converts each 32-bit signed integer in the first and second source operands to a 16-bit signed integer and packs the converted values into words in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

Converted values from the first source operand are packed into the low-order words of the destination, and the converted values from the second source operand are packed into the high-order words of the destination.


The PACKSSDW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PACKSSDW xmm1, xmm2/mem128

66 0F 6B /r

Packs 32-bit signed integers in an XMM register and another XMM register or 128-bit memory location into 16-bit signed integers in an XMM register.



For each packed value in the destination, if the value is larger than the largest signed 16-bit integer, it is saturated to 7FFFh, and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.

242 PACKSSDW

Related Instructions

PACKSSWB, PACKUSWB

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PACKSSWB

Pack with Saturation Signed Word to Byte

Converts each 16-bit signed integer in the first and second source operands to an 8-bit signed integer and packs the converted values into bytes in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

Converted values from the first source operand are packed into the low-order bytes of the destination, and the converted values from the second source operand are packed into the high-order bytes of the destination.


The PACKSSWB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PACKSSWB xmm1, xmm2/mem128

66 0F 63 /r

Packs 16-bit signed integers in an XMM register and another XMM register or 128-bit memory location into 8-bit signed integers in an XMM register.



For each packed value in the destination, if the value is larger than the largest signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h.

Related Instructions

PACKSSDW, PACKUSWB

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PACKSSWB 245

PACKUSWB

Pack with Saturation Signed Word to Unsigned Byte

Converts each 16-bit signed integer in the first and second source operands to an 8-bit unsigned integer and packs the converted values into bytes in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

Converted values from the first source operand are packed into the low-order bytes of the destination, and the converted values from the second source operand are packed into the high-order bytes of the destination.


The PACKUSWB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PACKUSWB xmm1, xmm2/mem128

66 0F 67 /r

Packs 16-bit signed integers in an XMM register and another XMM register or 128-bit memory location into 8-bit unsigned integers in an XMM register.



For each packed value in the destination, if the value is larger than the largest unsigned 8-bit integer, it is saturated to FFh, and if the value is smaller than the smallest unsigned 8-bit integer, it is saturated to 00h.

246 PACKUSWB

Related Instructions

PACKSSDW, PACKSSWB

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDB

Packed Add Bytes

Adds each packed 8-bit integer value in the first source operand to the corresponding packed 8-bit integer in the second source operand and writes the integer result of each addition in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDB xmm1, xmm2/mem128

66 0F FC/r

Adds packed byte integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written in the destination.

Related Instructions

PADDD, PADDQ, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW

rFLAGS Affected

None

248 PADDB

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDB 249

PADDD

Packed Add Doublewords

Adds each packed 32-bit integer value in the first source operand to the corresponding packed 32-bit integer in the second source operand and writes the integer result of each addition in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDD xmm1, xmm2/mem128

66 OF FE/r

Adds packed 32-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 32 bits of each result are written in the destination.

Related Instructions

PADDB, PADDO, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW

rFLAGS Affected

None

MXCSR Flags Affected

250 PADDD

None

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	X	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDD 251

PADDQ

Packed Add Quadwords

Adds each packed 64-bit integer value in the first source operand to the corresponding packed 64-bit integer in the second source operand and writes the integer result of each addition in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDQ xmm1, xmm2/mem128

66 0F D4 /r

Adds packed 64-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 64 bits of each result are written in the destination.

Related Instructions

PADDB, PADDD, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW

rFLAGS Affected

None

MXCSR Flags Affected

252 PADDQ

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	X	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	X	X	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDSB

Packed Add Signed with Saturation Bytes

Adds each packed 8-bit signed integer value in the first source operand to the corresponding packed 8-bit signed integer in the second source operand and writes the signed integer result of each addition in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDSB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDSB xmm1, xmm2/mem128

66 0F EC /r

Adds packed byte signed integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



For each packed value in the destination, if the value is larger than the largest representable signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h.

Related Instructions

PADDB, PADDD, PADDQ, PADDSW, PADDUSB, PADDUSW, PADDW

rFLAGS Affected

None

254 PADDSB

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDSB 255

PADDSW

Packed Add Signed with Saturation Words

Adds each packed 16-bit signed integer value in the first source operand to the corresponding packed 16-bit signed integer in the second source operand and writes the signed integer result of each addition in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDSW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDSW xmm1, xmm2/mem128

66 0F ED /r

Adds packed 16-bit signed integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



For each packed value in the destination, if the value is larger than the largest representable signed 16-bit integer, it is saturated to 7FFFh, and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.

Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDUSB, PADDUSW, PADDW

rFLAGS Affected

None

256 PADDSW

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	X	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDSW 257

PADDUSB

Packed Add Unsigned with Saturation Bytes

Adds each packed 8-bit unsigned integer value in the first source operand to the corresponding packed 8-bit unsigned integer in the second source operand and writes the unsigned integer result of each addition in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDUSB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDUSB xmm1, xmm2/mem128

66 0F DC/r

Adds packed byte unsigned integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



For each packed value in the destination, if the value is larger than the largest unsigned 8-bit integer, it is saturated to FFh, and if the value is smaller than the smallest unsigned 8-bit integer, it is saturated to 00h.

Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDSW, PADDUSW, PADDW

rFLAGS Affected

None

258 PADDUSB

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDUSB 259

PADDUSW

Packed Add Unsigned with Saturation Words

Adds each packed 16-bit unsigned integer value in the first source operand to the corresponding packed 16-bit unsigned integer in the second source operand and writes the unsigned integer result of each addition in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDUSW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDUSW xmm1, xmm2/mem128

66 0F DD /r

Adds packed 16-bit unsigned integer values in an XMM register and another XMM register or 128-bit memory location and writes result in the destination XMM register.



For each packed value in the destination, if the value is larger than the largest unsigned 16-bit integer, it is saturated to FFFFh, and if the value is smaller than the smallest unsigned 16-bit integer, it is saturated to 0000h.

Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDSW, PADDUSB, PADDW

rFLAGS Affected

None

260 PADDUSW

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDW

Packed Add Words

Adds each packed 16-bit integer value in the first source operand to the corresponding packed 16-bit integer in the second source operand and writes the integer result of each addition in the corresponding word of the destination (second source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PADDW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PADDW xmm1, xmm2/mem128

66 0F FD /r

Adds packed 16-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 16 bits of the result are written in the destination.

Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDSW, PADDUSB, PADDUSW

rFLAGS Affected

None

262 PADDW

MXCSR Flags Affected

None

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PADDW 263


PAND

Packed Logical Bitwise AND

Performs a bitwise logical AND of the values in the first and second source operands and writes the result in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PAND instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PAND xmm1, xmm2/mem128	66 OF DB/r	Performs bitwise logical AND of values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

PANDN, POR, PXOR

rFLAGS Affected

None

MXCSR Flags Affected

None

264 PAND

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PANDN

Packed Logical Bitwise AND NOT

Performs a bitwise logical AND of the value in the second source operand and the one's complement of the value in the first source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PANDN instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

code Description

PANDN xmm1, xmm2/mem128

66 0F DF /r

Performs bitwise logical AND NOT of values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

PAND, POR, PXOR

rFLAGS Affected

None

MXCSR Flags Affected

None

266 PANDN

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PANDN 267

PAVGB

Packed Average Unsigned Bytes

Computes the rounded average of each packed unsigned 8-bit integer value in the first source operand and the corresponding packed 8-bit unsigned integer in the second source operand and writes each average in the corresponding byte of the destination (first source). The average is computed by adding each pair of operands, adding 1 to the 9-bit temporary sum, and then right-shifting the temporary sum by one bit position. The destination and source operands are an XMM register and another XMM register or 128-bit memory location.


The PAVGB instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description

PAVGB xmm1, xmm2/mem128

66 0F E0 /r

Averages packed 8-bit unsigned integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

PAVGW

rFLAGS Affected

None

MXCSR Flags Affected

None

268 PAVGB

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	X	X	The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PAVGW

Packed Average Unsigned Words


Computes the rounded average of each packed unsigned 16-bit integer value in the first source operand and the corresponding packed 16-bit unsigned integer in the second source operand and writes each average in the corresponding word of the destination (first source). The average is computed by adding each pair of operands, adding 1 to the 17-bit temporary sum, and then right-shifting the temporary sum by one bit position. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PAVGW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description

PAVGW *xmm1*, *xmm2*/*mem128* 66 0F E3 /*r*

Averages packed 16-bit unsigned integer values in an XMM register and another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

PAVGB

rFLAGS Affected

None

MXCSR Flags Affected

None

270 PAVGW

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by bit 25 in CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PCMPEQB

Packed Compare Equal Bytes

Compares corresponding packed bytes in the first and second source operands and writes the result of each comparison in the corresponding byte of the destination (first source). For each pair of bytes, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PCMPEQB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PCMPEQB xmm1, xmm2/mem128

66 0F 74 /r

Compares packed bytes in an XMM register and an XMM register or 128-bit memory location.



Related Instructions

PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTD, PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PCMPEQD

Packed Compare Equal Doublewords

Compares corresponding packed 32-bit values in the first and second source operands and writes the result of each comparison in the corresponding 32 bits of the destination (first source). For each pair of doublewords, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PCMPEQD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PCMPEQD xmm1, xmm2/mem128

66 0F 76 /r

Compares packed doublewords in an XMM register and an XMM register or 128-bit memory location.



Related Instructions

PCMPEQB, PCMPEQW, PCMPGTB, PCMPGTD, PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

None

274

Exception	Real	Virtual 8086	Protected	Cause of Exception
•		0000	1101010	-
Invalid opcode, #UD	Х	Х	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PCMPEQW

Packed Compare Equal Words

Compares corresponding packed 16-bit values in the first and second source operands and writes the result of each comparison in the corresponding 16 bits of the destination (first source). For each pair of words, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PCMPEQW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PCMPEQW xmm1, xmm2/mem128

66 0F 75 /r

Compares packed 16-bit values in an XMM register and an XMM register or 128-bit memory location.



Related Instructions

PCMPEQB, PCMPEQD, PCMPGTB, PCMPGTD, PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Χ	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.


PCMPGTB

Packed Compare Greater Than Signed Bytes

Compares corresponding packed signed bytes in the first and second source operands and writes the result of each comparison in the corresponding byte of the destination (first source). For each pair of bytes, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PCMPGTB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PCMPGTB xmm1, xmm2/mem128	66 0F 64 <i>/r</i>	Compares packed signed bytes in an XMM register and an XMM register or 128-bit memory location.



Related Instructions

PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTD, PCMPGTW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.


PCMPGTD

Packed Compare Greater Than Signed Doublewords

Compares corresponding packed signed 32-bit values in the first and second source operands and writes the result of each comparison in the corresponding 32 bits of the destination (first source). For each pair of doublewords, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PCMPGTD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

MnemonicOpcodeDescriptionPCMPGTD xmm1, xmm2/mem12866 0F 66 /rCompares packed signed 32-bit values in an XMM register and an XMM register or 128-bit memory location.



Related Instructions

PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTW

rFLAGS Affected

None

280 PCMPGTD

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PCMPGTW

Packed Compare Greater Than Signed Words

Compares corresponding packed signed 16-bit values in the first and second source operands and writes the result of each comparison in the corresponding 16 bits of the destination (first source). For each pair of words, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PCMPGTW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PCMPGTW xmm1, xmm2/mem128

66 0F 65 /r

Compares packed signed 16-bit values in an XMM register and an XMM register or 128-bit memory location.



Related Instructions

PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTD

rFLAGS Affected

None

MXCSR Flags Affected

282 PCMPGTW

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.


PEXTRW

Extract Packed Word

Extracts a 16-bit value from an XMM register, as selected by the immediate byte operand (as shown in Table 1-2) and writes it to the low-order word of a 32-bit general-purpose register, with zero-extension to 32 bits.

The PEXTRW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

MnemonicOpcodeDescriptionPEXTRW reg32, xmm, imm866 0F C5/r ibExtracts a 16-bit value from an XMM register and writes it to low-order 16 bits of a general-purpose register.



284 PEXTRW

Table 1-2. Immediate-Byte Operand Encoding for 128-Bit PEXTRW

Immediate-Byte Bit Field	Value of Bit Field	Source Bits Extracted
	0	15-0
	1	31–16
	2	47–32
2–0	3	63–48
2-0	4	79–64
	5	95–80
	6	111-96
	7	127–112

Related Instructions

PINSRW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.


PINSRW

Packed Insert Word

Inserts a 16-bit value from the low-order word of a 32-bit general purpose register or a 16-bit memory location into an XMM register. The location in the destination register is selected by the immediate byte operand, as shown in Table 1-3 on page 287. The other words in the destination register operand are not modified.

The PINSRW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

MnemonicOpcodeDescriptionPINSRW xmm, reg32/mem16, imm866 0F C4/r ibInserts a 16-bit value from a general-purpose register or memory location into an XMM register.



pinsrw-128.eps

286 PINSRW

Table 1-3. Immediate-Byte Operand Encoding for 128-Bit PINSRW

Immediate-Byte Bit Field	Value of Bit Field	Destination Bits Filled
	0	15-0
	1	31–16
	2	47–32
2–0	3	63–48
2-0	4	79–64
	5	95–80
	6	111-96
	7	127–112

Related Instructions

PEXTRW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.

PINSRW 287

Exception	Real	Virtual 8086	Protected	Cause of Exception
Lxception	iveai	0000	Fiolecteu	Cause of Exception
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Χ	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

288 PINSRW

PMADDWD

Packed Multiply Words and Add Doublewords

Multiplies each packed 16-bit signed value in the first source operand by the corresponding packed 16-bit signed value in the second source operand, adds the adjacent intermediate 32-bit results of each multiplication (for example, the multiplication results for the adjacent bit fields 63–48 and 47–32, and 31–16 and 15–0), and writes the 32-bit result of each addition in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PMADDWD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMADDWD xmm1, xmm2/mem128

66 0F F5 /r

Multiplies eight packed 16-bit signed values in an XMM register and another XMM register or 128-bit memory location, adds intermediate results, and writes the result in the destination XMM register.



There is only one case in which the result of the multiplication and addition will not fit in a signed 32-bit destination. If all four of the 16-bit source operands used to produce a 32-bit multiply-add result have the value 8000h, the 32-bit result is 8000_0000h, which is incorrect.

Related Instructions

PMULHUW, PMULHW, PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

290 PMADDWD

PMAXSW

Packed Maximum Signed Words

Compares each of the packed 16-bit signed integer values in the first source operand with the corresponding packed 16-bit signed integer value in the second source operand and writes the numerically greater of the two values for each comparison in the corresponding word of the destination (first source). The first source/destination and second source operands are an XMM register and an XMM register or 128-bit memory location.


The PMAXSW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMAXSW xmm1, xmm2/mem128

66 OF EE /r

Compares packed signed 16-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the greater value of each comparison in destination XMM register.



ринахзуу 120.срз

Related Instructions

PMAXUB, PMINSW, PMINUB

rFLAGS Affected

None

MXCSR Flags Affected

None

PMAXSW 291

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1.
	X	X	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Χ	Χ	Х	A memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

292 PMAXSW

PMAXUB

Packed Maximum Unsigned Bytes

Compares each of the packed 8-bit unsigned integer values in the first source operand with the corresponding packed 8-bit unsigned integer value in the second source operand and writes the numerically greater of the two values for each comparison in the corresponding byte of the destination (first source). The first source/destination and second source operands are an XMM register and an XMM register or 128-bit memory location.


The PMAXUB instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMAXUB xmm1, xmm2/mem128

66 0F DE /r

Compares packed unsigned 8-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the greater value of each compare in the destination XMM register.



PMAXSW, PMINSW, PMINUB

rFLAGS Affected

Related Instructions

None

MXCSR Flags Affected

None

PMAXUB 293

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Χ	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Χ	Х	Х	A memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

294 PMAXUB

PMINSW

Packed Minimum Signed Words

Compares each of the packed 16-bit signed integer values in the first source operand with the corresponding packed 16-bit signed integer value in the second source operand and writes the numerically lesser of the two values for each comparison in the corresponding word of the destination (first source). The first source/destination and second source operands are an XMM register and an XMM register or 128-bit memory location.


The PMINSW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMINSW xmm1, xmm2/mem128

66 OF EA /r

Compares packed signed 16-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the lesser value of each compare in the destination XMM register.



Related Instructions

PMAXSW, PMAXUB, PMINUB

rFLAGS Affected

None

MXCSR Flags Affected

None

PMINSW 295

Exception	Real	Virtual 8086	Protected	Cause of Exception
-				-
Invalid opcode, #UD	X	X	Х	The SSE instructions are not supported, as indicated by EDX
				bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit
				(OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Χ	Х	A memory address exceeded the stack segment limit or was
				non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was
β. στο			7.	non-canonical.
			Х	A null data segment was used to reference memory.
	Χ	Χ	Х	A memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Χ	Х	A page fault resulted from the execution of the instruction.
Page fault, #PF		X	Х	A page fault resulted from the execution of the instruction.

296 PMINSW

PMINUB

Packed Minimum Unsigned Bytes

Compares each of the packed 8-bit unsigned integer values in the first source operand with the corresponding packed 8-bit unsigned integer value in the second source operand and writes the numerically lesser of the two values for each comparison in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PMINUB instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMINUB xmm1, xmm2/mem128

66 0F DA /r

Compares packed unsigned 8-bit integer values in an XMM register and another XMM register or 128-bit memory location and writes the lesser value of each comparison in the destination XMM register.



pminub-128.eps

Related Instructions

PMAXSW, PMAXUB, PMINSW

rFLAGS Affected

None

MXCSR Flags Affected

None

PMINUB 297

Exception	Real	Virtual 8086	Protected	Cause of Exception
-				-
Invalid opcode, #UD	X	X	Х	The SSE instructions are not supported, as indicated by EDX
				bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit
				(OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Χ	Х	A memory address exceeded the stack segment limit or was
				non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was
β. στο			7.	non-canonical.
			Х	A null data segment was used to reference memory.
	Χ	Χ	Х	A memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Χ	Х	A page fault resulted from the execution of the instruction.
Page fault, #PF		X	Х	A page fault resulted from the execution of the instruction.

298 PMINUB


PMOVMSKB

Packed Move Mask Byte

Moves the most-significant bit of each byte in the source operand to the destination, with zero-extension to 32 bits. The destination and source operands are a 32-bit general-purpose register and an XMM register. The result is written to the low-order word of the general-purpose register.

The PMOVMSKB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PMOVMSKB reg32, xmm	66 0F D7 /r	Moves most-significant bit of each byte in an XMM register to low- order word of a 32-bit general-purpose register.



pmovmskb-128.eps

Related Instructions

MOVMSKPD, MOVMSKPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

300 PMOVMSKB

PMULHUW

Packed Multiply High Unsigned Word

Multiplies each packed unsigned 16-bit values in the first source operand by the corresponding packed unsigned word in the second source operand and writes the high-order 16 bits of each intermediate 32-bit result in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PMULHUW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMULHUW xmm1, xmm2/mem128

66 0F E4 /r

Multiplies packed 16-bit values in an XMM register by the packed 16-bit values in another XMM register or 128-bit memory location and writes the high-order 16 bits of each result in the destination XMM register.



Related Instructions

PMADDWD, PMULHW, PMULLW, PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

302 PMULHUW

PMULHW

Packed Multiply High Signed Word

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer in the second source operand and writes the high-order 16 bits of the intermediate 32-bit result of each multiplication in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PMULHW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

PMULHW xmm1, xmm2/mem128

66 0F E5 /r

Multiplies packed 16-bit signed integer values in an XMM register and another XMM register or 128-bit memory location and writes the high-order 16 bits of each result in the destination XMM register.



pmulhw-128.eps

Related Instructions

PMADDWD, PMULHUW, PMULLW, PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

PMULHW 303

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	X	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

304 PMULHW

PMULLW

Packed Multiply Low Signed Word

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer in the second source operand and writes the low-order 16 bits of the intermediate 32-bit result of each multiplication in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PMULLW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMULLW xmm1, xmm2/mem128

66 0F D5 /r

Multiplies packed 16-bit signed integer values in an XMM register and another XMM register or 128-bit memory location and writes the low-order 16 bits of each result in the destination XMM register.



pmullw-128.eps

Related Instructions

PMADDWD, PMULHUW, PMULHW, PMULUDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

PMULLW 305

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

306 PMULLW

PMULUDQ

Packed Multiply Unsigned Doubleword and Store Quadword

Multiplies two pairs of 32-bit unsigned integer values in the first and second source operands and writes the two 64-bit results in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location. The source operands are in the first (low-order) and third doublewords of the source operands, and the result of each multiply is stored in the first and second quadwords of the destination XMM register.


The PMULUDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PMULUDQ xmm1, xmm2/mem128

66 0F F4 /r

Multiplies two pairs of 32-bit unsigned integer values in an XMM register and another XMM register or 128-bit memory location and writes the two 64-bit results in the destination XMM register.



Related Instructions

PMADDWD, PMULHUW, PMULHW, PMULLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

308 PMULUDQ


POR

Packed Logical Bitwise OR

Performs a bitwise logical OR of the values in the first and second source operands and writes the result in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The POR instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
POR xmm1, xmm2/mem128	66 OF EB/r	Performs bitwise logical OR of values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

PAND, PANDN, PXOR

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

310 POR

PSADBW

Packed Sum of Absolute Differences of Bytes Into a Word


Computes the absolute differences of eight corresponding packed 8-bit unsigned integers in the first and second source operands and writes the unsigned 16-bit integer result of the sum of the eight differences in a word in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The sum of the differences of the eight bytes in the high-order quadwords of the source operands are written in the least-significant word of the high-order quadword in the destination XMM register, with the remaining bytes cleared to all 0s. The sum of the differences of the eight bytes in the low-order quadwords of the source operands are written in the least-significant word of the low-order quadword in the destination XMM register, with the remaining bytes cleared to all 0s.

The PSADBW instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSADBW xmm1, xmm2/mem128	66 0F F6 <i>/r</i>	Compute the sum of the absolute differences of two sets of packed 8-bit unsigned integer values in an XMM register and another XMM register or 128-bit memory location and writes the 16-bit unsigned integer result in the destination XMM register.

PSADBW 311



rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

312 PSADBW

Exception	Real	Virtual 8086	Protected	Cause of Exception
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSHUFD

Packed Shuffle Doublewords

Moves any one of the four packed doublewords in an XMM register or 128-bit memory location to each doubleword in another XMM register. In each case, the value of the destination doubleword is determined by a two-bit field in the immediate-byte operand, with bits 0 and 1 selecting the contents of the low-order doubleword, bits 2 and 3 selecting the second doubleword, bits 4 and 5 selecting the third doubleword, and bits 6 and 7 selecting the high-order doubleword. Refer to Table 1-4 on page 315. A doubleword in the source operand may be copied to more than one doubleword in the destination.


The PSHUFD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSHUFD xmm1, xmm2/mem128, imm8

66 0F 70 /r ib

Moves packed 32-bit values in an XMM register or 128-bit memory location to doubleword locations in another XMM register, as selected by the immediate-byte operand.



314 PSHUFD

Table 1-4. Immediate-Byte Operand Encoding for PSHUFD

Destination Bits Filled	Immediate-Byte Bit Field	Value of Bit Field	Source Bits Moved
		0	31–0
31–0	1–0	1	63–32
31-0	1-0	2	95–64
		3	127–96
		0	31-0
63–32	3–2	1	63–32
03-32	3-2	2	95–64
		3	127–96
		0	31-0
95–64	5–4	1	63–32
95-64	3-4	2	95–64
		3	127–96
		0	31-0
127.00	7.6	1	63–32
127–96	7–6	2	95–64
		3	127–96

Related Instructions

PSHUFHW, PSHUFLW, PSHUFW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	X	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

316 PSHUFD

PSHUFHW

Packed Shuffle High Words

Moves any one of the four packed words in the high-order quadword of an XMM register or 128-bit memory location to each word in the high-order quadword of another XMM register. In each case, the value of the destination word is determined by a two-bit field in the immediate-byte operand, with bits 0 and 1 selecting the contents of the low-order word, bits 2 and 3 selecting the second word, bits 4 and 5 selecting the third word, and bits 6 and 7 selecting the high-order word. Refer to Table 1-5 on page 318. A word in the source operand may be copied to more than one word in the destination. The low-order quadword of the source operand is copied to the low-order quadword of the destination register.


The PSHUFHW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSHUFHW xmm1, xmm2/mem128, imm8

F3 0F 70 /r ib

Shuffles packed 16-bit values in high-order quadword of an XMM register or 128-bit memory location and puts the result in high-order quadword of another XMM register.



PSHUFHW 317

Table 1-5. Immediate-Byte Operand Encoding for PSHUFHW

Destination Bits Filled	Immediate-Byte Bit Field	Value of Bit Field	Source Bits Moved
		0	79–64
79–64	1–0	1	95–80
79-04	1-0	2	111–96
		3	127–112
		0	79–64
95–80	3–2	1	95–80
95-80	3-2	2	111–96
		3	127–112
		0	79–64
111–96	5–4	1	95–80
111-90	3-4	2	111–96
		3	127–112
		0	79–64
127 112	7.6	1	95–80
127–112	7–6	2	111–96
		3	127–112

Related Instructions

PSHUFD, PSHUFLW, PSHUFW

rFLAGS Affected

None

MXCSR Flags Affected

None

318 PSHUFHW

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSHUFLW

Packed Shuffle Low Words

Moves any one of the four packed words in the low-order quadword of an XMM register or 128-bit memory location to each word in the low-order quadword of another XMM register. In each case, the selection of the value of the destination word is determined by a two-bit field in the immediate-byte operand, with bits 0 and 1 selecting the contents of the low-order word, bits 2 and 3 selecting the second word, bits 4 and 5 selecting the third word, and bits 6 and 7 selecting the high-order word. Refer to Table 1-6 on page 321. A word in the source operand may be copied to more than one word in the destination. The high-order quadword of the source operand is copied to the high-order quadword of the destination register.


The PSHUFLW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSHUFLW xmm1, xmm2/mem128, imm8

F2 0F 70 /r ib

Shuffles packed 16-bit values in low-order quadword of an XMM register or 128-bit memory location and puts the result in low-order quadword of another XMM register.



320 PSHUFLW

Table 1-6. Immediate-Byte Operand Encoding for PSHUFLW

Destination Bits Filled	Immediate-Byte Bit Field	Value of Bit Field	Source Bits Moved
		0	15–0
15-0	1–0	1	31–16
15-0	1-0	2	47–32
		3	63–48
		0	15-0
31–16	7 2	1	31–16
31-10	3–2	2	47–32
		3	63-48
		0	15-0
47–32	5–4	1	31–16
47-32	5-4	2	47–32
		3	63–48
		0	15–0
63–48	7–6	1	31–16
03-40	7-0	2	47–32
		3	63–48

Related Instructions

PSHUFD, PSHUFHW, PSHUFW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	X	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

322 PSHUFLW

PSLLD

Packed Shift Left Logical Doublewords

Left-shifts each of the packed 32-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding doubleword of the destination (first source). The first source/destination and second source operands are:


- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 31, the destination is cleared to all 0s.

The PSLLD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSLLD xmm1, xmm2/mem128	66 0F F2/r	Left-shifts packed doublewords in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSLLD xmm, imm8	66 0F 72 /6 <i>ib</i>	Left-shifts packed doublewords in an XMM register by the amount specified in an immediate byte value.

PSLLD 323



Related Instructions

PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

324 PSLLD

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	X	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	X	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.


PSLLDQ

Packed Shift Left Logical Double Quadword

Left-shifts the 128-bit (double quadword) value in an XMM register by the number of bytes specified in an immediate byte value. The low-order bytes that are emptied by the shift operation are cleared to 0. If the shift value is greater than 15, the destination XMM register is cleared to all 0s.

The PSLLDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSLLDQ xmm, imm8	66 0F 73 /7 <i>ib</i>	Left-shifts double quadword value in an XMM register by the amount specified in an immediate byte value.



Related Instructions

PSLLD, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

326 PSLLDQ

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

PSLLQ

Packed Shift Left Logical Quadwords


Left-shifts each 64-bit value in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding quadword of the destination (first source). The first source/destination and second source operands are:

- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 63, the destination is cleared to all 0s.

The PSLLQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSLLQ xmm1, xmm2/mem128	66 0F F3 /r	Left-shifts packed quadwords in XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSLLQ xmm, imm8	66 0F 73 /6 <i>ib</i>	Left-shifts packed quadwords in an XMM register by the amount specified in an immediate byte value.



328 PSLLQ

Related Instructions

PSLLD, PSLLDQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSLLW

Packed Shift Left Logical Words

Left-shifts each of the packed 16-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding word of the destination (first source). The first source/destination and second source operands are:


- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 15, the destination is cleared to all 0s.

The PSLLW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSLLW xmm1, xmm2/mem128	66 0F F1 /r	Left-shifts packed words in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSLLW xmm, imm8	66 0F 71 /6 <i>ib</i>	Left-shifts packed words in an XMM register by the amount specified in an immediate byte value.

330 PSLLW



Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

PSLLW 331

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	X	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

332 PSLLW

PSRAD

Packed Shift Right Arithmetic Doublewords

Right-shifts each of the packed 32-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding doubleword of the destination (first source). The first source/destination and second source operands are:


- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.


The high-order bits that are emptied by the shift operation are filled with the sign bit of the doubleword's initial value. If the shift value is greater than 31, each doubleword in the destination is filled with the sign bit of the doubleword's initial value.

The PSRAD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSRAD xmm1, xmm2/mem128	66 0F E2/r	Right-shifts packed doublewords in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSRAD xmm, imm8	66 0F 72 /4 <i>ib</i>	Right-shifts packed doublewords in an XMM register by the amount specified in an immediate byte value.

PSRAD 333





Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

334 PSRAD

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSRAW

Packed Shift Right Arithmetic Words

Right-shifts each of the packed 16-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding word of the destination (first source). The first source/destination and second source operands are:


- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.

The high-order bits that are emptied by the shift operation are filled with the sign bit of the word's initial value. If the shift value is greater than 15, each word in the destination is filled with the sign bit of the word's initial value.

The PSRAW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSRAW xmm1, xmm2/mem128	66 0F E1 /r	Right-shifts packed words in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSRAW xmm, imm8	66 0F 71 /4 <i>ib</i>	Right-shifts packed words in an XMM register by the amount specified in an immediate byte value.

336 PSRAW



Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRLD, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

338 PSRAW

PSRLD

Packed Shift Right Logical Doublewords

Right-shifts each of the packed 32-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding doubleword of the destination (first source). The first source/destination and second source operands are:

- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.


The high-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 31, the destination is cleared to 0.

The PSRLD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSRLD xmm1, xmm2/mem128	66 0F D2 /r	Right-shifts packed doublewords in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSRLD xmm, imm8	66 0F 72 /2 <i>ib</i>	Right-shifts packed doublewords in an XMM register by the amount specified in an immediate byte value.

PSRLD 339

psrld-128.eps



Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLDQ, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

340 PSRLD

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.


PSRLDQ

Packed Shift Right Logical Double Quadword

Right-shifts the 128-bit (double quadword) value in an XMM register by the number of bytes specified in an immediate byte value. The high-order bytes that are emptied by the shift operation are cleared to 0. If the shift value is greater than 15, the destination XMM register is cleared to all 0s.

The PSRLDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSRLDQ xmm, imm8	66 0F 73 /3 <i>ib</i>	Right-shifts double quadword value in an XMM register by the amount specified in an immediate byte value.



Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

342 PSRLDQ

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	X	х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

PSRLQ

Packed Shift Right Logical Quadwords

Right-shifts each 64-bit value in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding quadword of the destination (first source). The first source/destination and second source operands are:


- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 63, the destination is cleared to 0.

The PSRLQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PSRLQ xmm1, xmm2/mem128	66 0F D3 /r	Right-shifts packed quadwords in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.
PSRLQ xmm, imm8	66 0F 73 /2 <i>ib</i>	Right-shifts packed quadwords in an XMM register by the amount specified in an immediate byte value.

344 PSRLQ



Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	X	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	X	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

346 PSRLQ

PSRLW

Packed Shift Right Logical Words

Right-shifts each of the packed 16-bit values in the first source operand by the number of bits specified in the second operand and writes each shifted value in the corresponding word of the destination (first source). The first source/destination and second source operands are:


- an XMM register and another XMM register or 128-bit memory location, or
- an XMM register and an immediate byte value.

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 15, the destination is cleared to 0.

The PSRLW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description	
PSRLW xmm1, xmm2/mem128	66 0F D1 /r	Right-shifts packed words in an XMM register by the amount specified in the low 64 bits of an XMM register or 128-bit memory location.	
PSRLW xmm, imm8	66 0F 71 /2 <i>ib</i>	Right-shifts packed words in an XMM register by the amount specified in an immediate byte value.	

PSRLW 347



Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ

rFLAGS Affected

None

MXCSR Flags Affected

None

348 PSRLW

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBB

Packed Subtract Bytes

Subtracts each packed 8-bit integer value in the second source operand from the corresponding packed 8-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written in the destination.


The PSUBB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBB xmm1, xmm2/mem128

66 0F F8 /r

Subtracts packed byte integer values in an XMM register or 128-bit memory location from packed byte integer values in another XMM register and writes the result in the destination XMM register.



psubb-128.eps

Related Instructions

PSUBD, PSUBO, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

rFLAGS Affected

None

350 PSUBB

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBB 351

PSUBD

Packed Subtract Doublewords

Subtracts each packed 32-bit integer value in the second source operand from the corresponding packed 32-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PSUBD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBD xmm1, xmm2/mem128

66 OF FA/r

Subtracts packed 32-bit integer values in an XMM register or 128-bit memory location from packed 32-bit integer values in another XMM register and writes the result in the destination XMM register.



psubd-128.eps

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 32 bits of each result are written in the destination.

Related Instructions

PSUBB, PSUBO, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

rFLAGS Affected

None

352 PSUBD

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	X	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBQ

Packed Subtract Quadword

Subtracts each packed 64-bit integer value in the second source operand from the corresponding packed 64-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding quadword of the destination (first source). The first source/destination and source operands are an XMM register and another XMM register or 128-bit memory location.


The PSUBQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBQ xmm1, xmm2/mem128

66 0F FB /r

Subtracts packed 64-bit integer values in an XMM register or 128-bit memory location from packed 64-bit integer values in another XMM register and writes the result in the destination XMM register.



This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 64 bits of each result are written in the destination.

Related Instructions

PSUBB, PSUBD, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

rFLAGS Affected

None

354 PSUBQ

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBSB

Packed Subtract Signed With Saturation Bytes

Subtracts each packed 8-bit signed integer value in the second source operand from the corresponding packed 8-bit signed integer in the first source operand and writes the signed integer result of each subtraction in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


The PSUBSB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBSB xmm1, xmm2/mem128

66 OF E8 /r

Subtracts packed byte signed integer values in an XMM register or 128-bit memory location from packed byte integer values in another XMM register and writes the result in the destination XMM register.



For each packed value in the destination, if the value is larger than the largest signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h.

Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

rFLAGS Affected

None

356 PSUBSB

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	X	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBSW

Packed Subtract Signed With Saturation Words

Subtracts each packed 16-bit signed integer value in the second source operand from the corresponding packed 16-bit signed integer in the first source operand and writes the signed integer result of each subtraction in the corresponding word of the destination (first source). The first source/destination and source operands are an XMM register and another XMM register or 128-bit memory location.

For each packed value in the destination, if the value is larger than the largest signed 16-bit integer, it is saturated to 7FFFh, and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.


The PSUBSW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBSW xmm1, xmm2/mem128

66 OF E9 /r

Subtracts packed 16-bit signed integer values in an XMM register or 128-bit memory location from packed 16-bit integer values in another XMM register and writes the result in the destination XMM register.



Related Instructions

PSUBB, PSUBD, PSUBO, PSUBSB, PSUBUSB, PSUBUSW, PSUBW

rFLAGS Affected

None

358 PSUBSW

MXCSR Flags Affected

None

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBUSB

Packed Subtract Unsigned and Saturate Bytes

Subtracts each packed 8-bit unsigned integer value in the second source operand from the corresponding packed 8-bit unsigned integer in the first source operand and writes the unsigned integer result of each subtraction in the corresponding byte of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 8-bit integer, it is saturated to FFh, and if the value is smaller than the smallest unsigned 8-bit integer, it is saturated to 00h.


The PSUBUSB instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBUSB xmm1, xmm2/mem128

66 0F D8 /r

Subtracts packed byte unsigned integer values in an XMM register or 128-bit memory location from packed byte integer values in another XMM register and writes the result in the destination XMM register.



Related Instructions

PSUBB, PSUBD, PSUBO, PSUBSB, PSUBSW, PSUBUSW, PSUBW

360 PSUBUSB

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBUSB 361

PSUBUSW

Packed Subtract Unsigned and Saturate Words

Subtracts each packed 16-bit unsigned integer value in the second source operand from the corresponding packed 16-bit unsigned integer in the first source operand and writes the unsigned integer result of each subtraction in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 16-bit integer, it is saturated to FFFFh, and if the value is smaller than the smallest unsigned 16-bit integer, it is saturated to 0000h.


The PSUBUSW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBUSW xmm1, xmm2/mem128

66 0F D9 /r

Subtracts packed 16-bit unsigned integer values in an XMM register or 128-bit memory location from packed 16-bit integer values in another XMM register and writes the result in the destination XMM register.



Related Instructions

PSUBB, PSUBD, PSUBO, PSUBSB, PSUBSW, PSUBUSB, PSUBW

362 PSUBUSW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBUSW 363

PSUBW

Packed Subtract Words

Subtracts each packed 16-bit integer value in the second source operand from the corresponding packed 16-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding word of the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 16-bit integer, it is saturated to FFFFh, and if the value is smaller than the smallest unsigned 16-bit integer, it is saturated to 0000h.

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 16 bits of the result are written in the destination.


The PSUBW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PSUBW xmm1, xmm2/mem128

66 0F F9 /r

Subtracts packed 16-bit integer values in an XMM register or 128-bit memory location from packed 16-bit integer values in another XMM register and writes the result in the destination XMM register.



F-----

Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW

364 PSUBW

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PSUBW 365

PUNPCKHBW

Unpack and Interleave High Bytes

Unpacks the high-order bytes from the first and second source operands and packs them into interleaved bytes in the destination (first source). The low-order bytes of the source operands are ignored. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

If the second source operand is all 0s, the destination contains the bytes from the first source operand zero-extended to 16 bits. This operation is useful for expanding unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that requires higher precision.


The PUNPCKHBW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKHBW xmm1, xmm2/mem128

66 0F 68 /r

Unpacks the eight high-order bytes in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved bytes in the destination XMM register.



Related Instructions

PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	X	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKHDQ Unpack and Interleave High Doublewords

Unpacks the high-order doublewords from the first and second source operands and packs them into interleaved doublewords in the destination (first source). The low-order doublewords of the source operands are ignored. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


If the second source operand is all 0s, the destination contains the doubleword(s) from the first source operand zero-extended to 64 bits. This operation is useful for expanding unsigned 32-bit values to unsigned 64-bit operands for subsequent processing that requires higher precision.

The PUNPCKHDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKHDQ xmm1, xmm2/mem128 66 0F 6A/r

Unpacks two high-order doublewords in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved doublewords in the destination XMM register.



Related Instructions

PUNPCKHBW, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			х	A null data segment was used to reference memory.
	Х	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKHQDQ Unpack and Interleave High Quadwords

Unpacks the high-order quadwords from the first and second source operands and packs them into interleaved quadwords in the destination (first source). The first source/destination is an XMM register, and the second source operand is another XMM register or 128-bit memory location. The low-order quadwords of the source operands are ignored.

If the second source operand is all 0s, the destination contains the quadword from the first source operand zero-extended to 128 bits. This operation is useful for expanding unsigned 64-bit values to unsigned 128-bit operands for subsequent processing that requires higher precision.


The PUNPCKHQDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKHQDQ xmm1, xmm2/mem128

66 0F 6D /r

Unpacks high-order quadwords in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved quadwords in the destination XMM register.



Related Instructions

PUNPCKHBW, PUNPCKHDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKHWD Unpack and Interleave High Words

Unpacks the high-order words from the first and second source operands and packs them into interleaved words in the destination (first source). The low-order words of the source operands are ignored. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

If the second source operand is all 0s, the destination contains the words from the first source operand zero-extended to 32 bits. This operation is useful for expanding unsigned 16-bit values to unsigned 32-bit operands for subsequent processing that requires higher precision.


The PUNPCKHWD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKHWD xmm1, xmm2/mem128

66 0F 69 /r

Unpacks four high-order words in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved words in the destination XMM register.



Related Instructions

372

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKLBW

Unpack and Interleave Low Bytes

Unpacks the low-order bytes from the first and second source operands and packs them into interleaved bytes in the destination (first source). The high-order bytes of the source operands are ignored. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

If the second source operand is all 0s, the destination contains the bytes from the first source operand zero-extended to 16 bits. This operation is useful for expanding unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that requires higher precision.


The PUNPCKLBW instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKLBW xmm1, xmm2/mem128

66 0F 60 /r

Unpacks the eight low-order bytes in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved bytes in the destination XMM register.



Related Instructions

374

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

-		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKLDQ

Unpack and Interleave Low Doublewords

Unpacks the low-order doublewords from the first and second source operands and packs them into interleaved doublewords in the destination (first source). The high-order doublewords of the source operands are ignored. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.


If the second source operand is all 0s, the destination contains the doubleword(s) from the first source operand zero-extended to 64 bits. This operation is useful for expanding unsigned 32-bit values to unsigned 64-bit operands for subsequent processing that requires higher precision.

The PUNPCKLDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKLDQ *xmm1*, *xmm2*/*mem128* 66 0F 62 /*r*

Unpacks two low-order doublewords in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved doublewords in the destination XMM register.



Related Instructions

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLQDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			х	A null data segment was used to reference memory.
	Х	Х	х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKLQDQ Unpack and Interleave Low Quadwords

Unpacks the low-order quadwords from the first and second source operands and packs them into interleaved quadwords in the destination (first source). The first source/destination is an XMM register, and the second source operand is another XMM register or 128-bit memory location. The high-order quadwords of the source operands are ignored.

If the second source operand is all 0s, the destination contains the quadword from the first source operand zero-extended to 128 bits. This operation is useful for expanding unsigned 64-bit values to unsigned 128-bit operands for subsequent processing that requires higher precision.


The PUNPCKLQDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
Mnemonic	Opcode	Description

PUNPCKLQDQ xmm1, xmm2/mem128

66 0F 6C/r

Unpacks low-order quadwords in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved quadwords in the destination XMM register.



Related Instructions

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLWD

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

PUNPCKLWD

Unpack and Interleave Low Words

Unpacks the low-order words from the first and second source operands and packs them into interleaved words in the destination (first source). The high-order words of the source operands are ignored. The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

If the second source operand is all 0s, the destination contains the words from the first source operand zero-extended to 32 bits. This operation is useful for expanding unsigned 16-bit values to unsigned 32-bit operands for subsequent processing that requires higher precision.


The PUNPCKLWD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

PUNPCKLWD xmm1, xmm2/mem128

66 0F 61 /r

Unpacks the four low-order words in an XMM register and another XMM register or 128-bit memory location and packs them into interleaved words in the destination XMM register.



Related Instructions

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ

rFLAGS Affected

None

MXCSR Flags Affected

None

		Vistual	l	
Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.


PXOR

Packed Logical Bitwise Exclusive OR

Performs a bitwise exclusive OR of the values in the first and second source operands and writes the result in the destination (first source). The first source/destination operand is an XMM register and the second source operand is another XMM register or 128-bit memory location.

The PXOR instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
PXOR xmm1, xmm2/mem128	66 0F EF /r	Performs bitwise logical XOR of values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

PAND, PANDN, POR

rFLAGS Affected

None

MXCSR Flags Affected

None

382 PXOR

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		X	Х	A page fault resulted from the execution of the instruction.

RCPPS

Reciprocal Packed Single-Precision Floating-Point

Computes the approximate reciprocal of each of the four packed single-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the corresponding doubleword of another XMM register. The rounding control bits (RC) in the MXCSR register have no effect on the result.

The maximum error is less than or equal to $1.5 * 2^{-12}$ times the true reciprocal. A source value that is ±zero or denormal returns an infinity of the source value's sign. Results that underflow are changed to signed zero. For both SNaN and QNaN source operands, a QNaN is returned.


The RCPPS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

RCPPS xmm1, xmm2/mem128

OF 53 /r

Computes reciprocals of packed single-precision floating-point values in an XMM register or 128-bit memory location and writes result in the destination XMM register.



Related Instructions

RCPSS, RSQRTPS, RSQRTSS

384 RCPPS

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

RCPPS 385

RCPSS

Reciprocal Scalar Single-Precision Floating-Point

Computes the approximate reciprocal of the low-order single-precision floating-point value in an XMM register or in a 32-bit memory location and writes the result in the low-order doubleword of another XMM register. The three high-order doublewords in the destination XMM register are not modified. The rounding control bits (RC) in the MXCSR register have no effect on the result.

The maximum error is less than or equal to 1.5×2^{-12} times the true reciprocal. A source value that is ±zero or denormal returns an infinity of the source value's sign. Results that underflow are changed to signed zero. For both SNaN and QNaN source operands, a QNaN is returned.


The RCPSS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

RCPSS xmm1, xmm2/mem32

F3 0F 53 /r

Computes reciprocal of scalar single-precision floating-point value in an XMM register or 32-bit memory location and writes the result in the destination XMM register.



Related Instructions

RCPPS, RSQRTPS, RSQRTSS

rFLAGS Affected

None

386 RCPSS

MXCSR Flags Affected

None

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Χ	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	X	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

RCPSS 387

RSQRTPS

Reciprocal Square Root Packed Single-Precision Floating-Point

Computes the approximate reciprocal of the square root of each of the four packed single-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the corresponding doubleword of another XMM register. The rounding control bits (RC) in the MXCSR register have no effect on the result.

The maximum error is less than or equal to $1.5 * 2^{-12}$ times the true reciprocal square root. A source value that is ±zero or denormal returns an infinity of the source value's sign. Negative source values other than –zero and –denormal return a QNaN floating-point indefinite value ("Indefinite Values" in Volume 1). For both SNaN and QNaN source operands, a QNaN is returned.


The RSQRTPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

RSQRTPS xmm1, xmm2/mem128

0F 52 /r

Computes reciprocals of square roots of packed single-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

388

RSQRTSS, SQRTPD, SQRTPS, SQRTSD, SQRTSS

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	X	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

RSQRTSS


Reciprocal Square Root Scalar Single-Precision Floating-Point

Computes the approximate reciprocal of the square root of the low-order single-precision floating-point value in an XMM register or in a 32-bit memory location and writes the result in the low-order doubleword of another XMM register. The three high-order doublewords in the destination XMM register are not modified. The rounding control bits (RC) in the MXCSR register have no effect on the result.

The maximum error is less than or equal to 1.5 * 2⁻¹² times the true reciprocal square root. A source value that is ±zero or denormal returns an infinity of the source value's sign. Negative source values other than -zero and -denormal return a QNaN floating-point indefinite value ("Indefinite Values" in Volume 1). For both SNaN and QNaN source operands, a QNaN is returned.

The RSQRTSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
RSQRTSS xmm1, xmm2/mem32	F3 0F 52 /r	Computes reciprocal of square root of single-precision floating- point value in an XMM register or 32-bit memory location and writes the result in the destination XMM register.



Related Instructions

RSQRTPS, SQRTPD, SQRTPS, SQRTSD, SQRTSS

None

MXCSR Flags Affected

None

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

SHUFPD

Shuffle Packed Double-Precision Floating-Point

Moves either of the two packed double-precision floating-point values in the first source operand to the low-order quadword of the destination (first source) and moves either of the two packed double-precision floating-point values in the second source operand to the high-order quadword of the destination. In each case, the value of the destination quadword is determined by the least-significant two bits in the immediate-byte operand, as shown in Table 1-7 on page 393. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The SHUFPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

SHUFPD xmm1, xmm2/mem128, imm8

66 0F C6 /r ib

Shuffles packed double-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and puts the result in the destination XMM register.



392 SHUFPD

Table 1-7. Immediate-Byte Operand Encoding for SHUFPD

Destination Bits Filled	Immediate-Byte Bit Field	Value of Bit Field	Source 1 Bits Moved	Source 2 Bits Moved	
63-0	0	0	63-0	_	
65-0	U	1	127–64	_	
127–64	1	0	_	63-0	
	•	1	_	127–64	

Related Instructions

SHUFPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.

SHUFPD 393

Exception	Real	Virtual 8086	Protected	Cause of Exception
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

394 SHUFPD

SHUFPS

Shuffle Packed Single-Precision Floating-Point

Moves two of the four packed single-precision floating-point values in the first source operand to the low-order quadword of the destination (first source) and moves two of the four packed single-precision floating-point values in the second source operand to the high-order quadword of the destination. In each case, the value of the destination doubleword is determined by a two-bit field in the immediate-byte operand, as shown in Table 1-8 on page 396. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The SHUFPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

SHUFPS xmm1, xmm2/mem128, imm8

OF C6 /r ib

Shuffles packed single-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and puts the result in the destination XMM register.



SHUFPS 395

Table 1-8. Immediate-Byte Operand Encoding for SHUFPS

Destination Bits Filled	Immediate-Byte Bit Field	Value of Bit Field	Source 1 Bits Moved	Source 2 Bits Moved
		0	31-0	-
31–0	1–0	1	63-32	_
31-0	1-0	2	95–64	_
		3	127–96	_
		0	31-0	_
63–32	3–2	1	63-32	_
63-32		2	95–64	_
		3	127–96	_
		0	_	31-0
95–64	5–4	1	_	63–32
95-04	J -4	2	_	95–64
		3	_	127–96
		0	_	31-0
127–96	7–6	1	_	63–32
127-30	7-0	2	_	95–64
		3	_	127–96

Related Instructions

SHUFPD

rFLAGS Affected

None

MXCSR Flags Affected

None

396 SHUFPS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Χ	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

SQRTPD

Square Root Packed Double-Precision Floating-Point

Computes the square root of each of the two packed double-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the corresponding quadword of another XMM register. Taking the square root of +infinity returns +infinity.


The SQRTPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

SQRTPD xmm1, xmm2/mem128

66 0F 51 /r

Computes square roots of packed double-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

RSQRTPS, RSQRTSS, SQRTPS, SQRTSD, SQRTSS

rFLAGS Affected

None

398 SQRTPD

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М				M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception					
SIMD Floating-Point Exceptions									
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.					
	Х	Χ	Х	A source operand was negative (not including –0).					
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.					
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.					

400 SQRTPD

SQRTPS

Square Root Packed Single-Precision Floating-Point

Computes the square root of each of the four packed single-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the corresponding doubleword of another XMM register. Taking the square root of +infinity returns +infinity.


The SQRTPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

SQRTPS xmm1, xmm2/mem128

0F 51 /r

Computes square roots of packed single-precision floating-point values in an XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

RSQRTPS, RSQRTSS, SQRTPD, SQRTSD, SQRTSS

rFLAGS Affected

None

MXCSR Flags Affected

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М				M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	X	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

402 SQRTPS

Exception	Real	Virtual 8086	Protected	Cause of Exception				
SIMD Floating-Point Exceptions								
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.				
	Х	Χ	Х	A source operand was negative (not including –0).				
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.				
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.				


SQRTSD

Square Root Scalar Double-Precision Floating-Point

Computes the square root of the low-order double-precision floating-point value in an XMM register or in a 64-bit memory location and writes the result in the low-order quadword of another XMM register. The high-order quadword of the destination XMM register is not modified. Taking the square root of +infinity returns +infinity.

The SQRTSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
SQRTSD xmm1, xmm2/mem64	F2 0F 51 /r	Computes square root of double-precision floating-point value in an XMM register or 64-bit memory location and writes the result in the destination XMM register.



Related Instructions

RSQRTPS, RSQRTSS, SQRTPD, SQRTPS, SQRTSS

rFLAGS Affected

None

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М				M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions.

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	X	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

Exception	Real	Virtual 8086	Protected	Cause of Exception
	Point Exceptions			
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
	Х	Χ	Х	A source operand was negative (not including –0).
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

406 SQRTSD

SQRTSS

Square Root Scalar Single-Precision Floating-Point

Computes the square root of the low-order single-precision floating-point value in an XMM register or 32-bit memory location and writes the result in the low-order doubleword of another XMM register. The three high-order doublewords of the destination XMM register are not modified. Taking the square root of +infinity returns +infinity.


The SQRTSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
Mnemonic	Opcode	Description

SQRTSS xmm1, xmm2/mem32

F3 0F 51 /r

Computes square root of single-precision floating-point value in an XMM register or 32-bit memory location and writes the result in the destination XMM register.



Related Instructions

RSQRTPS, RSQRTSS, SQRTPD, SQRTPS, SQRTSD

rFLAGS Affected

None

FZ	R	C	PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М				M	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.

408 SQRTSS

Exception	Real	Virtual 8086	Protected	Cause of Exception				
SIMD Floating-Point Exceptions								
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.				
	Х	Χ	Х	A source operand was negative (not including –0).				
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.				
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.				

STMXCSR

Store MXCSR Control/Status Register

Saves the contents of the MXCSR register in a 32-bit location in memory. The MXCSR register is described in "Registers" in Volume 1.

The STMXCSR instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
STMXCSR mem32	0F AE /3	Stores contents of MXCSR in 32-bit memory location.

Related Instructions

LDMXCSR

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	X	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.

410 STMXCSR

Exception	Real	Virtual 8086	Protected	Cause of Exception
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
			Х	The destination operand was in a non-writable segment.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.

SUBPD

Subtract Packed Double-Precision Floating- Point

Subtracts each packed double-precision floating-point value in the second source operand from the corresponding packed double-precision floating-point value in the first source operand and writes the result of each subtraction in the corresponding quadword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The SUBPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

SUBPD xmm1, xmm2/mem128

66 0F 5C/r

Subtracts packed double-precision floating-point values in an XMM register or 128-bit memory location from packed double-precision floating-point values in another XMM register and writes the result in the destination XMM register.



Related Instructions

SUBPS, SUBSD, SUBSS

rFLAGS Affected

None

412 SUBPD

FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	M		М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
	ļ.	SIN	иD Floating-	Point Exceptions
Invalid-operation exception (IE)	X	Х	Х	A source operand was an SNaN value.
	X	Х	Х	+infinity was subtracted from +infinity.
	Χ	X	Х	-infinity was subtracted from -infinity.

SUBPD 413

Exception	Real	Virtual 8086	Protected	Cause of Exception
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

414 SUBPD

SUBPS

Subtract Packed Single-Precision Floating-Point


Subtracts each packed single-precision floating-point value in the second source operand from the corresponding packed single-precision floating-point value in the first source operand and writes the result of each subtraction in the corresponding doubleword of the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.

The SUBPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

SUBPS xmm1, xmm2/mem128

0F 5C/r

Subtracts packed single-precision floating-point values in an XMM register or 128-bit memory location from packed single-precision floating-point values in another XMM register and writes the result in the destination XMM register.



Related Instructions

SUBPD, SUBSD, SUBSS

rFLAGS Affected

None

SUBPS 415

FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

Evention	Real	Virtual 8086	Protected	Cause of Exception
Exception				Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Χ	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	X	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	X	Х	Х	A source operand was an SNaN value.
	X	Х	Х	+infinity was subtracted from +infinity.
	Χ	Х	Х	-infinity was subtracted from -infinity.

416 SUBPS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

SUBSD

Subtract Scalar Double-Precision Floating-Point

Subtracts the double-precision floating-point value in the low-order quadword of the second source operand from the double-precision floating-point value in the low-order quadword of the first source operand and writes the result in the low-order quadword of the destination (first source). The high-order quadword of the destination is not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 64-bit memory location.


The SUBSD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

SUBSD xmm1, xmm2/mem64

F2 0F 5C/r

Subtracts low-order double-precision floating-point value in an XMM register or in a 64-bit memory location from low-order double-precision floating-point value in another XMM register and writes the result in the destination XMM register.



Related Instructions

SUBPD, SUBPS, SUBSS

rFLAGS Affected

None

418 SUBSD

FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	ND Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
. , ,	X	Х	Х	+infinity was subtracted from +infinity.
	X	Х	Х	-infinity was subtracted from -infinity.

SUBSD 419

Exception	Real	Virtual 8086	Protected	Cause of Exception
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

420 SUBSD


SUBSS

Subtract Scalar Single-Precision Floating-Point

Subtracts the single-precision floating-point value in the low-order doubleword of the second source operand from the single-precision floating-point value in the low-order doubleword of the first source operand and writes the result in the low-order doubleword of the destination (first source). The three high-order doublewords of the destination are not modified. The first source/destination operand is an XMM register. The second source operand is another XMM register or 32-bit memory location.

The SUBSS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
SUBSS xmm1, xmm2/mem32	F3 0F 5C/r	Subtracts low-order single-precision floating-point value in an XMM register or in a 32-bit memory location from low-order single-precision floating-point value in another XMM register and writes the result in the destination XMM register.



Related Instructions

SUBPD, SUBPS, SUBSD

rFLAGS Affected

None

SUBSS 421

FZ	RC		PM	UM	OM	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
										М	М	М		M	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Χ	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	AD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
. , ,	Х	Х	Х	+infinity was subtracted from +infinity.
	Х	Х	Х	-infinity was subtracted from -infinity.

422 SUBSS

Exception	Real	Virtual 8086	Protected	Cause of Exception
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.
Overflow exception (OE)	Х	Х	Х	A rounded result was too large to fit into the format of the destination operand.
Underflow exception (UE)	Х	Х	Х	A rounded result was too small to fit into the format of the destination operand.
Precision exception (PE)	Х	Х	Х	A result could not be represented exactly in the destination format.

UCOMISD


Unordered Compare Scalar Double-Precision Floating-Point

Performs an unordered compare of the double-precision floating-point value in the low-order 64 bits of an XMM register with the double-precision floating-point value in the low-order 64 bits of another XMM register or a 64-bit memory location and sets the ZF, PF, and CF bits in the rFLAGS register to reflect the result of the compare. The OF, AF, and SF bits in rFLAGS are set to zero. The result is unordered if one or both of the operand values is a NaN.

If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

The UCOMISD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

MnemonicOpcodeDescriptionUCOMISD xmm1, xmm2/mem6466 0F 2E/rCompares scalar double-precision floating-point values in an XMM register and an XMM register or 64-bit memory location. Sets rFLAGS.



424 UCOMISD

Result of Compare	ZF	PF	CF
Unordered	1	1	1
Greater Than	0	0	0
Less Than	0	0	1
Equal	1	0	0

Related Instructions

CMPPD, CMPPS, CMPSD, CMPSS, COMISD, COMISS, UCOMISS

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	M	М
21	20	19	18	17	16	14	13-12	11	10	9	8	7	6	4	2	0

Note:

Bits 31–22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	X	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	Х	X	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SIN	AD Floating-	Point Exceptions
Invalid-operation exception (IE)	Х	Х	Х	A source operand was an SNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

426 UCOMISD

UCOMISS


Unordered Compare Scalar Single-Precision Floating-Point

Performs an unordered compare of the single-precision floating-point value in the low-order 32 bits of an XMM register with the single-precision floating-point value in the low-order 32 bits of another XMM register or a 32-bit memory location and sets the ZF, PF, and CF bits in the rFLAGS register to reflect the result. The OF, AF, and SF bits in rFLAGS are set to zero. The result is unordered if one or both of the operand values is a NaN.

If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

The UCOMISS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
UCOMISS xmm1, xmm2/mem32	0F 2E/r	Compares scalar single-precision floating-point values in an XMM register and an XMM register or 32-bit memory location. Sets rFLAGS.



UCOMISS 427

Result of Compare	ZF	PF	CF
Unordered	1	1	1
Greater Than	0	0	0
Less Than	0	0	1
Equal	1	0	0

Related Instructions

CMPPD, CMPPS, CMPSD, CMPSS, COMISD, COMISS, UCOMISD

rFLAGS Affected

ID	VIP	VIF	AC	VM	RF	NT	IOPL	OF	DF	IF	TF	SF	ZF	AF	PF	CF
								0				0	М	0	M	М
21	20	19	18	17	16	14	13-12	11	10	9	8	7	6	4	2	0

Note:

Bits 31–22, 15, 5, 3, and 1 are reserved. A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. If the instruction causes an unmasked SIMD floating-point exception (#XF), the rFLAGS bits are not updated.

MXCSR Flags Affected

FZ	R	C	PM	UM	ОМ	ZM	DM	IM	DAZ	PE	UE	OE	ZE	DE	IE
														М	М
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note:

A flag that may be set to one or cleared to zero is M (modified). Unaffected flags are blank.

428 UCOMISS

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	X	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
	X	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0. See SIMD Floating-Point Exceptions, below, for details.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.
Alignment check, #AC		Х	Х	An unaligned memory reference was performed while alignment checking was enabled.
SIMD Floating-Point Exception, #XF	Х	Х	Х	There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1. See SIMD Floating-Point Exceptions, below, for details.
		SII	MD Floating-	Point Exceptions
Invalid-operation exception (IE)	X	Х	Х	A source operand was an SNaN value.
Denormalized-operand exception (DE)	Х	Х	Х	A source operand was a denormal value.

UNPCKHPD

Unpack High Double-Precision Floating-Point

Unpacks the high-order double-precision floating-point values in the first and second source operands and packs them into quadwords in the destination (first source). The value from the first source operand is packed into the low-order quadword of the destination, and the value from the second source operand is packed into the high-order quadword of the destination. The low-order quadwords of the source operands are ignored. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The UNPCKHPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

UNPCKHPD xmm1, xmm2/mem128

66 0F 15 /r

Unpacks high-order double-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and packs them into the destination XMM register.



Related Instructions

UNPCKHPS, UNPCKLPD, UNPCKLPS

rFLAGS Affected

None

None

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
•	Neai	0000	riotecteu	-
Invalid opcode, #UD	Х	Χ	Х	The SSE2 instructions are not supported, as indicated by
				EDXX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

UNPCKHPS

Unpack High Single-Precision Floating-Point

Unpacks the high-order single-precision floating-point values in the first and second source operands and packs them into interleaved doublewords in the destination (first source). The low-order quadwords of the source operands are ignored. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The UNPCKHPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description
----------	--------	-------------

UNPCKHPS xmm1, xmm2/mem128

0F 15 /r

Unpacks high-order single-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and packs them into the destination XMM register.



Related Instructions

UNPCKHPD, UNPCKLPD, UNPCKLPS

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Χ	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	х	Х	The emulate bit (EM) of CR0 was set to 1.
	X	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Χ	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

UNPCKLPD

Unpack Low Double-Precision Floating-Point

Unpacks the low-order double-precision floating-point values in the first and second source operands and packs them into the destination (first source). The value from the first source operand is packed into the low-order quadword of the destination, and the value from the second source operand is packed into the high-order quadword of the destination. The high-order quadwords of the source operands are ignored. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The UNPCKLPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic	Opcode	Description

UNPCKLPD xmm1, xmm2/mem128

66 0F 14 /r

Unpacks low-order double-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and packs them into the destination XMM register.



Related Instructions

UNPCKHPD, UNPCKHPS, UNPCKLPS

rFLAGS Affected

None

None

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Exception	Keai	0000	Protecteu	-
Invalid opcode, #UD	Х	Χ	Х	The SSE2 instructions are not supported, as indicated by
				EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

UNPCKLPS

Unpack Low Single-Precision Floating-Point

Unpacks the low-order single-precision floating-point values in the first and second source operands and packs them into interleaved doublewords in the destination (first source). The high-order quadwords of the source operands are ignored. The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location


The UNPCKLPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

UNPCKLPS xmm1, xmm2/mem128

0F 14 /r

Unpacks low-order single-precision floating-point values in an XMM register and another XMM register or 128-bit memory location and packs them into the destination XMM register.



Related Instructions

UNPCKHPD, UNPCKHPS, UNPCKLPD

rFLAGS Affected

None

MXCSR Flags Affected

None

Exceptions

_	_	Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	X	X	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

XORPD

Logical Bitwise Exclusive OR Packed Double-Precision Floating-Point

Performs a bitwise logical Exclusive OR of the two packed double-precision floating-point values in the first source operand and the corresponding two packed double-precision floating-point values in the second source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The XORPD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

XORPD xmm1, xmm2/mem128

66 0F 57 /r

Performs bitwise logical XOR of two packed double-precision floating-point values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDNPS, ANDPD, ANDPS, ORPD, ORPS, XORPS

rFLAGS Affected

None

MXCSR Flags Affected

438 XORPD

None

Exceptions

Exception	Real	Virtual 8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	X	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded a data segment limit or was non-canonical.
			Х	A null data segment was used to reference memory.
	Х	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

XORPD 439

XORPS

Logical Bitwise Exclusive OR Packed Single-Precision Floating-Point

Performs a bitwise Exclusive OR of the four packed single-precision floating-point values in the first source operand and the corresponding four packed single-precision floating-point values in the second source operand and writes the result in the destination (first source). The first source/destination operand is an XMM register. The second source operand is another XMM register or 128-bit memory location.


The XORPS instruction is an SSE instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See "CPUID" in Volume 3.)

Mnemonic Opcode Description

XORPS xmm1, xmm2/mem128

0F 57 /r

Performs bitwise logical XOR of four packed single-precision floating-point values in an XMM register and in another XMM register or 128-bit memory location and writes the result in the destination XMM register.



Related Instructions

ANDNPD, ANDNPS, ANDPD, ANDPS, ORPD, ORPS, XORPD

rFLAGS Affected

None

440 XORPS

None

Exceptions

		Virtual		
Exception	Real	8086	Protected	Cause of Exception
Invalid opcode, #UD	Х	Х	Х	The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.
	Х	Х	Х	The emulate bit (EM) of CR0 was set to 1.
	Х	Х	Х	The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.
Device not available, #NM	Х	Х	Х	The task-switch bit (TS) of CR0 was set to 1.
Stack, #SS	Х	Х	Х	A memory address exceeded the stack segment limit or was non-canonical.
General protection, #GP	Х	Х	Х	A memory address exceeded the data segment limit or was non-canonical
			Х	A null data segment was used to reference memory.
	X	Х	Х	The memory operand was not aligned on a 16-byte boundary.
Page fault, #PF		Х	Х	A page fault resulted from the execution of the instruction.

XORPS 441

26568–Rev. 3.06–February 2005

442 XORPS

Index

Numerics	CVTTPS2PI 100
16-bit mode xvii	CVTTSD2SI 103
32-bit mode xvii	CVTTSS2SI
64-bit mode xvii	D
A	direct referencing xviii
ADDPD 4	displacements xviii
ADDPS 7	DIVPD 109
addressing, RIP-relative xxiii	DIVPS 112
ADDSD	DIVSD 115
ADDSS	DIVSS
ADDSUBPD	double quadword xviii
ADDSUBPS	doubleword xviii
ANDNPD 22	
ANDNPS 24	E .
ANDPD	eAX-eSP register xxv
ANDPS 28	effective address size xix
	effective operand size xix
В	eFLAGS register xxv
biased exponent xvii	eIP register xxv
C	element xix
CMPPD 30	endian order xxvii
CMPPS	exception xix
CMPSD 37	exponent xvii
CMPSS	F
COMISD	flush xix
COMISS 46	FXRSTOR 121
commit xviii	FXSAVE 124
compatibility mode xviii	H
CVTDQ2PD	
CVTDQ2PS 51	HADDPD
CVTPD2DQ 53	HADDPS 129
CVTPD2PI 56	HSUBPD
CVTPD2PS 59	HSUBPS 135
CVTPI2PD 62	I
CVTPI2PS	IGN xx
CVTPS2DQ	indirect xx
CVTPS2PD 69	instructions
CVTPS2PI	128-bit media 1
CVTSD2SI 74	SSE 1
CVTSD2SS	SSE-2 1
CVTSI2SD 80	L
CVTSI2SS	_
CVTSS2SD	LDDQU
CVTSS2SI	
CVTTPD2DQ	legacy mode
CVTTPD2PI94	legacy x86 xx
CVTTPS2DQ	long modexx
O 1 1 1 0 2 D Q 37	LSB xx

lsb	XX	msb	
M		MSR	
mask	vvi	MULPD	226
MASKMOVDQU		MULPS	229
MAXPD		MULSD	232
		MULSS	235
MAXPS			
MAXSD		0	
MAXSS		octword	
MBZ		offset	
MINPD		ORPD	
MINPS	160	ORPS	
MINSD	163	overflow	xxi
MINSS	166	P	
modes		-	:
16-bit	xvii	packed	
32-bit		PACKSSDW	
64-bit		PACKSSWB	
compatibility			246
legacy		PADDB	248
o ·		PADDD	250
long		C	252
protected		PADDSB	254
real		PADDSW	256
virtual-8086		PADDUSB	258
moffset		PADDUSW	260
MOVAPD		PADDW	262
MOVAPS	170	PAND	264
MOVD	173	PANDN	266
MOVDDUP	176	PAVGB	268
MOVDQ2Q	178	PAVGW	270
MOVDQA			270
MOVDQU	102		
MOVHLPS		C	274
MOVHPD		C	276
MOVHPS			278
MOVLHPS			280
MOVLPD			282
MOVLPS		PEXTRW	
MOVMSKPD		PINSRW	286
		PMADDWD	289
MOVMSKPS		PMAXSW	291
MOVNTDQ		PMAXUB	293
MOVNTPD		PMINSW	295
MOVNTPS		PMINUB	297
MOVQ		PMOVMSKB	299
MOVQ2DQ	208	PMULHUW	301
MOVSD		PMULHW	303
MOVSHDUP	213	PMULLW	305
MOVSLDUP	215	PMULUDQ	303
MOVSS			309
MOVUPD		POR	
MOVUPS		±	xxii
MSB			311
		PSHUFD	314

PSHUFHW	317	rIP register	xxvi
PSHUFLW	320	RIP-relative addressing	xxii
PSLLD	323	RSQRTPS	388
PSLLDQ	326	RSORTSS	
PSLLQ		S	
PSLLW		_	
PSRAD		set	
PSRAW		SHUFPD	
PSRLD		SHUFPS	
PSRLDQ		SQRTPD	
PSRLQ		SQRTPS	
PSRLW		SQRTSD	
PSUBB		SQRTSS	
PSUBD		SSE	
		SSE-2	xxii
PSUBQ		SSE3	xxii
PSUBSB		sticky bit	xxii
PSUBSW		STMXCSR	
PSUBUSB		SUBPD	
PSUBUSW		SUBPS	
PSUBW		SUBSD	
PUNPCKHBW		SUBSS	
PUNPCKHDQ	368		
PUNPCKHQDQ	370	T	
PUNPCKHWD	372	TSS	xxiv
PUNPCKLBW	374	U	
PUNPCKLDQ	376	UCOMISD	424
PUNPCKLQDQ	378	UCOMISS	
PUNPCKLWD		underflow	
PXOR		UNPCKHPD	
		UNPCKHPS	
Q		UNPCKLPD	
quadword	XX11	UNPCKLPS	
R			430
r8-r15	xxvi	V	
rAX-rSP		vector	xxiv
RAZ		virtual-8086 mode	xxiv
RCPPS		X	
RCPSS			120
real address mode. See real mode	000	XORPD	
real mode	vvii	XORPS	440
registers	AAII		
eAX-eSP	vvv		
eFLAGS			
eIP			
r8–r15			
rAX-rSP			
rFLAGS			
rIP			
relative			
reserved			
revision history			
rFLAGS register	xxvi		

26568–Rev. 3.06–February 2005

446 Index