TLCS-900 Series TMP96C031N/F

CMOS 16-bit Microcontrollers TMP96C031N/TMP96C031F

1. Outline and Device Characteristics

The TMP96C031 are high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. TMP96C031N comes in a 64-pin shrink DIP; the TMP96C031F, in a 64-pin flat package.

(1) Original 16-bit CPU

- TLCS-90 instruction mnemonic upward compatible.
- 16M-byte linear address space
- General-purpose registers and register bank system
- 16-bit multiplication/division and bit transfer/arithmetic instructions
- High-speed micro DMA
 - 4 channels (1.6μs/2 bytes @ 20MHz)
- (2) Minimum instruction execution time
- 200ns @ 20MHz

- (3) External memory expansion
- Can be expanded up to 16M-bytes (for both programs and data).
- External data bus width selection pin (AM8/16)
- Can mix 8- and 16-bit external data buses.
 - ...Dynamic data bus sizing
- (4) 8-bit timer: 2 channels(5) 16-bit timer: 2 channels
- (6) Pattern generator: 4 bits, 2 channels
- (7) Serial interface: 2 channels(8) 8-bit A/D converter: 4 channels
- (9) DRAM controller
- (10) Watchdog timer
- (11) Chip select/wait controller: 4 blocks
- (12) Interrupt functions
- 3 CPU interrupts······SWI instruction, privileged violation, and Illegal instruction
- 12 internal interrupts
 9 external interrupts
 7-level priority can be set.
- (13) I/O ports: 37 pins
- (14) Standby function: 3 HALT modes (RUN, IDLE, STOP)

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.

The information contained here is subject to change without notice.




Figure 1. TMP96C031F Block Diagram

2. Pin Assignment and Functions

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96C031N.




Figure 2.1 (1). Pin Assignment (64-SDIP)

Figure 2.1 (2) shows pin assignment of TMP96C031F.




Figure 2.1 (2). Pin Assignment (64QFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2. Pin Names and Functions

Γ	lable 2.2. Pill Names and Functions							
Pin Name	Number of Pins	1/0	Functions					
AD0 ~ AD7	8	Tri-state	Address/data (lower): 0 - 7 for address/data bus					
AD8 ~ AD15 A8 ~ A15	8	Tri-state Output	Address data (upper): 8 - 15 for address/data bus Address: 8 to 15 for address bus					
P20 ~ P27 A0 ~ A7 A16 ~ A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: 0 - 7 for address bus Address: 16 - 23 for address bus					
P30 T05 HWR	1	I/O Output Output	Port 30: Output port (with pull-up register) Timer output 5: Timer 4 output pin High write: Strobe signal for writing data on pins AD8 - 15					
P31 TIO WAIT	1	I/O Output Output	Port 31: Output port (with pull-up register) Timer output 0: Timer 0 input Write: Pin used to request CPU bus wait					
P32 BUSRQ	1	I/O Input	Port 32: I/O port (with pull-up register) Bus request: Signal used to request high impedance for ADO - 15, AO - 23, RD, WR, HWR, R/W, RAS, CSO, CS1, and CS2 pins. (For external DMAC)					
P33 BUSAK	1	I/O Input	Port 33: I/O port (with pull-up register) Bus acknowledge: Strobe indicating that ADO - 15, AO - 23, RD, WR, HWR, R/W, RAS, CSO, CS1, and CS2 pins are at high impedance after receiving BUSRQ.					
P34 R/W NMI	1	I/O Output Input	Port 34: I/O (with pull-up register) Read/write: 1 represents read or dummy cycle 0, write cycle. Non-maskable interrupt request pin; Interrupt request pin with falling edge. Can also be operated at rising edge by program.					
P35 RAS INT7	1	I/O Output Input	Port 35: I/O (with pull-up register) Row address strobe: Outputs RAS strobe for DRAM. Interrupt request pin 7: Interrupt request pin with rising edge.					
P40 CS0	1	Output Output	Port 40: I/O port Chip select 0: Outputs 0 when address is within specified address area.					
P41 CS1	1	Output Output	Port 41: Output port Chip select 1: Outputs 0 if address is within specified address area.					
P42 CS2	1	Output Output	Port 42: Output port Chip select 2: Outputs 0 if address is within specified address area.					
P43 CS3 CAS	1	Output Output Output	Port 43: Output port Chip select 3: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs CAS strobe for DRAM if address is within specified address area.					
P50 ~ P53 AN0 ~ AN3 INT1 ~ INT3	4	Input Input Input	Port 50 ~ 53: Input port Analog input: Input to A/D converter Interrupt request pin 0: Interrupt request pin with programmable level/rising edge. Interrupt request pin 1: Interrupt request pin with programmable rising/falling edge. Interrupt request pin 2 ~ 3: Interrupt request pin with rising edge.					
P60 TxD0 PG00	1	I/O Output Output	Port 60: I/O port Serial send data 0 Pattern generator port 00					
P61 RxD0 PG01	1	I/O Output Output	Port 61: I/O port Serial receive data 0 Pattern generator port 01					

Note: The internal I/O of this device cannot be accessed using the external DMA controller.

Pin Name	Number of Pins	1/0	Functions		
P62 CTS0 PG02	1	I/O Output Output	Port 62: I/O port Serial data send enable 0 (Clear to Send) Pattern generator port 02		
P63 RFSH PG03	1	I/O Output Output	Port 63: I/O port Refresh out: This is a state signal output pin which indicates that the DRAM controller is in refresh cycle. Pattern generator port 03		
P64 PG10	1	I/O Output	Port 64: I/O port Pattern generator port 10		
P65 PG11	1	I/O Output	Port 65: I/O port Pattern generator port 11		
P66 INT6 PG12	1	I/O Input Output	Port 66: I/O port Interrupt request pin 6: Interrupt request pin with rising edge. Pattern generator port 12		
P67 WDTOUT PG13	1	I/O Output Output	Port 71: I/O port Watchdog timer output pin Pattern generator port 13		
P70 T01 T04	1	I/O Output Output	Port 70: I/O port Timer output 1: Timer 0 or 1 output pin Timer output 4: Timer 4 output pin		
P71 T03 DMUX	1	I/O Output Output	Port 71: I/O port Timer output 3: Timer 2 or Timer 3 output pin DRAM address multiplexor: This pin outputs row address, column address, and selector select signal.		
P72 INT4 TI4	1	I/O Input Input	Port 72: I/O port Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge. Timer input 4: Timer 4 count/capture trigger signal input		
P73 INT5 TI5	1	I/O Input Input	Port 73: I/O port Interrupt request pin 5: Interrupt request pin with programmable rising edge. Timer input 5: Timer 4 count/capture trigger signal input		
P74 TxD1	1	I/O Output	Port 74: I/O port Serial send data 1		
P75 RxD1	1	I/O Input	Port 75: I/O port Serial receive data 1		
P76 SCLK1	1	I/0 I/0	Port 76: I/O port Serial clock I/O 1		
CLK	1	Output	Clock output: Outputs X1÷ 4 _clock. Pulled-up during reset.		
RD	1	Output	Read: Strobe signal for reading external memory.		
WR	1	Output	Write: Strobe signal for writing data on pins AD0 - 7.		
AM8/16	1	Input	Address mode: External data bus width selection pin. Set to "0" for fixed external 16-bit bus or for mixed external 8/16 bit bus and to "1" for fixed external 8-bit bus.		
RESET	1	Input	Reset: Initializes LSI. (With pull-up resistor)		
ALE	1	Output	Address latch enable		
X1/X2	1	1/0	Oscillator connecting pin		
VCC	1		Power supply pin (-5V)		
VSS	1		GND pin (0V)		

Note: Pull-up/pull-down resistor can be released from the pin by software.

3. Operation

This section describes in blocks the functions and basic operations of the TMP96C031F device.

Check the chapter Guidelines and Restrictions for proper care of the device.

3.1 CPU

The TMP96C031F device has a built-in high-performance 16-bit CPU. (For CPU operation, see TLCS-900 CPU in the book Core Manual Architecture User Manual.)

This section describes CPU functions unique to TMP96C031F that are not described in the previous section.

3.1.1 Reset

To reset the TMP96C031F, the RESET input must be kept at 0 for at least 10 system clocks (10 states: 1µs with a 20MHz system clock) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

- Program counter (PC) to 8000H.
- Stack pointer (XSP) for system mode to 100H.
- SYSM bit of status register (SR) to 1. (Sets to system mode.)
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 0. (Sets to minimum mode.)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from address 8000H. CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows:

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode (sets I/O ports to input ports).
- Sets the WDTOUT pin to 0. (Watchdog timer is set to enable after reset.)
- Pulls up the CLK pin to 1.
- Sets the ALE pin to 0.

3.1.2 External Data Bus Width Selection Pin (AM8/16)

The TMP96C031F automatically operates in 8-bit bus/16-bit bus mode after reset depending on how the AM8/16 pin is set.

The TMP96C031F have altogether the following 23 interrupt sources:

• For mixed external 8/16-bit data bus or fixed 16-bit data bus

Set this pin to "0". Then the AD8 to 15/A8 to 15 pins are fixed to functions AD8 to 15.

The external data bus width is set by the chip select/wait control register described in section 3.6.1.


For fixed external 8-bit data bus

Set this pin to "1". Then the AD8 to 15/A8 to 15 pins are fixed to functions A8 to 15.

The value of chip select/wait control register bit 4 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS>) described in Section 3.6.1 is ignored and the bus is fixed external 8-bit data bus.

3.2 Memory Map

Figure 3.2 is a memory map of the TMP96C031F.



Note: The start address after reset is 8000H. Resetting sets the stack pointer (XSP) on the system mode side to 100H.

Figure 3.2. Memory Map

3.3 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

- Interrupts from the CPU···3 (Software interrupts, privileged violations, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INTO, and INTO to 7)...9
- Interrupts from built-in I/Os...12

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that of the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF <2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts

with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF <2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a high-speed μDMA processing mode. High-speed μDMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.3 (1) is a flowchart showing overall interrupt processing.




Figure 3.3 (1). Interrupt Processing Flowchart

3.3.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU sets the <SYSM> flag of the status register to 1 and enters the system mode.
- (5) The CPU jumps to address 8000H + interrupt vector, then starts the interrupt processing routine.

The table below shows the number of execution states for the above processing times.

Bus Width of Stack Area	Interrupt Processing State Number			
Dus Widii di Stack Alea	MAX mode	Min mode		
8-bit	23	19		
16-bit	17	15		

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers.

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest. The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

The addresses 008000H to 0081FFH (512 bytes) of the TLCS-900 are assigned for interrupt processing entry area.

Table 3.3 (1) TMP96C031F Interrupt Table

Default Priority	Туре		Interrupt Source	Vector Value "V"	Start Address	High-Speed Micro DMA Start to Vector
1		Reset	, or SWIO instruction	0 0 0 0 H	8 0 0 0 H	
2		INTPREV:	Privileged violation, or SWI1	0 0 1 0 H	8 0 1 0 H	_
3		INTUNDEF:	Illegal instruction, or SWI2	0 0 2 0 H	8 0 2 0 H	_
4		SWI 3 Instruction		0 0 3 0 H	8 0 3 0 H	-
5	Non-	SWI 4 Instruction		0 0 4 0 H	8 0 4 0 H	_
6	Maskable	SWI 5 Instruction		0 0 5 0 H	8 0 5 0 H	-
7		SWI 6 Instruction		0 0 6 0 H	8 0 6 0 H	_
8		SWI 7 Instruction		0 0 7 0 H	8 0 7 0 H	_
9		NMI Pin		0 0 8 0 H	8080H	08H
10		INTWD:	Watchdog timer	0 0 9 0 H	8 0 9 0 H	09H
11		INTO pin		0 0 A 0 H	8 0 A 0 H	0AH
12		INT4 pin		0 0 B 0 H	8 0 B 0 H	0BH
13		INT5 pin		0 0 C 0 H	8 0 C 0 H	0CH
14	•	INT6 pin		0 0 D 0 H	8 0 D 0 H	0DH
15		INT7 pin		0 0 E 0 H	8 0 E 0 H	0EH
-		(Reserved)		0 0 F 0 H	8 0 F 0 H	0FH
16		INTTO:	8-bit timer 0	0 1 0 0 H	8 1 0 0 H	10H
17		INTT1:	8-bit timer 1	0 1 1 0 H	8 1 1 0 H	11H
18		INTT2:	8-bit timer 2/PWM0	0 1 2 0 H	8 1 2 0 H	12H
19		INTT3:	8-bit timer 3/PWM1	0 1 3 0 H	8 1 3 0 H	13H
20	Maakabla	INTTR4:	16-bit timer 4 (TREG4)	0 1 4 0 H	8 1 4 0 H	14H
21	Maskable	INTTR5:	16-bit timer 4 (TREG5)	0 1 5 0 H	8 1 5 0 H	15H
22		(Reserved)		0 1 6 0 H	8 1 6 0 H	16H
23		(Reserved)		0 1 7 0 H	8 1 7 0 H	17H
24		INTRX0:	Serial receive (Channel.0)	0 1 8 0 H	8 1 8 0 H	18H
25		INTTX0:	Serial send (Channel.0)	0 1 9 0 H	8 1 9 0 H	19H
26		INTRX1:	Serial receive (Channel.1)	0 1 A 0 H	8 1 A 0 H	1AH
27		INTTX1:	Serial send (Channel.1)	0 1 B 0 H	8 1 B 0 H	1BH
28		INTAD:	A/D conversion completion	0 1 C 0 H	8 1 C 0 H	1CH
29		INT1 pin		0 1 D 0 H	8 1 D 0 H	1DH
30		INT2 pin		0 1 E 0 H	8 1 E 0 H	1EH
31		INT3 pin		0 1 F 0 H	8 1 F 0 H	1FH

3.3.2 High-Speed μ DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a high-speed μDMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is high-speed μDMA mode or general-purpose interrupt. If high-speed μDMA mode is requested, the CPU performs high-speed μDMA processing.

The TLCS-900 can process at very high speed compared with the TLCS-90 μ DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC (privileged) instruction.

(1) High-Speed µDMA Operation

High-speed μDMA operation starts when the accepted interrupt vector value matches the μDMA start vector value set in the interrupt controller. The high-speed μDMA has four channels so that it can be set for up to four types of interrupt source.

When a high-speed μ DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, high-speed μ DMA processing is completed. If the value in the counter after decrementing is 0, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.

The 32-bit control registers are used for setting transfer source/destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16M-byte space is available for the high-speed μ DMA. Also in normal mode operation, the all address space (in other words, the space for system mode which is set by the CS/WAIT controller) can be accessed by high-speed μ DMA processing.


There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16-bit, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by high-speed μDMA processing.

After transferring data using the high-speed μDMA and the transfer counter has been decremented to 0, the program goes to a general-purpose interrupt processing. Note that after interrupt processing, when an interrupt for the same channel is generated, if the system requires resetting the transfer counter starts from 65536.

The following section illustrates the high-speed μDMA cycle when the transfer destination address is in INC mode. (MIN mode, 16-bit bus for all address areas, 0 wait).

Interrupt sources processed by high-speed μDMA processing are those with the high-speed μDMA start vectors listed in Table 3.3 (1).




Note 1: If an 8-bit bus is used for the source address area, two states are added.

Note 3: A dummy cycle may be generated depending on the instruction queue buffer states.

Note 4: If an 8-bit bus is used for the stack area, two states are added.


Note 2: If an 8-bit bus is used for the destination address area, two states are added.

(2) Register Configuration (CPU Control Register)



Only the LDCcr.r instruction can set data in those control registers.

(3) Transfer Mode Register Details



(1 states = 100ns)

Execution time: When 16-bit bus width and 0 wait are set for the transfer destination/source address.

Note: n: corresponds to high-speed μDMA channels 0 - 3.

DMADn +/DMASn +: Post-increment (Increments register value after transfer.)
DMADn -/DMASn -: Post-decrement (Decrement register value after transfer.)

All address space (the space for system mode) can be accessed by high-speed $\mu DMA.$ Do not use undefined codes

for transfer mode control.

3.3.3 Interrupt Controller

Figure 3.3.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the high-speed micro DMA start vector. The interrupt request flip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

INTEOAD ---- 0 --- Zero-clears the INTO Flip Flop.

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (e.g., INTEOAD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority dis-

ables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR <IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR <IFF2 to 0>.

The interrupt controller also has four registers used to store the high-speed other μDMA start vector. These are I/O registers; unlike other DMA registers (DMAS, DMAD, DMAM, and DMAC), they can be accessed in either normal or system mode. Writing the start vector of the interrupt source for the μDMA processing (see Table 3.3 (1)), enables the corresponding interrupt to be processed by μDMA processing. The values must be set in the μDMA parameter registers (e.g., DMAS and DMAD) prior to the μDMA processing.





Figure 3.3.3 (1). Block Diagram of Interrupt Controller

(1) Interrupt Priority Setting Register

							(116	au-mouny	-wille bi	ombited.j
Symbol	Address	7	6		5	4	3	2	1	0
				INT	1			IN	T0	
		I1C	I1M		11M1	: I1M0	IOC		10M1	: 10M0
INTE01	0070H	R/W	:		W	•	R/W		w	
		0	0		0	0	0	0	0	: 0
		0	: 0	: :		: 0	-			; 0
				INT					T2	
INTE23	0071H	13C	I3M	2 :	13M1	: 13M0	I2C	12M2	12M1	: I2M0
	007 111	R/W	<u>:</u>		W		R/W	:	W	
		0	0		0	0	0	0	0	0
				INT	5			IN	T4	
		15C	15M	2 :	15M1	: I5M0	14C	14M2	14M1	14M0
INTE45	0072H	R/W	:		W		R/W	:	W	
		0	0		0	. 0	0	. 0	0	0
				1817		:	<u> </u>		-	: 0
				INT	-				T6	:
INTE67	0073H	17C	17M	2 :	17M1	: 17M0	16C	16M2	16M1	16M0
		R/W			W		R/W		w_	
		0	0		0	0	0	: 0	0	: 0
			INTT	1 (Ti	mer 1)			INTTO (Timer 0)	
INITETAC	007411	IT1C	IT1M	12	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
INTET10	0074H	R/W	:		W		R/W	:	w	
		0	0	:	0	. 0	0	0	0	0
				2 /T	imer 3)	·		INTT2 (1		·
		ITOC				: 173040	ITAC	,		IT2M0
INTET32	0075H	IT3C	IT3N	12 :	IT3M1	IT3M0	IT2C	IT2M2	IT2M1	: 1121010
		R/W			W		R/W		W	
		0	0	:	0	0	0	0	0	0
			INTT	R5 (TREG5)			INTTR4	(TREG4)	
	007511	IT5C	IT5N	12 :	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
INTET54	0076H	R/W	:		W		R/W		W	
		0	0		0	0	0	0	0	: 0
				INTT			<u> </u>		RX0	
		ITVOC				TTYONAO	IRX0C			IRXOMO
INTES0	0077H		HIXUN	VIZ :		: ITX0M0		: IKAUIVIZ		: INXUIVIU
	l	R/W	<u>:</u>		W		R/W	<u> </u>	W	
		0	0		00	0	0	0	0	0
				INTT	X1			INT	RX1	
INITEGA	007011	ITX1C	ITX1N	И2 <u>:</u>	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	0078H	R/W	1		W		R/W		W	
		0	0	- :	0	0	0	0	0	0
				INTA						
		IADC				IADM0				
INTEAD	0079H	R/W	IAUN	12 :		; IADIVIO				
			+						:	-
	L	0	0	:	0	0	ļ	:	:	<u>:</u>
			Ь							
1	1	Т	10 T			From the	/\A/=2+-\			
lxxM2	lxxM1	IxxIV				Function				
0	0	0				errupt requ		_		
0	0	1				t request l				
0	1	0				t request l				
0	1	1				t request l				
1	0	0				t request l				
1	0	1				t request l				
1	1	0				t request l		· .		
1	1	1		Proh	nibits inte	errupt requ	Jest.			
IxxC		Function) (Read	1)			Functio	n (Write)		
										-
0	Indica	tes no int	errupt	requ	iest.	Clea	rs interrup	ot request	flag.	
1	Indica	tes interr	upt red	uest		-	Don	't care		

(Read-modify-write prohibited.)

(2) External Interrupt Control



Setting of External Interrupt Pin Functions

Setting of External Interrupt Pin Functions								
Interrupt	Pin Name	Mode	Setting Method					
NMI	P34	¬_ Falling edge	IIMC <nmiree> = 0</nmiree>					
		Rising and falling edge	IIMC <nmiree> = 1</nmiree>					
INT0	P50	Rising edge	IIMC <10LE> = 0, <10IE> = 1					
IIVIO	1 70	Level	IIMC <10LE> = 1, <10IE> = 1					
INT1	P51	Rising edge	IIMC <11EM> = 0					
IIVII	131	₹ Falling edge	IIMC <11EM> = 1					
INT2	P52	_√ Rising edge	IIMC <12EM> = 1					
INT3	P53	Rising edge	IIMC <13EM> = 1					
INT4	P72	_f Rising edge	T4M0D <cap12m1, 0=""> = 0, 0 or 0, 1 or 1, 1</cap12m1,>					
11114	172	¬_ Falling edge	T4M0D <cap12m1, 0=""> = 1, 0</cap12m1,>					
INT5	P73	_f Rising edge	-					
INT6	P66	Rising edge	IIMC <16IIE> = 1					
INT7	P35	Rising edge	IIMC <17IIE> = 1					

(3) High-Speed µDMA Start Vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's μ DMA start vector (bits 4 to 8 of the interrupt vector). When both match, the interrupt is processed in μ DMA

mode for the channel whose value matched.

If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.

				μ DMA 0	Start Vecto	r (read	d-modify-wr	ite is not po	ssible.)	
		7	6	5	4	3	2	1	0	
DMA0V	bit Symbol				DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4	
(007CH)	Read/Write						W			
	After reset				0	0	0	0	0	
	Function	When bits 4 to	8 of the inter	rupt vector mat	ch bits 0 to 4 of	DMA0V, high	speed µDMA c	hannel 0 is pro	cessed.	
				μDMA1	Start Vector	r (rea	d-modify-w	rite is not po	ossible.)	
		7	6	5	4	3	2	1	0	
	bit Symbol				DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4	
(007DH)	Read/Write						W			
	After reset				0	0	0	0	0	
	Function	When bits 4 to	8 of the inter	rupt vector mat	ch bits 0 to 4 of	DMA0V, high-	speed µDMA c	hannel 1 is pro-	cessed.	
·				μDMA2	Start Vecto	r (rea	d-modify-w	rite is not po	ossible.)	
		7	6	5	4	3	2	1	0	
DMA2V	bit Symbol				DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4	
(007EH)	Read/Write						W			
	After reset				0	0	0	0	0	
	Function	When bits 4 to 8 of the interrupt vector match bits 0 to 4 of DMAOV, high-speed µDMA channel 2 is processed.								
				μ DMA3	Start Vecto	r (rea	d-modify-w	rite is not po	ossible.)	
		7	6	5	4	3	2	1	0	
DMA3V	bit Symbol				DMA3V8	DMA3V7	DMA3V6	DMA3V5	DMA3V4	
(007FH)	Read/Write						W			
	After reset				0	0	0	0	0	
	Function	When bits 4 to	8 of the inter	rupt vector mat	tch bits 0 to 4 o	DMA0V, high	-speed µDMA c	hannel 3 is pro	cessed	

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag

while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector 00A0H and start the interrupt processing from the address 80A0H.

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

20

3.4 Standby Function

When the HALT instruction is executed, the TMP96C031 enters RUN, IDLE, or STOP mode depending on the contents of the HALT mode setting register.

(1) RUN: Only the CPU halts; power consumption remains unchanged.

(2) IDLE: Only the built-in oscillator operates, while all other built-in circuits halt. Power consumption is

reduced to 1/10 or less than that during normal operation.

(3) STOP: All internal circuits including the built-in oscillator halt. This greatly reduces power consumption.

The states of the port pins in STOP mode can be set as listed in Table 3.4 (1) using the I/O register WDMOD <DRVE> bit.

WDMOD
(005CH)
(000011)

	7	6	5	4	3	2	1	0	
Bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE	
Read/Write		R/W							
After reset	1	0	0	0	0	0	0	0	
Function	1 : WDT Enable	01 : 2 10 : 2 11 : 2	16 / fc 18 / fc 20/ fc 22/ fc on time	Warming up time 0 : 2 ¹⁶ /fc 1 : 2 ¹⁸ /fc	Standby mode 00 : RUN 01 : STOP 10 : IDLE 11 : Don't care	mode mode mode	1: Connects watchdog timer output to RESET pin internally.	1: Drive pin even in STOP mode.	

When STOP mode is released by other than a reset, the system clock output starts after allowing some time for warming up set by the warming-up counter fro stabilizing the built-in oscillator. To release STOP mode by reset, it is necessary to

allow the oscillator to stabilize.

To release standby mode, a reset or an interrupt is used. To release IDLE or STOP mode, only an interrupt by the $\overline{\text{NMI}}$ or INT0 pin, or a reset can be used. The details are described below:

Standby Release by Interrupt

Interrupt Level Standby Mode	Interrupt Mask (IFF2 to 0) ≤ Interrupt Request Level	Interrupt Mask (IFF2 to 0) > Interrupt Request Level
RUN	Can be released by any interrupt. After standby mode is released, interrupt processing starts.	Can only be released by INTO pin. Processing resumes from address next to HALT instruction.
IDLE	Can only be released by NMI or INTO pin. After standby mode is released, interrupt processing starts.	↑
STOP	↑	1

Note 1: When releasing standby setting INT0 to high level input mode, keep it high until interrupt processing starts. If the level drops to low, interrupt processing cannot be started correctly.

Table 3.4 (1) Pin States in STOP Mode

Pin Name	I/O	DRVE = 0	DRVE = 1
AD0 ~ AD7	AD0 ~ 7	_	-
AD8 ~ AD15	AD8 ~ 15 A8 ~ 15	- -	-
P20 ~ P27	Input mode Output mode/A16 ~ 23	PD* PD*	PD Output
P30 ~ P33	Input mode Output mode	PD* PD*	PD Output
P34 (R/W/NMI)	Input mode Output mode	PU* PU*	PU Output
P35 (RAS/INT7)	Input mode Output mode RAS	Input PU* PU* Output	Input PU Output Output
P40 ~ P42 (CS0 ~ CS2)	Output	PU*	Output
P43 (CS3/CAS)	Output CAS	PU* Output	Output Output
P50 (AN0/INT0)	Input INTO	_ Input	Input Input
P51 ~ P53	Input	-	Input
P60 ~ P66	Input mode Output mode	- -	Input Output
P67 (P13/WDTOUT)	Input mode Output mode WDTOUT	– – Output	Input Output Output
P70 ~ P76	Input mode Output mode	- -	Input Output
ALE	Output	"0"	"0"
CLK	Output	-	"1"
RESET	Input	Input	Input
WR	Output	-	"1" Output
RD	Output	-	"1" Output
AM8/ 16	Input	Input	Input
X1	Input	-	-
X2	Output	"1"	"1"

^{-:} Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input: Input enable state

Input: Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output: Output state

PU: Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up resistor is not set.

PD: Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

1: Input gate disable state. No through current even if the pin is set to high impedance.

Note: Port registers are used for controlling programmable pull-up/pull-down. If a pin is also used for an output function (e.g., TO1) and the output function is specified, whether pull-up or pull-down is selected depends on the output function data. If a pin is also used for an input function, whether pull-up or pull-down is selected depends on the port register setting value only.

22

3.5 Port Functions

The input/output ports of the TMP96C031F consist of a total of 37 bits.

In addition to general purpose input/output port func-

tions, these port pins also function as input/outputs for internal CPU and built-in I/O. Table 3.5 (1) shows the function of each port pin.

Table 3.5 (1) Port Function

(R: ↑ = With programmable pull-up resistor

↓ = With programmable pull-down resistor)

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Built-in Function
Port2	P20 to P27	8	Input/Output	\downarrow	Bit	A0 to A7/ A16 to A23
Port3	P30	1	Input/Output	1	Bit	T05/HWR
	P31	1	Input/Output	↑	Bit	TIO/WAIT
	P32	1	Input/Output	↑	Bit	BUSRQ
	P33	1	Input/Output	↑	Bit	BUSAK
	P34	1	Input/Output	↑	Bit	R/W/RAS
	P35	1	Input/Output	1	Bit	RAS/INT7
Port4	P40	1	Output	1	(Fixed)	CS0
	P41	1	Output	1	(Fixed)	CS1
	P42	1	Output	↑	(Fixed)	<u>CS2</u>
	P43	1	Output	1	(Fixed)	CS3/CAS
Port5	P50 to P53	4	Input	_	(Fixed)	ANO ~ AN3
Port6	P60	1	Input/Output	_	Bit	PG00/TxD0
	P61	1	Input/Output	_	Bit	PG01/RxD0
	P62	1	Input/Output	_	Bit	PG02/CTS0
	P63	1	Input/Output	_	Bit	PG03/RSFH
	P64	1	Input/Output	_	Bit	PG10
	P65	1	Input/Output	_	Bit	PG11
	P66	1	Input/Output	_	Bit	PG12/INT6
	P67	1	Input/Output	_	Bit	PG13/WDTOUT
Port7	P70	1	Input/Output	-	Bit	T01/T04
	P71	1	Input/Output	_	Bit	TO2/DMUX
	P72	1	Input/Output	_	Bit	INT4/TI4
	P73	1	Input/Output	_	Bit	INT5/TI5
	P74	1	Input/Output	_	Bit	TxD1
	P75	1	Input/Output	_	Bit	RxD1
	P76	1	Input/Output	_	Bit	SCLK1

3.5.1 Programmable Pull-up/Pull-down

PORT2 has a built-in pull-down resistor and PORT3 and PORT4 have a built-in pull-up resistor. Normally, their load can be turned on or off from software by setting the value of the output latch (registers P2, P3, and P4) during input mode.

They can also be set in stand-by (STOP) mode and the load can be turned on or off when the immediately preceding setting is the value of output latch in input mode or is the value of output data in output mode.

Table 3.5 (2) Pull-up/down Function Setting

		Progran	nmable	Setting		
	Pull-up/down	Output latch Output data	ON/OFF	Normal	Standby (STOP) mode	
PORT2 (I/O)	Pull-down	0	ON	Setting enabled only in	Setting enabled in input/ output mode	
		1	0FF	input mode		
PORT3 (I/O)	Pull-up	0	ON	^	1	
		1	0FF	'		
PORT4 (Output)	Pull-up	0	ON	Setting disabled	Setting enabled only in output mode	
		1	OFF	Jetting disabled		

3.5.2 Bus Release Function

The pull-up/down function explained in section 3.5.1 is also

used to stabilize bus control signal at bus release.

Table 3.5 (2) shows pin states at bus release (BUSAK = 0).

Pin Name	Pin state at bus release					
Pin Name	Port mode	Function mode				
AD0 - AD15 AD0 - AD7 (A8 ~ A15)	-	Becomes high impedance.				
P20 - P27 (A16 ~ 23)	No status change. (Does not become high impedance.)	First sets all bits to low, then sets output buffer to off. Internal pull-down is added regardless to output latch value.				
RD WR	-	First sets all bits to high, then sets them to high impedance.				
P30 (HWR) P34 (R/ W)	No status change. (Does not become high impedance.)	First sets all bits to high, then sets output buffer to off. Internal pull-down is added regardless to output latch value.				
P40 (<u>CS0</u>) P41 (<u>CS1</u>) P42 (<u>CS2</u>) P43 (<u>CS3</u>)	No status change. (Does not become high impedance.)	First sets all bits to high, then sets output buffer to off. Internal pull-down is added regardless to output latch value.				
P71 (DMUX) P63 (RFSH)	No status change. (Does not become high impedance.)	First sets all bits to high, then sets them to high impedance.				
P35 (<u>RAS</u>) P43 (<u>CAS</u>)	No status change. (Does not become high impedance.)	No status change. (Does not become high impedance.)				

Figure 3.5 (2) shows the external bus interface when the bus release function is in use. The internal I/O of this device

cannot be accessed when the bus is released.




Figure 3.5 (1). External bus interface example when bus release function is in use

24

3.5.3 Port 2 (P20 - P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to

input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address bus (A16 to 23).




Figure 3.5 (2). Port 2




Figure 3.5 (3). Registers for Port 2

3.5.4 Port 3 (P30 - P35)

Port 3 is a 6-bit general-purpose I/O port. I/O can be set bit by bit using control registers P3CRL and P3CRH. Resetting sets all bits of P3 to 0; P30 to P35 to input mode and connects a

pull-up resistor. In addition to functioning as a general-purpose I/O port, port 3 is also used for CPU control/status signal interrupt input, and timer I/O.




Figure 3.5 (4). Port 3 (P30)




Figure 3.5 (5). Port 3 (P31, P32)




Figure 3.5 (6). Port 3 (P33, P35)

(1) P34/NMI/R/W

Port 34 is a general-purpose $\underline{I/O}$ port, shared with non-maskable interrupt input pin (\overline{NMI}). The \overline{NMI} pin is selected by the control register P3CRH <P34C1,P34C0>. By setting <P34C1,P34C0> = <0,0>, it turns to the \overline{NMI} input pin. Since

the $\overline{\text{NMI}}$ pin is specified only once, the $\overline{\text{NMI}}$ pin cannot be switched to the general-purpose port. The <P34C1,P34C0> should be initialized to "0" by resetting in order to switch to the general-purpose I/O port mode. Port3 register (P34) is set to be "1" when the pull-up resistor is attached.




Figure 3.5 (6). Port 3 (P33, P34)




Figure 3.5 (8). Port 3 Registers

Note: There is no port/function switch register for pin P31 (TIO/WAIT). For example, if pin P31 is used as an input port, data are input to 8-bit timer 0. If pin P31 is used as the WAIT pin, set P3CRL <P31C1,0) > to 00, and bits 3 and 2 <BXW1,0> in the chip select/wait control register to 10.

If pin P35 (RAS/INT7) is used as the INT7 pin, set P3CRH <P35C1,0) to 00 and <171E> to 1.

31

3.5.5 Port 4 (P40 - P43)

Port 4 is a 4-bit output dedicated port. Port 4 is also used for <u>chip select CSO - CS3</u> outputs and column address strobe <u>CAS (CS3</u> only) output. To select the function to be used, use

function register P4FC. Resetting sets the output register for P40, P41, and P42 to 1; the output register for P42 to 0; all bits in the function register to 0. P40, P41, and P43 are set to output ports for outputting 1; P42 to output port for outputting 0.




Figure 3.5 (9). Port 4 (P40, P41, P43)




Figure 3.5 (10). Port 4 (P42)

				Por	t 4 Register	r			
		7	6	5	4	3	2	1	0
P4 (000CH)	bit Symbol					P43	P42	P41	P40
	Read/Write					R/W			
	After reset					1	0	1	1
	Function					Output mode			
		7	6	Port 4 Fund	tion Regist	er 3	2	: 1	0
P4FC (0010H)	bit Symbol	BUS WDT	-	,	<u></u>	P43F	P42F	P41F	P40F
	Read/Write	W				W			
	After reset	0				0	0	0	0
	Function	0: BUSRQ DIS 1: BUSRQ EN					0: PORT 1: CS2	0: PORT 1: CS1	0: PORT 1: CS0
				→ Expla	ined in se	ection 3.12	, Watchd	og timer.	

P4FC is disabled for read-modify-write.

Figure 3.5 (11). Registers for Port 4

P4FC is disabled for read-modify-write.

Note: To select the function to be used for P43, use the B3CS register for the chip select/wait controller.

3.5.6 Port 5 (P50 - P53)

analog inputs or external interrupts.

Port 5 is a 4-bit input dedicated port which is also used for





Figure 3.5 (11). Port 5 (P50, P51, P52, P53)

Port 5 Register



Note: There is no input switch register for AN0-3/INT0-3; data are input to both. When port 5 is used for INT0-5, set interrupt input mode control registers 0 and 1, IIMC0 and 1 < 101E-131E >, to 1.

When port 5 is used as the input channel for the A/D converter, set the A/D converter mode register, ADMOD.

Figure 3.5 (12). Register for Port 5

34

3.5.7 Port 6 (P60 - P67)

Port 6 is an 8-bit port. I/O can be set bit by bit. In addition to functioning as an I/O port, pins P60 to P67 function as follows: P60 - P63/P64 - P67: pattern generate PG0/PG1 output

P60: serial channel TxD0 output pin and programmable

open drain function.

P61: serial channel RxD0 output pin P62: serial channel CTS0 output pin

P63: DRAM controller refresh signal pin P66: external interrupt request input INT6 pin

P67: watchdog timer WDT output pin. Set using port 6 con-

trol registers. P6CRL and P6CRH.

Resetting sets control registers P6CRL and P6CRH to 0; all bits to input mode.




Figure 3.5 (13) Port 6 (P60, P67)




Figure 3.5 (14). Registers for Port 6 (P61, P62, P66)




Figure 3.5 (15). Port 6 (P63, P64, P65)

				Poi	rt 6 Registe	r				
		7	6	5	4	3	2	1	0	
P6	bit Symbol	P67	P66	P65	P64	P63	P62	P61	P60	
(0012H)	Read/Write				R	w				
	After reset				Input	mode				
	Function	1	1	1	1	1	1	1	1	
				Port 6 Con	trol Registe	er L				
		7	6	5	4	3	2	1	0	
P6CRL	bit Symbol	P63C1	P63C0	P62C1	P62C0	P61C1	P61C0	P60C1	P60C0	
(0014H)	Read/Write	V	v	V	V	V	V	\	v	
	After reset	0	0	0	0	0	0	0	0	
	Function	00: PORT in 01: PORT of 10: PG03 11: RFSH	•	00: PORT in 01: PORT o 10: PG02• 11: —	•	00: PORT ir 01: PORT o 10: PG01 11: —	-	00: PORT input 01: PORT output 10: PG00 11: TXD0		
				Port 6 Fund	tion Regist	er H				
		7	6	5	4	3	2	1	0	
P6CRH	bit Symbol	P67C1	P66C0	P66C1	P66C0	P65C1	P65C0	P64C1	P64C0	
(0016H)	Read/Write	V	V	V	v	V	V	\	v	
	After reset	0	0	0	0	0	0	0	0	
	Function	00: PORT input 01: PORT output 10: PG13 11: WDTOUT		00: PORT input 01: PORT output 10: PG12 11: —		00: PORT in 01: PORT o 10: PG11 11: —		00: PORT input 01: PORT output 10: PG10 11: —		

Read-modify-write is prohibited for registers P6CR and P6FC.

Note: To set the TXD0 pin to open drain output, write 1 in bit 0 < ODE0 > in the ODE register.

There is no port/function switch register for pin P61/RXD0. If pin P61 is used as an input port, data are input as serial receive data to SIO. When pin P66/PG12/INT6 is used for INT6, set P6CRH < P66C1,0 > to 00 and IIMC1 < 161E > to 1.

Figure 3.5 (16). Registers for Port 6

3.5.8 Port 7 (P70 - P76)

Port 7 is a 7-bit general-purpose I/O port. I/O can be set bit by bit using control registers P7CRL and P7CRH. Resetting sets all bits in P7 to 1; control registers P7CRL and P7CRH to 0;

P70 - P76 to input mode. In addition to functioning as a general-purpose I/O port, port 7 as follows: interrupt input, timer I/O, DRAM address multiplex, serial channel send/receive (TXD1 and RXD1), and transfer clock input (SCLK1) pin.




Figure 3.5 (17). Port 7 (P70, P71)




Figure 3.5 (18). Port 7 (P72, P73, P75)




Figure 3.5 (19). Port 7 (P74)




Figure 3.5 (20). Port 7 (P76)

				. 0	re r megiste	•			
		7	6	5	4	3	2	1	0
P7	bit Symbol		P76	P75	P74	P73	P72	P71	P70
(0013H)	Read/Write					R/W			
	After reset					Input mode			
	Function		1	1	1	1	1	1	1
				Port 7 Con	trol Registe	er L			
		7	6	5	4	3	2	1	0
P7CRL	bit Symbol	P73C1	P73C0	P72C1	P72C0	P71C1	P71C0	P70C1	P70C0
(0015H)	Read/Write	V	V	١	N	\	N	١	N
	After reset	0	0	0	0	0	0	0	0
	Function	00: PORT in 01: PORT of 10: — 11: —		00: PORT in 01: PORT o 10: — 11: —	•	00: PORT in 01: PORT o 10: TO3 11: DMUX	•	00: PORT in 01: PORT of 10: TO1 11: TO4	•
				Port 7 Con	trol Registe	er H			
		7	6	5	4	3	2	1	0
P7CRH	bit Symbol			P76C1	P76C0	P75C1	P75C0	P74C1	P74C0
(0017H)	Read/Write			\	N	\	V	١	N
	After reset			0	0	0	0	0	0
	Function			00: PORT in 01: PORT o 10: SCLK1 11: —		00: PORT in 01: PORT of 10: — 11: —		00: PORT in 01: PORT o 10: TxD1 11: —	•
	1	1							

Port 7 Register

Read-modify-write is prohibited for registers P7CR and P7FC.

Note : To set the TxD1 pin to open drain output, write 1 in the 1<ODE1> in the ODE register.

There is no port/function switch register for pin P75/RXD1. If pin P75 is used as an input port, data are input as serial receive data to SIO. There is no port/function switch register for pin P72/T14/INT4 or pin P73/T15/INT5. If pin P72 or P73 is used as an input port, data are input to the 16-bit timer. When pin P72/P73 is used for INT4/5, set P7CRL < P73C1,0 > to 00 and I1MC0 < 141E > /I1MC1 < 151E > to 1.

Figure 3.5 (21). Registers for Port 7

3.6 Chip Select/Wait Control

The TMP96C031F has a built-in chip select/wait controller used to control chip select (CS0 - CS3 pins), wait (WAIT pin), and data bus size (8 or 16 bits) for any of the three block address areas.

The select pin $(AM8/\overline{16})$ is used to select the width of the external data bus. (See section 3.1.2, External data width select pin.)

3.6.1 Control Registers

Table 3.6 (1) shows control registers

The block address areas is controlled by corresponding CS/wait control register (B0CS, B1CS, B2CS, B3CS) and start address register/address mask register (explained in section 3.6.2, Address area).

Registers can be written to only when the CPU is in system mode. (There are two CPU modes: system and normal.) The reason is that the settings of these registers have an important effect on the system.

Table 3.6 (1) Chip Select/Wait Control Register

		7	6	5	4	3	2	1	0
BOCS	bit Symbol	BOE	BOSYS	BOARE	BOBUS	B0W1	B0W0	BEXW1	BEXW0
(0068H)	Read/Write				W		<u> </u>		
	After reset	0	0	0	0	0	0	0	0
		0: CS0	1: SYSTEM	0: 7F00H	0: 16BIT	00: 2W	AIT	00: 2W	AIT
		DIS	ONLY	~7FFFH	1: 8BIT	01: 1W	'AIT	01: 1W	'AIT
	Function	1: CS0		1: address		10: 1W	AIT + n	10: 1W	AIT + n
		EN		area		11: 0W	'AIT	11: 0W	'AIT
				specifi-					
				cation				-	
B1CS	bit Symbol	B1E	BISYS	BIARE	B1BUS	B1W1	B1W0	-	
(0069H)	Read/Write			V	V		,	1	
	After reset	0	0	0	0	0	0	<u> </u>	
		0: CS1		0: 80H					
		DIS	†	~7FFFH	†	1	}		
	Function	1: CS1		1: address				-	-
		EN		area					
			-	specifi-	1				
	bit Symbol	B2E	B2SYS	cation B2ARE	B2BUS	B2W1	B2W0		
B2CS	· · · · · · · · · · · · · · · · · · ·	DZE	DZ313	DZANE V	<u> </u>	DZVVI	BZVVO	 	
(006AH)	Read/Write	1	0	0	Undefined	0	0	!	
	After reset	0: CS2		0: 8000H	Undelined	- 0			
		DIS		~ 3FFFFFH					
	Function	1: CS2	Î	1: address	1	1	Ì	_	_
	runction	EN		area					
				specifi-					
			'	cation	'		•		
B3CS	bit Symbol	B3E	B3SYS	B3ARE	B3BUS	B3W1	B3W0	B3CAS	SRFC
(006BH)	Read/Write				W				
(0000)	After reset	0	0	0	0	0	0	0	1
		0: CS3/		0: Un-				0: CS3	0: Self
		CAS DI	A	defined	*	4	1	output	refresh
	Function	1: CS3/		1: address				1: CAS/	execu-
		CAS EN		area				output	tion
				specifi-					1: Release
				cation				<u>:</u>	

42

(1) Enable

Control register bit 7 (B0E, B1E, B2E, and B3E) is a master bit used to specify enable "1")/disable "0" of the setting.

Resetting sets B0E, B1E, and B3E to disable "0" and B2E to enable "1".

(2) System only specification

Control register bit 6 (B0SYS, B1SYS, B2SYS, and B3SYS) is used to specify enable/disable of the setting depending on the CPU operating mode (system or normal). Setting this bit to 0 enables setting (Address space for CS, Wait state, Bus size, etc.) regardless of the CPU operating mode; setting it to 1 enables setting in system mode but disables setting in normal mode. Resetting clears bit 6 to 0.

Bit 6 is mainly used when external memory data should not be accessed in normal mode (i.e., for system mode only memory data for the operating system).

(3) Address area specification

Control register bit 5 (B0ARE, B1ARE, B2ARE, and B3ARE) is used to specify the target address space. When this bit is set to "0" after reset, \overline{CSO} is set to addresses 7F00H to 7FFFF, $\overline{CS1}$ is set to addresses 80H to 7FFFH, and $\overline{CS2}$ is set to addresses 8000H to 3FFFFF. $\overline{CS3}$ is undefined. (See 3.6.3 Default Address Space Specification.) When this bit is set to "1", the target address is the address space is the address space specified by the memory start address register MSAR and memory start address mask register MAMR. (See 3.6.2 Address Space Specification.)

(4) Data bus width select

Control register bit 4 (B0BUS, B1BUS, B2BUS, B3BUS) is used to specify the data bus width. When this bit is set to "0", memory is accessed in 16-bit data bus mode. When this bit is set to "1", memory is accessed in 16-bit data bus mode. However, this bit is valid only in 16-bit bus mode (AM8/16 pin = "0"). In 8-bit bus mode (AM8/16 pin = "1"), all address space is accessed in 8-bit data bus mode regardless of the value of this bit. (See 3.1.2 External Data Bus Width Selection Pin.)

The changing data bus width according to the address to be address to be accessed is referred to dynamic bus sizing. Table 3.6 (2) shows the details of the bus operation.

Table 3.6 (2) Dynamic Bus Sizing

Operand	Operand	Memory	ODU Address	CPU	Data
Data Size	Start Address	Data Size	CPU Address	D15 - D8	D7 - D0
	2n + 0	8-bit	2n + 0	XXXXX	b7 - b0
8-bit	(even number)	16-bit	2n + 0	XXXXX	b7 - b0
	2n + 1	8-bit	2n + 1	XXXXX	b7 - b0
	(odd number)	16-bit	2n + 1	b7 - b0	XXXXX
	2n + 0	8-bit	2n + 0 2n + 1	XXXXX XXXXX	b7 - b0 b15 - b8
	(even number)	16-bit	2n + 0	b15 - b8	b7 - b0
16-bit	2n + 1	8-bit	2n + 1 2n + 2	XXXXX XXXXX	b7 - b0 b15 - b8
	(odd number)	16-bit	2n + 1 2n + 2	b7 - b0 xxxxx	xxxxx b15 - b8
	2n + 0 (even number)	8-bit	2n + 0 2n + 1 2n + 2 2n + 3	XXXXX XXXXX XXXXX	b7 - b0 b15 - b8 b23 - b16 b31 - b24
22 hit	(GVGIT Hulliber)	16-bit	2n + 0 2n + 2	b15 - b8 b31 - b24	b7 - b0 b23 - b16
32-bit 2n + 1 (odd number)		8-bit	2n + 1 2n + 2 2n + 3 2n + 4	XXXXX XXXXX XXXXX	b7 - b0 b15 - b8 b23 - b16 b31 - b24
	(out number)	16-bit	2n + 1 2n + 2 2n + 4	b7 - b0 b23 - b16 xxxxx	xxxxx b15 - b8 b31 - b24

xxxxx: During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.

(5) Wait control

Control register bits 3 and 2 (B0W1, 0; B1W1, 0; B2W1, 0; B3W1, 0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the \overline{WAIT} pin status. Setting them to 01 inserts a 1-state wait regardless of the \overline{WAIT} status. Setting them to 10 inserts a 1-state wait and samples the \overline{WAIT} pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the \overline{WAIT} pin status.

Resetting sets these bits to 00 (2-state wait mode).

Note: If there is a contention between DRAM access and refresh when using DRAM, the refresh cycle is added to the specified wait.

(6) CS/CAS waveform select

The B3CS register bit 1 <B3CAS> is used to specify the mode of the waveform output from the chip select pin $\overline{(CS3/CAS)}$ pin. When this bit is set to "0", $\overline{CS3}$ waveform is output. When it is set to "1", \overline{CAS} waveform is output. This bit is cleared to zero after reset.

(7) Self refresh control

(described in section 3.13.1 Refresh Controller.)

(8) Wait control outside space CSO to CS3

This bit is used to specify the number of waits when BOCS register bits 1 and 0 <BEXW1, 0> or space outside CS0 to CS3 is accessed.

3.6.2 Address Space Specification (B0CS to B3CS < B0ARE to B3ARE> = "1")

The address space is specified with the start address register (MSAR0, MSAR1, MSAR2, and MSAR3) and address mask register (MAMR0, MAMR1, MAMR2, and MAMR3). For each bus cycle, the chip select controller compares the address on

the bus and value of this start address register. The value of the address mask register is used to ignore result of this address comparison. When there is a match, the specified space is assumed to be accessed and a low strobe signal is output from the corresponding chip select pin (\overline{CSO}) to $\overline{CS3}$ if it is enabled (B0E to B3E = "1").




Figure 3.6 (1). Chip Select (CSO to CS3) Operation Timing




Figure 3.6 (2). CSO Address Decode Block Diagram




Figure 3.6 (3). CS1 Address Decode Block Diagram




Figure 3.6 (4). CS2, CS3 Address Decode Block Diagram

(1) Memory start address register

Memory start address register

Table 3.6 (3) Memory Start Address Register

Memory start address register ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$)

			7	6	5	4	3	2	1	0
MSARO MSAR1	bit symbol	523	522	521	520	S19	518	S17	S16	
(0040H) / (0042H)		Read/Write				R/	w			
MSAR2 MSAR3		After reset	1	1	1	1	1	1	1	1
(0044H)	(0046H)	Function			Set	start addres	sses A23 to A	116	•	

► Set start address for CSO to CS3

Table 3.6 (4) Memory Start Address Mask Registers

Memory start address mask register ($\overline{\text{CSO}}$)

(00/114)		7	6	5	4	3	2	1	0
	bit symbol	V20	V19	V18	V17	V16	V15	V14~9	V8
	Read/Write				R/	w			
	After reset	1	1	1	1	1	1	1	1
	Function			0 : Compar	e enabled	1 : Compare	e disabled		

Control comparison of CSO addresses A8 to A20

Memory start address mask register (CS1)

		7	6	5	4	3	2	1	0				
	bit symbol	V21	V20	V19	V18	V17	V16	V15~9	V8				
	Read/Write	R/W											
(0043H)	After reset	1	1	1	1	1	1	1	1				
	Function	0 : Compare enabled 1 : Compare disabled											

Control comparison of CST addresses A8 to A21

Memory start address mask register (CS2, CS3)

MAMR2 | MAMR3 (0045H) | (0047H)

	7		6	5	4	3	2		1		0		
bit symbol	V22		V21	V20	V19	V18	V17		V16		V15		
Read/Write		R/W											
After reset	1		1	1	1	1	1	-	1		1		
Function				0 : Compai	re enabled	1 : Compa	re disabled						

Control comparison of CS2 to CS3 addresses A15 to A22

MSAR0 to 3 < S23> to <S16> correspond to addresses A23 to A16 and S15, S14 to 9, and S8 corresponding to addresses A15, A14, to 9, and A8 are "0" by default. MAMR0 <V20> to <V8> enable/disable comparison of value set with MSAR0 and address and <V20> to <V8> correspond to <S20> to <S16>, S15, S14 to 9, and S8. In addition, V21, V22, and V23 corresponding to <S21>, <S22>, and <S23> are "0" by default and comparison is always enabled.

Example of enabling/disabling comparison (CSO registers MSARO and MSAMRO)

When comparison is disabled by setting <V16> = 1, the comparison of the value of <S16> and address A16 is disabled and the value of <S16> becomes invalid.

When comparison is enabled by setting <V16> = 0, the comparison of the value of <S16> and address A16 is enabled and $\overline{CS0}$ is enabled only when they match.

CS1, CS2, and CS3 can be used in the same manner.

(2) How to the Start Address

The address decoder is output by specifying the start address for $\overline{\text{CS}}$ output and the space size.

The start address is set every 64K-byte because it is decoded by A16 to A23 as shown in the block diagram.

In other words, the DRAM start address is set to one of the 64K-byte intervals after "000000H".

However, note that the start address may be changed due to the value of the MAMR.




Figure 3.6 (5). Where to Set Start Address

50

(3) How to Set the Address Space

The address space is specified by setting the memory start address mask register (MAMR0 to 3).

As shown in the address decoder block diagram (Figures 3.6 (2) to (4)), $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, or $\overline{\text{CS2/CS3}}$ can specify the address area for which the chip select signal can be output depending on whether to compare the address A8 to A20, A8 to A21, or A15 to A22 respectively.

SIZE CS	256	512	32K	64Ķ	128K	256K	512K	1M	2M	4M	8M
CS0	0	0	0	0	0	0	0	0	0		
CS1	0	0		0	0	0	0	0	0	0	
CS2			0	0	0	0	0	0	0	0	0
CS3			0	0	0	0	0	0	0	0	0

Figure 3.6 (6). Chip Select and Space Size

(4) Start Address/Address Space Setting Procedure

- ① Set memory start address mask register (MAMR) (Set address space)
- ② Set memory start address register (MSAR) (Set area start address)
- 3 Check the identical address bit of MAMR and MSAR

Example: Check the value of (CSO) MAMR0 <V16> and MSAR0 <S16>

If the bits at identical address are "1" and "1", MSAR bit is treated as "0". <-The start address changes.
</p>

Example: If (CSO) MAMR <V16> = 1 and MSAR <S16> = 1, comparison of address A16 and <S16> is disabled and address A16 is selected regardless of whether the value is "1" or "0" and the start address is replaced by the value in MSAR.

⑤ If it is OK for the start address to change, end the setting procedure. If not, change the value to MSAR. ® Reset MSAR and re-verify (return to step 3).

(Setting Example)

When address space is 128K-byte and start address is 30000H (area 30000H to 4FFFFH).

Set

MAMR = 0FH address space 128K-byte MSAR = 03H start address 30000H

MAMR <V16> and MSAR <S16> are "1" and "1" and the start address changes to 2000H. (space 20000H to 3FFFFH).

If this is not desired, change the start address. Change the start address to 4000H. (space 40000H to 5FFFFH).


MAMR = 0FHMSAR = 04H

The bits at identical address of MAMR and MSAR are not "1" and "1" and the start address remains unchanged. Therefore, a 128K-byte space starting at address 40000H can be decoded.


(Setting example 1) (CSO)

chip select output is as shown in the following memory map.

When MSAR is set to 02H and MAMR is set to 0FH, the



S23 to S17 are valid because V23 to V17 = "0" and S16 are invalid because V16 to V8 = "1".



(Setting example 2) (CSO)

chip select output is as shown in the following memory map.

When MSAR is set to 01H and MSAR is set to 04H, the

MSAR setting	523	S22 0	S21	520	S19	\$18	\$17	S16	<u>\$15</u>	S14~9	<u>\$8</u>	
		1 0	0	0	0	0	0	1 [0	0		i
									d	efault "0"		
MAMR setting	V23	V22	V21	V20	V19	V18	V17	V16	V15	V14~9	V8	
3	0	<u> 0 </u>	<u>#</u> 0	0	0	0	0	0	1	0	0	٦
												_

The values of S23 - S16, and S14-S8 become valid because V23 to V16 = 0 and V14 - V8 = 0. The value of S15

becomes invalid because V15 = 1.

(Setting example 3) (CSO)

Space where chip select is output by values set in MSAR and

MAMR (excerpt).

MAMR MSAR	00	01	03	04
00	0000 \$ 00FF (256-byte)	0000 \$ 01FF (512-byte)	0000	0000 8000 \$ \$ 00FF 80FF (256-byte x 2)
01	10000 { 100FF (256-byte)	10000 \$ 101FF (512-byte)	10000 \$ 17FFF (32K-byte)	10000 18000 \$ \$ 100FF 180FF (256-byte x 2)
02	20000 \$ 200FF (256-byte)	20000 \$ 201FF (512-byte)	20000 \$ 27FFF (32K-byte)	20000 28000 \$ 200FF 280FF (256-byte x 2)
03	30000 { 300FF (256-byte)	30000 \$ 301FF (512-byte)	30000 \$ 37FFF (32K-byte)	30000 38000 \$ \$ 300FF 380FF (256-byte × 2)

MAMR MAMR	03	07	OF	1F	3F	7F	FF
04	40000 \$ 47FFF (32K-byte)	40000 4FFFF (64K-byte)	40000 5 5FFFF (128K-byte)	40000 5 7FFFF (256K-byte)	00000 5 7FFFF (512K-byte)	00000	
08	80000 5 87FFF (32K-byte)	80000 \$ 8FFFF (64K-byte)	80000 9FFFF (128K-byte)	80000 5 BFFFF (256K-byte)	80000 5 FFFFF (512K-byte)	FFFFF (1M-byte)	000000 \$ 1FFFFF (2M-byte)
10	100000 5 107FFF (32K-byte)	100000 { 10FFFF (64K-byte)	100000 \$ 11FFFF (128K-byte)	100000 \(13FFFF (256K-byte)	100000 \$ 17FFFF (512K-byte)	100000 5 1FFFFF (1M-byte)	(2NI-Dyte)
20	200000 \$ 207FFF (32K-byte)	200000 5 20FFFF (64K-byte)	200000 \$ 21FFFF (128K- byte)	200000 \$ 23FFFF (256K-byte)	200000 \$ 27FFFF (512K-byte)	200000 \$ 2FFFF (1M-byte)	200000 { 3FFFFF (2M-byte)
40	400000 \$ 407FFF (32K-byte)	400000 \$ 40FFFF (64K-byte)	400000 \$ 41FFFF (128K-byte)	400000 \$ 43FFFF (256K-byte)	400000 \$ 47FFFF (512K-byte)	400000 \$ 4FFFF (1M-byte)	400000 \$ 5FFFF (2M-byte)
80	800000 \$ 807FFF (32K-byte)	800000 \$ 80FFFF (64K-byte)	800000 \$ 81FFFF (128K-byte)	800000 \$ 83FFFF (256K-byte)	800000 \$ 87FFFF (512K-byte)	800000 \$ 8FFFFF (1M-byte)	800000 \$ 9FFFFF (2M-byte)

3.6.3 Default Address Space Specification (B0CS to B2CS < B0ARE to B2ARE> = "0")


The following figures show the actual chip select image. \overline{CSO} can specify 7F00H to 7FFFH, $\overline{CS1}$ can specify 80H to 7FFFH, and $\overline{CS2}$ can specify 8000H to 3FFFFH. This is because external connection of devices (such as RAM or I/O) other than ROM is considered.

The area 7F00 to 7FFFH (256-byte space) for $\overline{\text{CSO}}$ is

mapped in this space mainly due to external I/O expansion consideration.

The area 80H to 7FFFH (approximately 32K-byte space) for $\overline{\text{CS1}}$ is mapped in this space mainly due to external RAM expansion consideration.

The area 8000H to 3FFFFFH (approximately 4M-byte space) for $\overline{\text{CS2}}$ is mapped in this space mainly due to external ROM expansion consideration.



Supplement 1: The access priority is in the order of built-in I/O and chip select/wait controller.

Supplement 2: Wait for spaces other than $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ is set with BOCS register <BEXW1,0> and the data bus width is fixed to 16-bit if the AM8/ $\overline{16}$ pin is "0"

and to 8 bits if it is "1".

Note: When using the chip select/wait controller, do not assign multiple definitions to the same address area. (However, if $\overline{\text{CSO}}$ is set to 7F000H to 7FFFH and $\overline{\text{CS1}}$ is set to 80H to 7FFFH, only the $\overline{\text{CSO}}$ setting/pin is active in the overlapped address space 7F00H to 7FFFH.)

When the bus is opened (\overline{BUSAK} = "0"), \overline{CSO} to $\overline{CS3}$ pins are also opened (output buffer OFF). Refer to the note on bus open in section "3.5"

Port Functions" for the pin status at this point.

3.6.4 Example of Usage

(1) Connection example 1

Figure 3.6 (6) is an example (1) in which an external memory is connected to the TMP96C031F. In this example, a ROM is connected using 16-bit Bus; a RAM is connected using 8-bit Bus.




Figure 3.6 (7). Example of External Memory Connection (ROM = 16-bit, RAM and I/O = 8-bit)

After a reset, the $\overline{\text{CSO}}$ - $\overline{\text{CS3}}$ pins are set to output port mode; 1 is output from $\overline{\text{CSO}}$, $\overline{\text{CS1}}$, and $\overline{\text{CS3}}$; 0 from $\overline{\text{CS2}}$.

The program used to set these pins is as follows:

56

```
P4FC
         EQU
                         10H
         EQU
B0CS
                         68H
B1CS
         EQU
                         69H
B2CS
         EQU
                         6AH
B3CS
         EQU
                         6BH
MSAR3 EQU
                         46H
MAMR3 EQU
                         47H
                         10010000B; \overline{\text{CSO}} = 8-bit, 2WAIT, 7F00H ~ 7FFFH, 2WAIT other than in \overline{\text{CSO}} \sim \overline{\text{CS3}} areas
LD
         (BOCS),
                         100111XXB; \overline{CS1} = 8-bit, 0WAIT, 80H ~ 7FFFH
LD
         (B1CS),
                         100001XXB ; \overline{CS2} = 16-bit, 1WAIT, 8000H ~ 3FFFFFH
LD
         (B2CS),
LD
         (B3CS),
                         10111100B ; \overline{CS3} = 8-bit, 0WAIT, address area specification (400000H ~ 407FFFH)
                                       ; CS3 start address: 400000H
LD
         (MSAR3),
                         01000000B
                         00000000B ; \overline{CS3} area = 32K-byte
LD
         (MAMR3),
                         XXXX1111B ; \overline{\text{CS0}} \sim \overline{\text{CS3}} output mode
LD
         (P4FC),
         X: don't care
Note:
```

(2) Connection example 2

Figure 3.6 (7) is an example (2) in which an external

memory is connected to the TMP96C031. In this example, the ROM, RAM, and I/O are connected with 8-bit width.




Figure 3.6 (8). Example of External Memory Connection (ROM = 16-bit, RAM and I/O = 8-bit)

After a reset, the $\overline{\text{CSO}}$ - $\overline{\text{CS3}}$ pins are set to output port mode; 1 is output from $\overline{\text{CSO}}$, $\overline{\text{CS1}}$, and $\overline{\text{CS3}}$; 0 from $\overline{\text{CS2}}$.

The program used to set these pins is as follows:

P4FC	EQU	10H	
BOCS	EQU	68H	
B1CS	EQU	69H	
B2CS	EQU	6AH	
B3CS	EQU	6BH	
MSAR3	EQU	46H	
MAMR3	EQU	47H	
LD	(BOCS),	10010000B	; $\overline{\text{CSO}}$ = 8-bit, 2WAIT, 7F00H ~ 7FFFH, 2WAIT other than in $\overline{\text{CSO}}$ ~ $\overline{\text{CS3}}$ areas
LD	(B1CS),	100111XXB	; $\overline{\text{CS1}} = 8\text{-bit}$, 0WAIT, 80H ~ 7FFFH
LD	(B2CS),	100001XXB	; $\overline{\text{CS2}} = 16$ -bit, 1WAIT, 8000H ~ 3FFFFFH
LD	(B3CS),	10111100B	; $\overline{\text{CS3}}$ = 8-bit, 0WAIT, address area specification (400000H ~ 407FFFH)
LD	(MSAR3),	01000000B	; CS3 start address: 400000H
LD	(MAMR3),	00000000B	; CS3 area = 32K-byte
LD	(P4FC),	XXXX1111B	; $\overline{\text{CSO}} \sim \overline{\text{CS3}}$ output mode
Note:	X: don't care		

3.6.5 How to Start with an 8-Bit Data Bus (with AM8/ $\overline{16}$ = "0")

Resetting sets the $\overline{\text{CS2}}$ pin low due to an internal pull-down resistor; memory access starts in 16-bit data bus (2-wait) mode. To start in 8-bit data bus mode, a special operation is required. Operation is as described in the example below:


B2CS EQU 6AH ; CS2 register address ORG 8000H ; RESET address


<u>LDX</u> (B2CS), 9CH ; CS2 8-bit, 0WAIT, 8000H ~

After reset, the program reads the LDX (B2CS), 9CH instruction in 16-bit data bus mode. LDX is a 6-byte instruction: the 2nd, 4th and 6th bytes are handled as dummies (i.e., only codes in the 1st, 3rd and 5th bytes are actually used). Even if starting in 8-bit data bus mode, it is possible to program so that the LDX instruction is executed and the block 2

area (8000H - 3FFFFFH) is accessed in 8-bit data bus mode without any problem.

The above program does not include setting the P42/ CS2 pin to output; add a program to set the P4CR and P4FC registers as required.





3.7 8-bit Timers

TMP96C031F contains four 8-bit timers (timers 0, 1 2, and 3), each of which can be operated independently. The cascade connection allows these timers to be used as two 16-bit timers. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers)
 16-bit interval timer mode (2 timers)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (2 timers)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1).

Timers 2 and 3 have the same circuit configuration as timers 0 and 1. However, timer 0 has an external clock, pin Tl0, whereas timer 2 does not.

Each interval timer consists of an 8-bit up counter, 8-bit comparator, and 8-bit timer register. Timer flip-flop (TFE1) is provided for timers 0 and 1; TFE3 timer 2 and 3.

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers T01MOD, T23MOD, TFFCR, TRUN, and TRDC.





Figure 3.7 (1). Block Diagram of 8-Bit Timers (Timers 0 and 1)


① Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer/event counters, and baud rate generators by further dividing the fundamental clock (fc) after it has been divided by 4 (fc/4).

Among them, 8-bit timer uses 4 types of clock: ϕ T1, ϕ T4, ϕ T16, and ϕ T256.

This prescaler can be run or stopped by the timer operation control register TRUN <PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero, and stops operation when <PRRUN> is set to "0". Resetting clears <PRRUN> to "0", which clears and stops the prescaler.








Figure 3.7 (2). Prescaler

② Up-counter

This is an 8-bit binary counter counted by an input clock specified by mode register T01MOD for timers 0 and 1, or mode register T23MOD for timers 2 and 3. Input clocks for timer 0 or 2 can be selected from internal clocks ϕ T1, ϕ T4, and ϕ T16 depending to the value set in the Tl0 pin can also be selected.

The input clock of timer 1 or 3 depends on the operation mode; in 16-bit timer mode, timer 0/2 overflow output is used as the output clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16, and ϕ T256 as well as the comparator output (match detection signal) of timer 0 according to the set value of T01MOD register or T23MOD.

Example: When T01MOD <T01M1,0> = 01, the over flow output of timer 0 becomes the input clock of timer 1 (16-bit timer). When T01MOD7, 6 = 00, T01MOD3, 2 = 01, ϕ T1 (8/fc) becomes the input of timer 1 (8-bit timer).

Operation mode is also set by T01MOD register and T23MOD register. When reset, it is initialized to T01MOD <T01M1, 0> = 00, T23MOD <T23M1, 0> = 00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop and clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREG0, TREG1, TREG2, TREG3 matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREGO/TREG2 is of double buffer structure, each of which makes a pair with register buffer.

TREGO/TREG2 is used to control enable/disable of the double buffers according to the timer register double buffer control register, TRDC <TRODE, TR2DE>. It is disabled when <TRODE>/<TR2DE> = 0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^n - 1 overflow occurs in PWM mode, or at the PPG cycle in PPG mode.

When reset, it will be initialized to <TRODE>/
<TR2DE> = 0 to disable the double buffer. To use the double buffer, write data in the timer register, set
<TR0DE>/<TR2DE> to 1, and write the following data in the register buffer.




Figure 3.7 (3). Configuration of Timer Register 0/2

Note: Timer register and the register buffer are allocated to the same memory address. When <TR0DE>/<TR2DE> = 0, the same value is written in the register buffer as well as the timer register, while when <TR0DE>/<TR2DE> = 1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG1: 000023H TREG2: 000026H TREG3: 000027H

All registers are write-only and cannot be read.




Figure 3.7 (4). Timer 0, 1 Mode Register (T01MOD)




Figure 3.7 (5). Timer 2,3 Mode Register (T23MOD)




Figure 3.7 (6). 8-Bit Timer Flip-Flop Control Register (TFFCR)




Figure 3.7 (7). Timer Operation Control Register (TRUN)




Figure 3.7 (8). Timer Register Double Buffer Control Register (TRDC)

4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTT0, INTT1, INTT2, INTT3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

⑤ Timer flip-flops (timer F/F)

The timer flip-flops are inverted according to the interval timer match detect signal (comparator output). The signal can output a value to the timer output pins TO1 (also used as P70) and TO3 (also used as P71).

There are two timer flip-flops: TFF1 for timers 0 and 1; TFF3 for timers 2 and 3. TFF1 is output to the TO1 pin; TFF3 to the TO3 pin.

TO3 (also used as P71) is multiplexed using the DMUX pin; setting must be done using the port 7 control registers (P7CRL and P7CRH).

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Four interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to T01MOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 40 microseconds at fc = 16MHz, set each register in the following manner.

		MSB							LSB	
		7	6	5	4	3	2	1	0	
TRUN	\leftarrow	-	-	_	_	_	_	0	_	Stop timer 1, and clear it to "0".
T01M0D	\leftarrow	0	0	Χ	Х	0	1	_	_	Set the 8-bit timer mode, and select ϕ T1
										$(0.5\mu s @ fc = 16MHz)$ as the input clock.
TREG1	\leftarrow	0	1	1	0	1	0	0	0	Set the timer register at 40 μ s ϕ T1 = 50H.
INTET10	\leftarrow	1	1	0	1	_	_	_	-	Enable INTT1, and set it to "Level 5".
TRUN	\leftarrow	Χ	Χ	1	-	_	_	1	-	Start timer 1 counting.
Note: x; don't care		are	-;	no cha	ange					

Use the following table for selecting the input clock.

Table 3.7 (1) 8-Bit Timer Interrupt Cycle and Input Clock

Input Clock	Interrupt Cycle (at fc = 20MHz)	Resolution
φT1 (8/fc)	0.4µs ~ 102.4µs	0.4µs
φT4 (32/fc)	1.6µs ~ 409.6µs	1.6µs
φT16 (128/fc)	6.4µs ~ 1.638ms	6.4µs
φT256 (2048/fc)	102.4µs ~ 2.621ms	102.4µs

② Generating a 50% duty square wave pulse

The timer flip-flop is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a 2.4µs square wave pulse from TO1 pin at fc = 20MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.

MSB								LSB	3	
		7	6	5	4	3	2	1	0	
TRUN	\leftarrow	-	_	_	-	_	_	0	-	Stop timer 1, and clear it to "0".
T01M0D	\leftarrow	0	0	Х	Χ	0	1	-	-	Set the 8-bit timer mode, and select ϕ T1 as the input clock.
TREG1	\leftarrow	0	0	0	0	0	0	1	1	Set the timer register at 2.4 μ s ÷ ϕ T1 ÷ 2 = 3.
TFFCR	\leftarrow	-	-	-	-	1	0	1	1	Clear TFF1 to "0", and set to invert by the match detect signal from timer 1.
P7CRL	\leftarrow	_	_	_	_	_	_	1	0	Select P71 as T01 pin.
TRUN	\leftarrow	Х	Χ	1	-	_	-	1	-	Start timer 1 counting.
Note: x; don't care		care	–; r	no cha	nge					




Figure 3.7 (9). Square Wave (50% Duty) Output Timing Chart

Making timer 1 count up by match signal from timer 0 comparator Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (10). Timer 1 Count Up by Timer 0

4 Output inversion with software

The value of timer flip-flop (Timer F/F) can be inverted, independent of timer operation.

Writing "00" into TFFCR <TFF1C1, 0> inverts the value of TFF1, writing "00" into TFFCR <FF3C1, 0> inverts the value of TFF3.

⑤ Initial setting of timer flip-flop (Timer F/F)

The value of TFF1 can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR <TFF1C1, 0> to clear TFF1 to "0", while write "01" in TFFCR <TFF1C1, 0> to set TFF1 to "1".

Note: The value of timer register and timer flip-flop cannot be read.

(2) 16-bit timer mode

A 16-bit interval timer is configured by combining timers 0 and 1, or timers 2 and 3.

Timers 0 and 1 combined function the same as timers 2 and 3. A combination of timers 0 and 1 is used for explanation here.

To configure a 16-bit timer by cascade-connecting timers 0 and 1, set the mode register, T01MOD <T10M1,0>, to 00.

Setting 16-bit timer mode the input clock for timer 1 to timer 0 overflow output regardless of the value set in the clock control register, TCLK.

72

Table 3.7 (2)	16-Rit	Timer	(Interrupt)	and	Innut	Clock
I able 3.7	4 1	10-DIL	ııııeı	(IIIIL e rrupi)	anu	IIIPUL	CIUCK

Input Clock	Interrupt Cycle (at fc = 20MHz)	Resolution
φT1 (8/fc)	0.4µs ~ 26.214ms	0.4µs
φT4 (32/fc)	1.6µs ~ 104.857ms	1.6µs
φT16 (128/fc)	6.4µs ~ 419.430ms	6.4µs

The lower 8-bit of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8 bits are set by TREG1. Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example:

To generate an interrupt INTT1 every 0.4 seconds at fc = 20MHz, set the following values for timer registers TREGO and TREG1:


When counting with input clock of ϕ T16 (8 μ s @ 16MHz) 0.4 sec ÷ 4 μ s = 62500 = F424H

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREG0, where the up-counter UC0 is not to be cleared.

INTO is not to be generated at this time, either.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.







Figure 3.7 (11). Output Timer by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode


Square wave pulse can be generated at any frequency and duty by timer 0 or timer 1 and timer 0. The output pulse may be either low-active or high-active. In this

mode, timer 1 cannot be used.

With timer 0, data are output to the TO1 pin (also used as P70); with timer 2, to the TO3 pin (also used as P71).



Timer 0 is explained here because operation is the same as timer 2.







Figure 3.7 (12). Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy handling of low duty waves (when duty is varied).




Example: Generating 1/4 duty 62.5kHz pulse @ fc = 20MHz)

Calculate the value to be set for timer register.
 To obtain the frequency 62.5kHz, the pulse cycle t should be: t = 1/62.5kHz = 16μs.
 Given φT1 = 0.4μs @ 20MHz),
 16μs ÷ 0.4μs = 40

Consequently, to set the timer register 1 (TREG1) to TREG1 = 40 = 28H and then duty to 1/4, t x 1/4 = $16\mu s$ x 1/4 = $4\mu s$

$$4\mu s \div 0.4\mu s = 10$$

Therefore, set timer register 0 (TREG0) to TREG0 = 10 = 0AH.



Stop timer 0, and clear it to "0".

Set the 8-bit PPG mode, and select ϕ T1 as input clock.

Sets TFF1 and enables the inversion and double buffer enable.

Writing "10" provides negative logic pulse.

Write "OAH".

Write "28H".

Set P70 as the T01 pin.

Start timer 0 and timer 1 counting.

(4) 8-bit PWM Output mode (Pulse Width Modulation)

Mode used for timers 1 and 3. Up to 2 PWMs with a resolution of 8-bit (PWM1 and PWM3) pulse can be output.

With timer 1, PWM is output to the TO1 pin (also used as P70); with timer 3, to the TO3 pin (also used as P71).

Timer 0 or 2 is used as an 8-bit timer.

Timer 1 (PWM1) is explained here because the operation is the same as timer 3.


Timer output is inverted when up-counter (UC1)

matches the set value of timer register TREG or when 2n - 1 (n = 6, 7, or 8; specified by T01MOD) counter overflow occurs. Up-counter UC1 is cleared when 2n - 1 counter overflow occurs. For example, when n = 6, 6-bit PWM will be output, while when n = 7, 7-bit PWM will be output.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of 2^n - 1 counter overflow)

(Set value of timer register ≠ 0)







Figure 3.7 (13). Block Diagram of 8-Bit PWM Waveforms

In this mode, the value of register buffer will be shifted in TREG0 if 2^n - 1 overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes the handling of small duty waves easy.




Operation of Register buffer

Example: To output the following PWM waves to $\mathsf{TO1}$

pin at fc = 20MHz.

To realize 50.8 μ s of PWM cycle by ϕ T1 = 0.4 μ s (@ fc = 20MHz),

$$50.8\mu s \div 0.4\mu s = 127 = 2^n - 1$$



Consequently, n should be set to 7. As the period of low level is 36 μ s, for ϕ T1 = 0.4 μ s, set the following value for TREG0:

$$36\mu s \div 0.4\mu s = 90 = 5AH$$

		MSB							LSB	
		7	6	5	4	3	2	1	0	
TRUN	\leftarrow	Χ	Χ	-	-	_	-	-	0	Stop timer 0, and clear it to "0".
T01M0D	\leftarrow	1	1	1	0	_	_	0	1	Set 8-bit PWM mode (cycle: 2 ⁷ - 1)
										and select ϕ T1 as the input clock.
TFFCR	\leftarrow	_	-	-	-	1	0	1	Χ	Clears TFF1, enables the inversion and double buffer.
TREG0	\leftarrow	0	1	0	1	1	0	1	0	Write "5AH".
P7CRL	\leftarrow	_	-	-	-	-	-	1	0	Set P70 as the T01 pin.
TRUN	\leftarrow	Χ	Χ	1	_	_	-	_	1	Start timer 0 counting.

Note: x; don't care -; no change

Table 3.7 (3) PWM Cycle and the Setting of 2ⁿ - 1 Counter

		PWM Cycle (@ fc = 20 MHz)								
	φΤ1	φ T4	φ T16							
2 ⁶ - 1	25.2µsec (39.0kHz)	100µsec (10.0kHz)	4.03msec (2.4kHz)							
2 ⁷ - 1	50.8µsec (19.7kHz)	203µsec (4.9kHz)	812msec (1.2kHz)							
2 ⁸ - 1	102µsec (9.80kHz)	408µsec (2.4kHz)	1.63msec (0.61kHz)							

(5) Table 3.7 (4) shows the list of 8-bit timer modes.

Table 3.7 (4) Timer Mode Setting Registers

Timer Mode (8-bit timer x 2channel)	Mode T01M (T23M)	PWM0 (PWM2)	Upper Input T1CLK (T3CLK)	Lower Input TOCLK (T2CLK)	Invert Select FF1IS (FF3IS)
16-bit timer (Full 16-bit) x 1channel	01	-	-	(External clock, ϕ T1, 4, 16)	-
8-bit timer (8-bit x 8-bit mode x 1channel) (Comparator output from the lower timer is input to the upper timer.)	00	-	00	(External clock, φT1, 4, 16)	0 : Lower timer 1 : Upper timer
8-bit timer x 2channel	00	-	(φT1, T16, T256)	(External clock, φT1, 4, 16)	0 : Lower timer 1 : Upper timer
8-bit PPG x 1channel	10	-	-	(External clock, φT1, 4, 16)	-
8-bit PWM x 1channel (Lower) 8-bit timer x 1channel (Upper)	11	PWM cycle	(φT1, T16, T256)	(External clock, φT1, 4, 16)	-

Note: -: don't care

3.8 16-Bit PWM Timer

The TMP96C031F contains one (timer 4) multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers, two 16-bit capture registers (One of them applies double-buffer), two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD, T4FFCR, TRUN and T45CR.

Figure 3.8 (1) shows the block diagram of 16-bit timer/event counter (timer 4).




Figure 3.8 (1). Block Diagram of 16-Bit Timer (Timer 4)





Figure 3.8 (2). 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5 : Invert when the up-counter value is loaded to CAP2 EQ5T5 : Invert when the up-counter matches TREG5

Figure 3.8 (3). 16-Bit Timer Mode Controller Register (T4MOD) (2/2)





Figure 3.8 (4). 16-Bit Timer 4 F/F Control (T4FFCR)



DB4EN: Double buffer of TREG4

Figure 3.8 (5). 16-Bit Timer (Timer 4) Control Register (T45CR)




Figure 3.8 (6). Timer Operation Control Register (TRUN)

① Up-counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD <T4CLK1,0> register.

As the input clock, one of the internal clocks ϕ T1(8/fc), ϕ T4 (32/fc), and ϕ T16 (128/fc) from 9-bit prescaler (also used for 8-bit timer), and external clock from Tl4 pin (also used as P72/INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> = 00 to select Tl4 input pin mode. Counting or stop and clear of the counter is controlled by timer operation control register TRUN <T4RUN> .

When clearing is enabled, up-counter UC4 will be cleared to zero each time it coincides matches the

timer register TREG5. The "clear enable/disable" is set by T4MOD < CLE>.

If clearing is disabled, the counter operates as a freerunning counter.

② Timer registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4 and TREG5) is executed using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8-bit and upper 1-bit in order.

TRE	G 4
Upper 8-bit	Lower 8-bit
000031H	000030H

IRE	:6 5
Upper 8-bit	Lower 8-bit
000033H	000032H

TREG4 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR <DB4EN> controls whether the double buffer should be enabled or disabled. : disabled when <DB4EN> = 0, while enabled when <DB4EN> = 1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4) and timer register TREG5.

When reset, it will be initialized to <DB4EN> = 0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN> = 1, and then write the following data in the

register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H/000031H. When <DB4EN> = 0, same value will be written into only the register buffer.

3 Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8-bit followed by the upper 8-bit.

CA	P 1
Upper 8-bit	Lower 8-bit
000035H	000034H

CA	P 2
Upper 8-bit	Lower 8-bit
000037H	000036H

Capture Input Control

This circuit controls the timing to latch the value of upcounter UC4 into (CAP1, CAP2). The latch timing of capture register is controlled by register T4MOD <CAP12M 1, 0>/T5MOD <CAP34M1,0>.

- When T4MOD <CAP12M 1, 0> = 00
 Capture function is disabled. Disable is the default on reset.
- When T4MOD <CAP12M1, 0> = 01
 Data is loaded to CAP1 at the rise edge of TI4 pin (also used P80/INT4) input, while data is loaded to CAP2 at the rise edge of TI5 pin (also used as P81/INT5) and input. (Time difference measurement)
- When T4MOD <CAP12M1, 0> = 10
 Data is loaded to CAP1 at the rise edge of Tl4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT4 occurs at fall edge. (Pulse width measurement)
- When T4MOD <CAP12M1, 0> = 11
 Data is loaded to CAP1 at the rise edge of timer flip-flop TFF1, while to CAP2 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD <CAP1IN> the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN <PRRUN> to be "1").

⑤ Comparator

These are 16-bit comparators which compare the upcounter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate and interrupt (INTT4, INTT5) respectively. The up-counter UC4 is cleared only when UC4 matches TREG5. (The clearing of up-counter UC4 can be disabled by setting T4MOD <CLE> = 0.)

⑥ Timer flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR <CAP2T4, CAP1T4, EQ5T4, EQ4T4>. TFF4 will be inverted when "00" is written in T4FFCR <TFF4C1,0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P70).

Timer flip-flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR <TFF5C1,0>/T6FFCR <TFF6C1,0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

TO5 (also used as P30) is multiplexed using the HWR pin; setting must be done using the port 3 control register, P3CRL.

Note: TO5 (also used as P30) is multiplexed with HWR; setting must be done using the P3SR.

(1) 16-Bit Timer Mode

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

		7	6	5	4	3	2	1	0	
TRUN	\leftarrow	Χ	Χ	-	0	-	-	-	_	
INTET54	\leftarrow	1	1	0	0	1	0	0	0	
T4FFCR	\leftarrow	1	1	0	0	0	0	1	1	
T4M0D	\leftarrow	0	0	1	0	0	1	*	*	
							(**	* = 01,	10, 11)	
TREG5	\leftarrow	0	0	1	0	1	0	0	0	
		*	*	*	*	*	*	*	*	
TRUN	\leftarrow	1	Χ	1	1	_	_	_	_	

Note: x; don't care -; no change

Stop timer 4.

Enable INTTR5 and sets interrupt level 4. Disable INTTR4.

Disable trigger.

Select internal clock for input and disable the capture function.

Set the interval time (16-bit).

Start timer 4.

(2) 16-Bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter be selecting the

external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform the "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin input.

The counter counts at the rise edge of TI4 pin input. TI4 can also be used as P72/INT4.

		7	6	5	4	3	2	1	0
TRUN	\leftarrow	Χ	Χ	-	0	_	-	-	-
P7CR	\leftarrow	-	_	0	0	_	_	_	_
INTET54	\leftarrow	1	1	0	0	1	0	0	0
T4FFCR	\leftarrow	1	1	0	0	0	0	1	1
T4M0D	\leftarrow	0	0	1	0	0	1	0	0
TREG5	\leftarrow	*	*	*	*	*	*	*	*
TRUN	\leftarrow	Χ	Х	1	1	_	_	_	_

Note: When used as an event counter, set the prescaler in RUN mode.

Stop timer 4.

Set P72 to input mode.

Enable INTTR5 and sets interrupt level 4, while disable INTTR4.

Disable trigger.

Select TI4 as the input clock.

Set the number of counts (16-bit).

Start timer 4.

(3) 16-Bit Programmable Pulse Generation (PPG) Mode

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the

up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P70). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)

		7	6	5	4	3	2	1	0
TRUN	\leftarrow	Χ	Χ	_	0	_	_	_	_
TREG4	\leftarrow	*	*	*	*	*	*	*	*
TREG5	\leftarrow	*	*	*	*	*	*	*	*
T45CR	\leftarrow	*	*	*	*	*	*	*	*
T4FFCR	\leftarrow	1	1	0	0	0	0	1	1
T4M0D	\leftarrow	0	0	1	0	0	1	0	0
							(**	* = 01,	10, 11)
P7CR	\leftarrow	_	_	_	_	_	_	1	1
TRUN	\leftarrow	Χ	Χ	1	1	_	_	_	_
Note: x;	don't c	are	–; r	no cha	ınge				

Stop timer 4.

Set the duty. (16-bit).

Set the cycle. (16-bit).

Double Buffer of TREG4 enable

(Change the duty and cycle at the interrupt INTTR5).

Set the mode to invert TFF4 at the match with

TREG4/TREG5, and also set the TFF4 to "0".

Select the internal clock for the input, and disable the capture function.

Assign P70 as T04.

Start timer 4.




Figure 3.8 (7). Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at

match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.8 (8). Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.8 (9). Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example;

- ① One-shot pulse output from the external trigger pulse
- ② Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement

 One-Shot Pulse Output from the External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set T4MOD < CAP12M1, 0> = 01.

When the interrupt INT4 is generated at the rise edge of the TI4 pin, set the CAP1 value (c) plus a delay time (d) to TREG5 (= c + d), and set the above set value (c + d) plus a one-shot pulse width (p) to TREG5 (= c + d + p). When interrupt INT4 occurs the T4FFCR <EQ5T4, EQ4T4> register sgould be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.




Figure 3.8 (10). One-Shot Pulse Output (with Delay)

Setting example: To output 2ms one-shot with 3ms delay

to the external trigger pulse to TI4 pin.

When delay is unnecessary, invert timer flip-flop TFF4 when the up-counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4

inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.8 (11). One-Shot Pulse Output (without Delay)

② Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0

and Timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.8 (12). Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference

between CAP1 and CAP2 is 100, the frequency will be 100/0.5[s] = 200[Hz].

③ Pulse Width Measurement

This mode allows measuring the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the

external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 = 80$ microseconds.




Figure 3.8 (13). Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD <CAP12M1, 0> = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.8 (14). Time Difference Measurement

(5) Different Phased Pulses Output Mode

In this output mode, signals with any different phase can be outputted by free-running up-counter UC4.

When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).

This mode can only be used by 16-bit timer 4.




Figure 3.8 (15). Phase Output

Cycles (counter overflow time) of the above output waves are listed below.

	16MHz	20MHz
φT1	32.768ms	26.214ms
<i>φ</i> T4	131.072ms	104.856ms
φ T16	524.288ms	419.424ms

3.9 Stepping Motor Control/Pattern Generation Port

The TMP96C031F contains 2 channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit/16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports P6.

Channel 0 (PG0) is synchronous with 8-bit timer 0 or timer 1, 16-bit timer 4, channel 1 (PG1) is synchronous with 8-

bit timer2 or timer3, 16-bit timer4, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P6 can be used as the PG port.

Channel 0 (PG0) and channel 1 (PG1) operate independently.

Except in the following case, both channels operate the same. Thus, channel 0 (PG0) is explained here.

Difference between PG0 and PG1




Figure 3.9 (1). Pattern Generator/Stepping Motor Control Block Diagram




Figure 3.9 (2a). Pattern Generation Control Register (PG01CR)




Figure 3.9 (2b). Pattern Generation Control Register (PG01CR)

		7	6	5	4	3	2	1	0
PG0REG	bit Symbol	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
(004CH)	Read/Write			W		R/W			
	After reset	0	0	0	0	Undefined			
	Function			PG0) output latch r		Shift alternate register 0 For the PG mode (4-bit write) register			

Prohibit Read modify write

Figure 3.9 (3). Pattern Generation 0 Register (PG0REG)

PG1REG (004DH)

	7	6	5	4	3	2	1	0
bit Symbol	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
Read/Write			W		R/W			
After reset	0	0	0	0	Undefined			
Function			PG1) output latch r the PG port allows		Shift alternate register 1 For the PG mode (4-bit write) register			

Prohibit Read modify write

Figure 3.9 (4). Pattern Generation 1 Register (PG1REG)




Figure 3.9 (5). 16-bit Timer Trigger Control Register (T45CR)




Figure 3.9 (6). Connection of Timer and Pattern Generator

(1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR <PAT1>/<PAT0>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger, and a pattern can be output synchronous with the timer.

In this mode, set PG01CR <PG0M> and <PG1M> to 1, and PG01CR <CCW0> and <CCW1> to 0.

The output of this pattern generator is output to port 6; since port and functions can be switched on a bit basis using port function control register P6CRL/P6CRH, any port pin can be assigned to pattern generator output. Figure 3.9 (7) shows the block diagram of this mode.




Figure 3.9 (7). Pattern Generation Mode Timing Example





Figure 3.9 (7). Pattern Generation Mode Block Diagram (PG0)

In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port

mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.


- (2) Stepping Motor Control Mode
 - ① 4-phase 1-Step/2-Step Excitation

Figure 3.9 (8) and Figure 3.9 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.



Note: bn indicates the initial value of PGOREG $\leftarrow b7\ b6\ b5\ b4\times\times\times\times$

Normal Rotation



② Reverse Rotation

Figure 3.9 (8). Output Waveforms of 4-Phase 1-Step Excitation (Normal Rotation and Reverse Rotation)




Figure 3.9 (9). Output Waveforms of 4-Phase 2-Step Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of PG0 (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR <CCW0>: Normal rotation (PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03) when <CCW0> is set to "0"; reverse rotation (PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03) when "1". Four-phase

1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1-step/2-step excitation mode is selected.

Figure 3.9 (10) shows the block diagram.






Figure 3.9 (10). Block Diagram of 4-Phase 1-Step Excitation/2-Step Excitation (Normal Rotation)



Note: bn denotes the initial value PG0REG \leftarrow b7 b6 b5 b4 b3 b2 b1 b0

Normal Rotation



② Reverse Rotation

Figure 3.9 (11). Output Waveforms of 4-Phase 1-2 Step Excitation (Normal Rotation and Reverse Rotation)

The initialization for 4-phase 1-2 step excitation is as follows:

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1s and 0's of the initial value should be inverted. For example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0. The output latch of PG0 (shared by P6) and the shifter alternate register (SA0) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PG01CR <CCW0>.

Figure 3.9 (12) shows the block diagram.




Figure 3.9 (12). Block Diagram of 4-Phase 1-2 Step Excitation (Normal Rotation)

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 step excitation (normal rotation) when

timer 0 is selected, set each register as follows:

		7	6	5	4	3	2	1	0
TRUN	\leftarrow	-	Х	-	_	_	_	-	0
TMOD	\leftarrow	0	0	Χ	Х	_	_	0	1
TFFCR	\leftarrow	Χ	Х	Χ	0	1	0	1	0
TREG0	\leftarrow	*	*	*	*	*	*	*	*
P6CRL	\leftarrow	1	0	1	0	1	0	1	0
PG01CR	\leftarrow	-	_	-	_	0	0	1	1
PG0REG	\leftarrow	1	1	0	0	1	0	0	0
TRUN	\leftarrow	1	Х	-	-	-	-	-	1

Note: x; don't care -; no change

Stop timer 0, and clears it to zero.

Set 8-bit timer mode and selects ϕ T1 as the input clock of timer 0.

Clear TFF1 to zero and enables the inversion trigger by timer 0.

Set the cycle in timer register.

Set P60 ~ P63 bits to PG output.

Select PG0 4-phase 1 - 2 step excitation mode and normal rotation.

Set an initial value.

Start timer 0.

(3) Trigger Signal From Timer

The trigger signal from the timer which is used by PG is

not equal to the trigger signal of timer flip-flop (TFF1, TFF4, TFF5, and TFF6) and differs as shown in Table 3.9 (1) depending on the operation mode of the timer.

Table 3.9 (1) Select of Trigger Signal

	TFF1 Inversion	PG Shift
8-bit timer mode	Selected by TFFCR <tff1is> when the up-counter value matches TREGO or TREG1 value.</tff1is>	
16-bit timer mode	When the up-counter value matches with both TREG0 and TREG1 values. (The value of up-counter = TREG1*28 + TREG0)	-
PPG output mode	When the up-counter value matches with both TREG0 and TREG1.	When the up-counter value matches TREG1 value (PPG cycle).
PWM output mode	When the up-counter value matches TREGO value and PWM cycle.	Trigger signal for PG is not generated.

Note: To shift PG, TFFCR <TFF1IE> must be set to "1" to enable TFF1 inversion.

Channel 1 of PG can be synchronized with the 16-bit timer Timer 4. In this case, the PG shift trigger signal from the 16-bit timer is output only when the upcounter UC4 value matches TREG5.

When using a trigger signal from Timer 4, set either T4FFCR <EQ5T4> or T4MOD <EQ5T5> to "1" and a trigger is generated when the value in UC4 and the value in TREG5 match.

(4) Application of PG and Timer Output

As explained in "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P70).




Figure 3.9 (13). Output Waveforms of 4-Phase 1-Step Excitation

Setting example:

Note: x; don't care

		7	6	5	4	3	2	1	0	
TRUN	\leftarrow	-	Χ	-	-	-	-	0	0	
TMOD	\leftarrow	1	0	Χ	Χ	Χ	Χ	0	1	
TFFCR	\leftarrow	Χ	Χ	Χ	0	0	1	1	Χ	
TREG0	\leftarrow	*	*	*	*	*	*	*	*	
TREG1	\leftarrow	*	*	*	*	*	*	*	*	
P7CR	\leftarrow	-	-	-	-	-	-	1	0	
P6CRL	\leftarrow	1	0	1	0	1	0	1	1	
PG01CR	\leftarrow	-	-	-	-	0	0	0	1	
PG0REG	\leftarrow	*	*	*	*	*	*	*	*	
TRUN	\leftarrow	1	Χ	-	-	-	-	1	1	

-; no change

Stop timer 0, and clears it to zero.

Set timer 0 and timer 1 in PPG output mode and selects ϕ T1 as the input clock.

Enable TFF1 inversion and sets TFF1 to "1".

Set the duty of TO1 to TREGO.

Set the cycle of TO1 to TREG1.

Assign P70 as T01.

Assign P60 ~ 63 as PG0.

Set PG0 in 4-phase 1-step excitation mode.

Set an initial value.


Start timer 0 and timer 1.

3.10 Serial Channel

The TMP96C031F contains 2 serial I/O channels for full duplex

asynchronous transmission (UART) as well as for I/O extension.

The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.10 (1) shows the data format (for one frame) in each mode. $\label{eq:figure}$




Figure 3.10 (1). Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (there is no $\overline{\text{RTS}}$ pin, so any one port must be controlled by software), it is possible to halt data send until CPU finishes reading receive data every time a frame is received (Handshake function).

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.


When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR/SC1CR <OERR, PERR, FERR> will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of four clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.


3.10.1 Control Registers

The serial channel is controlled by three control registers SC0CR, SC0MOD, and BR0CR. Transmitted and received data is stored in register SC0BUF.



Note: There is SC1MOD (56H) in Channel1

Figure 3.10 (2). Serial Mode Control Register (Channel 0, SC0MOD)




Note: Serial control register for channel 1 is SC1CR (55H).

Note: As all error flags are cleared after reading do not test only a single bit with a bit-

testing instruction.

Figure 3.10 (3). Serial Control Register (Channel, SCOCR)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10 (4). Serial Channel Control (Channel 0, BR0CR)




Figure 3.10 (5). Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)






Figure 3.10 (6). Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bittesting instruction.

Figure 3.10 (7). Serial Control Register (Channel 1, SC1CR)



Note: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode

Figure 3.10 (8). Baud Rate Generator Control Register (Channel 0, BR0CR)

	7	6	5	4	3	2	1	0	
	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0	(Transmission)
SC1BUF									_
(0054H)	7	6	5	4	3	2	1	0	
	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	(Receiving)

Figure 3.10 (9). Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)





Figure 3.10 (10). Port 6, 7 Control Registers

119



Port 3.10 (11). Serial Open Drain Enable Register (ODE)

3.10.2 Configuration

Figure 3.10 (12) shows the block diagram of the serial channel 0.




Figure 3.10 (12). Block Diagram of the Serial Channel 0




Figure 3.10 (13). Block Diagram of the Serial Channel 1

Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, ϕ T0 (fc/4), ϕ T2 (fc/16), ϕ T8 (fc/64), or ϕ T32 (fc/256) is generated by the 9-bit prescaler which is shared by the timers.

One of these input clocks is selected by the baud rate generator control register BR0CR/BR1CR <BR0CK1, 0/BR1CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

UART mode

Transfer rate = Input clock of baud rate generator

Frequency divisor of baud rate generator

I/O interface mode

Transfer rate = Input clock of baud rate generator

Frequency divisor of baud rate generator

The relation between the input clock and the source clock (fc) is as follows:

 ϕ T0 = fc/4 ϕ T2 = fc/16

 ϕ T8 = fc/64

 ϕ T32 = fc/256

Accordingly, when source clock fc is 12.288MHz, input clock is ϕ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Transfer rate =
$$\frac{\text{fc/16}}{5}$$

 $= 12.288 \times 10^{6}/16/5/16 = 9600 \text{ (bps)}$

Table 3.10 (1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.10 (2) shows an example of baud rate using timer 0.

Table 3.10 (1) Selection of Transfer Rate (1) (When Baud Rate Generator is Used)

Unit (Kbps)

fc [MHz]	Input Clock Frequency Divisor	φ T 0 (fc/4)	φT2 (fc/16)	φT8 (fc/64)	φT32 (fc/256)
9.830400	2	76.800	19.200	4.800	1.200
1	4	38.400	9.600	2.400	0.600
1	8	19.200	4.800	1.200	0.300
1	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	A	19.200	4.800	1.200	0.300
14.745600	3	76.800	19.200	4.800	1.200
1	6	38.400	9.600	2.400	0.600
1	С	19.200	4.800	1.200	0.300

Note: Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table.

122

Table 3.10 (2) Selection of Transfer Rate (1) (When Timer 0 (Input Clock ϕ T1) is Used)

Unit (Kbps)

TREGO fc	12.288MHz	12MHz	9.8304MHz	8MHz	6.144MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
AH	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4

How to calculate the transfer rate (when timer 0 is used):

 $\phi T1 = \frac{fc}{8}$ $\phi T4 = \frac{fc}{32}$

 ϕ 14 = $^{13}/32$ ϕ T16 = $^{fc}/128$

Note: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

② Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

• I/O interface mode (channel 1 only)

When in SCLK output mode with the setting of SC1CR <IOC> = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator as described before. When in SCLK input mode with the setting of SC1CR <IOC> = "1", the rising edge or falling edge will be detected according to the setting of SC1CR <SCLKC> register to generate the basic clock.

Asynchronous Communication (UART) mode

According to the setting of SCOCR and SC1CR <SC1, 0>, the above baud rate generator clock, internal clock ϕ 1 (500Kbps @ fc = 16 MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCLK.

3 Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving one bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received

data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

Receiving Control

• I/O interface mode (channel 1 only)

When in SCLK1 output mode with the setting of SC1CR <IOC> = "0", RxD1 signal will be sampled at the rising edge of shift clock which is output to SCLK pin.

When in SCLK input mode with the setting SC1CR <IOC> = "1", RxD1 signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SC1CR <SCLKS> register.

• Asynchronous Communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received is also evaluated by the rule of majority.

⑤ Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data is stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data are stored in the receiving buffer 1, the stored data is transferred to another receiving buffer 2 (SC0BUF/SC1BUF), generating an interrupt INTRX0/INTRX1. The CPU reads only receiving buffer 2 (SC0BUF/SC1BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF/SC1BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF/SC1BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR <RB8> SC1CR <RB8> are still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SC0CR <RB8>/SC1CR <RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD <WU>/SC1MOD <WU> to "1", and interrupt INTRX0/ INTRX1 occurs only when SC0CR <RB8>/SC1CR <RB8> is set to "1".

® Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.




Figure 3.10 (14). Generation of Transmission Clock

7 Transmission Controller

• I/O interface mode (channel 1 only)

In SCLK output mode with the setting of SC1CR <IOC> = "0", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge of shift clock which is output from SCLK1 pin.

In SCLK input mode with the setting SC1CR <IOC> = "1", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge or falling edge of SCLK input according to the setting of SC1CR <SCLKC> register.

• Asynchronous Communication (UART) mode

When transmission data is written in the transmission buffer sent from the CPU, transmission starts at the rising

edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

Handshake function

Serial channel 0 has a $\overline{\text{CTS0}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC0MOD <CTSE>.

When the CTSO pin goes high, after completion of the current data send, data send is halted until the CTSO pin goes low again. The INTTXO Interrupts are generated, requests the next send data to the CPU.

Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to the RTS function. The RTS should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.





Figure 3.10 (15). Handshake Function



Note 1: If the $\overline{\text{CTS}}$ signal falls during transmission, the next data is not sent after the

completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the CTS signal falls.

Figure 3.10 (16). Timing of CTS (Clear to Send)

® Transmission Buffer

Transmission buffer (SC0BUF/SC1BUF) shifts to and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0/INTTX1 interrupt.

Parity Control Circuit

When serial channel control register SC0CR <PE>/ SC1CR <PE> is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR <EVEN>/SC1CR <EVEN> register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SC0BUF <TB7>/SC1BUF <TB7> when in 7-bit UART mode while in SCMOD <TB8>/SCMOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data is shifted in the receiving buffer 1, and parity is added after the data is transferred in the receiving buffer 2 (SC0BUF/SC1BUF), and then com-

pared with SC0BUF <RB7>/SC1BUF <RB7> when in 7-bit UART mode and with SC0MOD <RB8>/SC1MOD <RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR <PERR>/SC1CR <PERR> flag is set

Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data is stored in receiving buffer 2 (SCBUF), an overrun error will occur.

2. Parity error <PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

① Generating Timing

1) UART mode

Receiving

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

Transmitting

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Just before last bit is transmitted.	←	←

2) I/O Interface mode

Transmission interrupt tim-	SCLK output mode	Immediately after rise of last SCLK signal. (See figure 3.10 (19).)			
ing	SCLK input mode	Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See figure 3.10 (20))			
Receiving interrupt timing	SCLK output mode	Timing used to transfer received data to data receive buffer 2 (SC1BUF); that is, immediately after last SCLK. (See figure 3.10 (21))			
Treceiving interrupt timing	SCLK input mode	Timing used to transfer received data to data receive buffer 2 (SC1BUF); that is, immediately after SCLK. (See figure 3.10 (22))			

3.10.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins

for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.10 (17). Example of SCLK Output Mode Connection




Figure 3.10 (18). Example of SCLK Input Mode Connection

128

① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD pin and SCLK pin, respectively, each

time the CPU writes data in the transmission buffer. When all data is output, INTES1 <ITX1C> will be set to generate INTTX1 interrupt.




Figure 3.10 (19). Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK output mode, 8-bit data are output from TxD1 pin when SCLK input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTES1 <ITXIC> will be set to generate INTTX1 interrupt.




Figure 3.10 (20). Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

② Receiving

In SCLK output mode, synchronous clock is output from SCLK pin and the data is shifted in the receiving buffer 1 whenever the receive interrupt flag INTES1

<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC1BUF) at the timing shown below, and INTES1 <IRX1C> will be set again to generate INTRX1 interrupt.




Figure 3.10 (21). Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active, while the receive interrupt flag INTES1 <IRX1C> is cleared by reading the received data. When 8-bit data is received, the

data will be shifted in the receiving buffer 2 (SC1BUF) at the timing shown below, and INTES1 <IRX1C> will be set again to generate INTRX interrupt.




Figure 3.10 (22). Receiving Operation in I/O Interface Mode (SCLK Input Mode)

Note: For data receiving, the system must be placed in the receive enable state (SCMOD <RXE> = "1")

(2) Mode 1 (7-bit UART Mode)


The 7-bit mode can be set by setting serial channel mode register SC0MOD <SM1, 0> /SC1MOD <SM1, 0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SCOCR <PE>/SC1CR <PE>,

and even parity or odd parity is selected by SC0CR <EVEN>/SC1CR <EVEN> when <PE> is set to "1" (enable).

Setting example: When transmitting data with the fol-

lowing format, the control registers should be set as described below. Channel 0 is explained here.



Direction of transmission (transmission rate: 2400 bps @ fc = 12.288 MHz)

		7	6	5	4	3	2	1	0	
P9CRL	\leftarrow	-	-	-	-	-	_	1	1	Select P60 as the TxD pin.
SCOMOD	\leftarrow	Χ	0	-	Χ	0	1	0	1	Set 7-bit UART mode.
SC0CR	\leftarrow	Χ	1	1	Χ	Χ	Х	0	0	Add an even parity.
BROCR	\leftarrow	0	Χ	1	0	0	1	0	1	Set transfer rate at 2400 bps.
TRUN	\leftarrow	Χ	Χ	1	_	_	_	_	_	Start the prescaler for the baud rate generator.
INTES0	\leftarrow	1	1	0	0	_	_	_	_	Enable INTTX0 interrupt and sets interrupt level 4.
SCOBUF	\leftarrow	*	*	*	*	*	*	*	*	Set data for transmission.

Note: x; don't care -; no change

(3) Mode 2 (8-bit UART Mode)

The 8-bit UART mode can be specified by setting SC0MOD <SM1, 0> / SC1MOD <SM1, 0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR <PE>/

SC1CR <PE>, and even parity or odd parity is selected by SC0CR <EVEN>/SC1CR <EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the follow-

ing format, the control register should be set as described below.




Main settir	ıg									
		7	6	5	4	3	2	1	0	
P9CRL	\leftarrow	-	_	_	-	0	0	_	-	Select P61 (RxD) as the input pin.
SC0M0D	\leftarrow	-	0	1	Χ	1	0	0	1	Enable receiving in 8-bit UART mode.
SC0CR	\leftarrow	Χ	0	1	Χ	Χ	Х	0	0	Add an odd parity.
BR0CR	\leftarrow	0	Χ	0	1	0	1	0	1	Set transfer rate at 9600 bps.
TRUN	\leftarrow	Χ	Χ	1	-	_	_	_	-	Start the prescaler for the baud rate generator.
INTES0	\leftarrow	-	-	-	-	1	1	0	0	Enable INTTX0 interrupt and sets interrupt level 4.
Interrupt po		-	201110	Λ.						
if Acc ≠ 0				٠)	Che	ck for e	error.			
$Acc \leftarrow S$	COBU	F			Rea	d the re	eceived	data.		
No	te:		x; don	't care	-;	no ch	ange			

(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC0MOD <SM1, 0> /SC1MOD <SM1, 0> to "11". In this mode, parity bit cannot be added For transmission, the MSB (9th bit) is written in SCM0D <TB8>, while in receiving it is stored in SCCR <RB8>. For writing and reading the buffer, the MSB is read or written first, then SC0BUF/SC1BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD <WU> / SC1MOD <WU> to "1". The interrupt INTRX1/INTRX0 occurs only when <RB8> = 1



Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.10 (23). Serial Link Using Wake-Up Function


Protocol

- ① Select the 9-bit UART mode for master and slave controllers.
- ② Set SCOMOD <WU>/SC1MOD <WU> bit of each slave controller to "1" to enable data receiving.

③ The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) <TB8> is set to "1".



- Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- (5) The master controller transmits data to the specified slave controller whose SC0MOD <WU> / SC1MOD <WU> bit is cleared to "0." The MSB (bit 8) <TB8> is cleared to "0".




® The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRXO/INTRX1.

The slave controllers (WU = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting Example:

To link two slave controllers serially with the master controller, and use

the internal clock ϕ 1 (fc/2) as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same

way, channel 0 is used for the purposes of explanation.

Setting the master controller

Main setting	g								
P6CRL	\leftarrow	-	_	-	_	0	0	1	1
INTES0	\leftarrow	1	1	0	0	1	1	0	1
SCOMOD	\leftarrow	1	0	1	0	1	1	1	0
SC0BUF	\leftarrow	0	0	0	0	0	0	0	1

Select P60 as TxD pin and P61 as RxD pin.

Enable INTTX0 and sets the interrupt level 4.

Enable INTRX0 and sets the interrupt level 5.

Set ϕ 1 (fc/2) as the transmission clock in 9-bit UART mode. Set the select code for slave controller 1.

INTTX0 interrupt

Set TB8 to "0".

Set data for transmission.

• Setting the slave controller 2

Main setti	ng
P6CRL	\leftarrow

 Select P61 as RxD pin and P60 as TxD pin.

Enable INTRX0 and INTTX0.

Set <WU> to "1" in the 9-bit UART transmission mode with transfer clock $\phi 1$ (fc/2).

INTRX0 interrupt

 $\mathsf{Acc} \leftarrow \mathsf{SCOBUF}$

If Acc = Select Code

Then SCOMOD4 \leftarrow - - - 0 - - - Clear <WU> to "0".

3.11 Analog/Digital Converter

The TMP96C031F contains a high-speed analog/digital converter (A/D converter) with 4-channel analog input that features 10-bit successive approximation.

Figure 3.11 (1) shows the block diagram of the A/D converter. The 4-channel analog input pins (AN3 to AN0) are shared by input-only P5 and so can be used as input port.




Figure 3.11 (1). Block Diagram of A/D Converter

Note1: This A/D converter does not have a built-in sample and hold circuit. Therefore, when A/D converting high-frequency signals, connect a sample and hold circuit externally.

Note2: The lower the power supply current in IDLE or STOP mode, depending on the timing, standby mode can be entered with the internal comparator in enable state. Thus, stop A/D conversion before executing the HALT instruction.

The ladder resistor between VREF- GND cannot be disconnected internally. Therefore, IREF will flow regardless of the mode.

3.11.1 Control Register




Figure 3.11 (2). A/D Converter Mode Register (ADMOD)




Figure 3.11 (3). Register for Saving an A/D Switch Value (ADREG0 ~ 3)

3.11.1 Operation

Analog Reference Voltage (1)

High analog reference voltage is applied to the VREF pin.

The reference voltage between VREG and AGND is divided by 256 using ladder resistance, and compared with the analog input voltage for A/D conversion.

(2)Analog Input Channels

Analog input channel is selected by ADMOD < ADCH1, 0>. However, in fixed analog input mode, one channel is selected by ADMOD < ADCH1, 0 > among four pins: ANO to AN3.

In analog input channel scan mode, the number of channels to be scanned from ANO is specified by ADMOD < ADCH1, 0>, such as AN0 \rightarrow AN1, AN0 \rightarrow $AN1 \rightarrow AN2$, and $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$. When reset, A/D conversion channel register will be initialized to ADMOD < ADCH1, 0> = 00, so that AN0 pin

The pins which are not used as analog input channel can be used as ordinary input port P5.

Starting A/D Conversion (3)

will be selected.

A/D conversion starts when A/D conversion register ADMOD <ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD <ADBF> which indicates "A/D conversion is in progress" will be set to "1".

(4)A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes. In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from ANO, $\cdots \rightarrow$ AN3 is executed repeatedly.

A/D conversion mode is selected by ADMOD <REPET. SCAN>.

(5)A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD <ADCS> register. When reset, ADMOD <ADCS> will be initialized to "0," so that high speed conversion mode will be selected.

(6)A/D Conversion End and Interrupt

• A/D conversion single mode

ADMOD <EOCF> for A/D conversion end will be set to "1," ADMOD <ADBF> flag will be reset to "0," and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

Storing the A/D Conversion Result (7)

The results of A/D conversion are stored in ADREG0 to ADREG3 registers for each channel. In repeat mode, the registers are updated whenever conversion ends. ADREGO to ADREG3 are read-only registers.

(8)Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers. When the contents of one of ADREGO to ADREG3 registers are read, ADMOD <EOCF> will be cleared to "0".

Setting example: ① When the analog input voltage of the AN3 pin is A/D converted and the result is stored in the memory address FF10H by A/D interrupt INTAD routine.

138

Main setting **INTEOAD** Enable INTAD and sets interrupt level 4. 0 ADMOD 0 1 1 Specify AN3 pin as an analog input channel and starts A/D conversion in high speed mode. INTAD routine The value of ADREG3 is read into the accumulator. Then the accumulator ADREG3 value is stored into memory at FF10H. (FF10H) Setting example: ② When the analog pin voltage of high speed conversion channel scan repeat ANO ~ AN2 pin is A/D converted in mode. INTE0AD Disable INTAD. χ ADMOD 1 0 1 0 Start the A/D conversion of analog input channels ANO ~ AN2 in the high-speed scan repeat mode.

3.12 Watchdog Timer (Runaway Detecting Timer)

x; don't care -; no change

Note:

The TMP96C031F is containing watchdog timer of Runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a nonmaskable interrupt to notify the CPU of the malfunction, and outputs 0 externally from watchdog timer out pin WDTOUT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

A built-in function is used to stop the WDT count at bus release request (BUSRQ).

3.12.1 Configuration

Figure 3.12 (1) shows the block diagram of the watchdog timer (WDT).




Figure 3.12 (1). Block Diagram of Watchdog Timer

The watchdog timer is a 22-stage binary counter which uses ϕ (fc/2) as the input clock. There are four outputs from the binary counter: 2^{16} /fc, 2^{18} /fc, 2^{20} /fc, and 2^{22} /fc. Selecting one of the outputs with the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin (WDTOUT) outputs "0" due to a watchdog timer overflow, the peripheral devices can be reset

Clearing the watchdog timer (by writing the clear code (4EH) to the WDCR) after disabling it sets 0 to output to 1 (Program example).

LDW (WDMOD), 0B100H ; disables watchdog timer

LD (WDCR), 4EH ; writes clear code SET 7, (WDMOD) ; enables watchdog timer again.

In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin (WDTOUT) outputs 0 at 8 to 20 states (800ns to 2.0µs @ 20MHz) and resets itself.

The WDTOUT (also used as P67) is multiplexed with pin PG13; setting must be done using the port 6 control register, P6CRH (WDTOUT pin is set after reset).




Figure 3.12 (2). Normal Mode




Figure 3.12 (3). Reset Mode

3.12.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
 - Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD <WDTP1, 0 > 0 when reset, and therefore 2^{16} /fc is set. (The number of states is approximately 32,768.)

② Watchdog timer enable/disable control register <WDTE>

When reset, WDMOD <WDTE> is initialized to "1" enable the watchdog timer.

(VVDTL)

To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

③ Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with $\overline{\text{RESET}}$ terminal, internally. Since WDMOD <RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the binary counter of the watchdog timer function.

Disable control

 WDMOD
 ←
 0
 x
 X
 Clear WDMOD <WDTE> to "0".

 WDCR
 ←
 1
 0
 1
 0
 1
 Write the disable code (B1H).

Enable control

Set WDMOD <WDTE> to "1".

Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).




Figure 3.12 (4). Watchdog Timer Mode Register





Figure 3.12 (5). Watchdog Timer Control Register



3.12.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD <WDTP1, 0> register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal oper-

ation by an anti-malfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE and STOP modes. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN mode.

Example:	1	Clear the	bina	ary c	ount	er						
		WDCR	\leftarrow	0	1	0	0	1	1	1	0	Write clear code (4EH).
	2	Set the w	/atch	ndog	ı time	er de	etect	ting t	ime	to 2	¹⁸ /fc	
		WDMOD	\leftarrow	1	0	1	-	-	-	Χ	Χ	
	3	Disable th	ne w	atch	ıdog	time	er					
		WDMOD	\leftarrow	0	_	_	_	_	_	Χ	Χ	Clear WDTE to "0".
		WDCR	\leftarrow	1	0	1	1	0	0	0	1	Write disable code (B1H).
	4	Set IDLE	mod	de								
		WDMOD	\leftarrow	0	_	_	_	1	0	Χ	Χ	Disables WDT and sets IDLE mode.
		WDCR	\leftarrow	1	0	1	1	0	0	0	1	
		Executes H	ALT c	omma	ınd							Set the standby mode
	(5)	Set the S	TOF	omo	de (v	warr	ning	up t	ime:	2 ¹⁶ /	/fc)	
		WDMOD	\leftarrow	_	_	_	1	0	1	Χ	Χ	Set the STOP mode.
		Executes H	ALT c	omma	ınd							Execute HALT instruction. Set the standby mode.

2) Writing 1 to the P4FC <BUSWDT> register halts count by the WDT binary counter at bus release due to the bus


request signal, BUSRQ.

3.13 Dynamic RAM (DRAM Controller

The TMP96C031F consists of a control circuit to refresh

DRAM, an access circuit to perform read/write, and an address decoder.

Figure 3.13 (1) shows a block diagram of the DRAM controller.



3.13.1 Control Register




Figure 3.13 (2). Chip Select Wait Control Register (B3CS)




Figure 3.13 (3). Port 4 Function Register




Figure 3.13 (4). Refresh Control Register

3.13.2 Operation Description

(1) Read/Write Control

The read/write controller outputs valid signals \overline{RAS} and \overline{CAS} to DRAM when address space specified by the internal address decoder (chip select 2 $\overline{CS3/CAS}$) is

accessed.

In addition, a DMUX signal is output for row address/column address switching.

Figure 3.13 (6) shows the RAS, CAS, and DMUX output timing diagram during memory access cycle.




Figure 3.13 (5). Memory Access Cycle Timing

How to set the registers is described next.

① Setting the RAS, CAS, DMUX, and RFSH output

Figure 3.13 (2) shoes the structure of the chip select wait control register B3CS. B3CS <B3E> can be used to control the output of $\overline{\text{CS3}}/\overline{\text{CAS}}$ and B3CS <B3CAS> can be used to control $\overline{\text{CAS}}$ selection.




Figure 3.13 (6). Relationship Between Address Decoder and DRAM Controller

The RAS, CAS, DMUX, and RFSH signals must be set with the corresponding port control register because they are multiplexed with P35, P43, P71, and P63 respectively.

2 Inserting WAIT

WAIT insertion during read/write control can be set with the register B3CS <B3W1, 0>.

(2) Refresh Controller

The TMP96C031F can output $\overline{RAS}/\overline{CAS}$ used to refresh in DRAM. At the same time the state signal \overline{RFSH} which indicates a refresh cycle is output. DRAM can be refreshed easily because $\overline{RAS}/\overline{CAS}$ output frequency and pulse width are programmable. The refresh controller has the following features.

CAS before RAS self refresh mode

• Refresh interval: 15 to 154 states (programmable)

• Refresh cycle width: 2 to 9 states (programmable)

• Dummy cycle can be generated

 Refresh cycle is asynchronous with CPU operation cycle.

i) CAS before RAS interval refresh mode

The refresh interval and refresh width for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ interval refresh mode depends on the DRAM being used.

Therefore, TMP96C031F enables the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ output to be set with the refresh controller register value according to the system clock and DRAM that are being used.

Figure 3.13 (2) shows a timing example for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.




Figure 3.13 (7). Refresh Cycle Timing Example

How to set the register is described next. Figure 3.13 (4) shows the bit structure of the refresh control register DREFCR.

① Refresh cycle insertion interval

The insertion interval is set with the three bits DREFCR <RS2 to 0> according to the system clock being used.

Example: When the system clock is 20MHz and the DRAM refresh cycle is to be 16µs, set these

bits to "111".

Re	fresh Cy	cle	Insertion			Fre	quency (f _O	sc)		,_,
RS2	RS1	RS0	Interval (states)	4MHz	8MHz	10MHz	12.5MH z	14MHz	16MHz	20MHz
0	0	0	15	7.5	3.75	3.0	2.4	2.14	1.88	1.5 <i>µ</i> s
0	0	1	31	15.5	7.55	6.2	4.96	4.43	3.88	3.1
0	1	0	62	31.0	15.5	12.4	9.92	8.86	7.75	6.2
0	1	1	78	39.0	19.5	15.6	12.48	11.14	9.75	7.8
1	0	0	97	48.5	24.25	19.4	15.52	13.86	12.13	9.7
1	0	1	109	54.5	27.25	21.8	17.44	15.57	13.63	10.9
1	1	0	124	62.0	31.0	24.8	19.84	17.72	15.5	12.4
1	1	1	154	77.0	38.5	30.8	24.7	22.0	19.3	15.4
				 					(۱	Jnit: μs)

② The three bits DREFCR <RW2 to 0> can used to change the refresh cycle width (RAS, CAS output). (2

to 9 states)

③ Refresh cycle control

The refresh cycle can be disabled/enable with the bit DREFCR <RC>.

ii) CAS before RAS self refresh mode

This mode is used when CPU or DRAM control is halted with a HALT (IDEL, STOP) instruction while refreshing with CAS before RAS interval refresh mode (hereafter referred to as interval mode).

However, RFSH is not output. ("1" is output.).

Figure 3.13 (8) shows the self refresh mode timing diagram.




Figure 3.13 (8). Self Refresh Cycle Timing

This mode is executed as follows. First, the settings are made for normal interval mode Then, B3CS <SRFC> is set to "0" just before a HALT instruction to perform one normal refresh. Then, the $\overline{\text{CAS}}$ pin and $\overline{\text{RAS}}$ pin are kept at low level and self refresh mode is entered. Set

B3CS <SRFC> to "1" to cancel this mode and return to normal CAS before RAS refresh mode. (The first CAS before RAS refresh is performed immediately after cancellation because the refresh counter is cleared.)

(3) DRAM initialize

The DRAM controller can generate consecutive $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ dummy cycles necessary when using DRAM. This is executed by setting DREFCR <DMI> bit

to "1" and cancelled by setting it to "0". (The <RC> bit need not be changed.)

The dummy cycle width is fixed to 4 states. Figure 3.13 (9) shows the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ dummy cycle timing.




Figure 3.13 (9). CAS before RAS Dummy Cycle Timing (Fixed to 4 states)

3.13.4 Priority

The DRAM refresh cycle may overlap with the DRAM read/ write cycle because it is not synchronized with the CPU operating cycle. In this case, the DRAM controller gives priority to the cycle that starts operation first. If the priority is given to the refresh cycle, a wait is automatically inserted in the memory access cycle. Figure 3.13 (8) shows the timing in this case.





Figure 3.13 (101). Timing Diagram when Refresh Cycle is Inserted in Memory Access Cycle

3.13.4 Connection Example



4. Electrical Characteristics

4.1 Absolute Maximum (TMP96C031F)

Symbol	Parameter	Rating	Unit
V _{cc}	Power Supply Voltage	-0.5 ~ 6.5	V
VIN	Input Voltage	-0.5 ~ V _{cc} + 0.5	V
ΣΙΟΙ	Output Current (total)	100	mA
ΣΙΟΗ	Output Current (total)	-100	mA
PD	Power Dissipation (Ta = 70°C)	600	mW
T SOLDER	Soldering Temperature (10s)	260	°C
T STG	Storage Temperature	-65 ~ 150	°C
T OPR	Operating Temperature	-20 ~ 70	°C

4.2 DC Characteristics (TMP96C031F) $V_{cc} = 5V \pm 10\%, \, Ta = -20 \, \sim \, 70^{\circ} C \, \text{(Typical values are for Ta} = 25^{\circ} C \, \text{and V}_{cc} = 5V \text{)}$

Symbol	Parameter	Min	Max	Unit	Test Condition
V IL	Input Low Voltage (AD0-15)	-0.3	0.8	٧	
V IL1	P2, P3, P4, P5, P6, P7, P8, P9	-0.3	0.3V _{cc}	V	
V IL2	RESET, NMI, INTO (P87)	-0.3	0.25V _{cc}	V	
V IL3	AM8/EA	-0.3	0.3	V	
V IL4	X1	-0.3	0.2V _{cc}	V	
V IH	Input High Voltage (AD0-15)	2.2	V _{CC} + 0.3	V	
V IH1	P2, P3, P4, P5, P6, P7, P8, P9	0.7V _{cc}	V _{cc} + 0.3	V	
V IH2	RESET, NMI, INTO (P87)	0.75V _{cc}	$V_{cc} + 0.3$	V	
V IH3	EA	V _{cc} - 0.3	$V_{cc} + 0.3$	V	
V IH4	X1	0.8V _{cc}	$V_{cc} + 0.3$	V	
V OL	Output Low Voltage		0.45	V	I OL = 1.6mA
V OH	Output High Voltage	2.4		V	I OH = -400µA
V 0H1		0.75V _{cc}		V	I OH = -100μA
V 0H2		0.9V _{cc}		V	I OH = - 20µA
I DAR	Darlington Drive Current (8 Output Pins max.)	-1.0	-3.5	mA	V EXT - 1.5V R EXT = 1.1KΩ
ILI	Input Leakage Current	0.02 (Typ)	±5	μA	$0.0 \le V_{in} \le V_{CC}$
ILO	Output Leakage Current	0.05 (Typ)	±10	μA	$0.2 \le V_{in} \le V_{cc} - 0.2$
I _{cc}	Operating Current (RUN) IDLE STOP (Ta = -20 ~ 70°C) STOP (Ta = 0 ~ 50°C)	30 (Typ) 2.0 (Typ) 0.2 (Typ)	60 10 50 10	mA mA μA μA	tosc = 20MHz $0.2 \le V_{in} \le V_{cc} - 0.2$ $0.2 \le V_{in} \le V_{cc} - 0.2$
V STOP	Power Down Voltage (@STOP, RAM Back up)	2.0	6.0	V	$ V IL2 = 0.2V_{CC}, $ $V IH2 = 0.8V_{CC} $
R RST	RESET Pull Up Register	50	150	ΚΩ	
C 10	Pin Capacitance		10	pF	tosc = 1MHz
V TH	Schmitt Width RESET, NMI, INTO (P50)	0.4	1.0 (Typ)	V	
RK	Pull Down/Up Register	50	150	ΚΩ	

Note: I-DAR is guaranteed for a total of up to 8 ports.

4.3 AC Electrical Characteristics (TMP96C031F) $V_{cc} = 5V\pm10\%$, Ta = -20 ~ 70°C (4MHz ~ 20MHz)

N.	Oh al	Dougnatou.	Varia	ble	16	MHz	20	MHz	11-:4
No.	Symbol	Parameter -	Min	Max	Min	Max	Min	Max	Unit
1	t _{OSC}	Osc. Period (= x)	50	250	62.5		50		ns
2	t _{CLK}	CLK width	2x - 40		85		60		ns
3	t _{AK}	A0 - 23 Valid→CLK Hold	0.5x - 20		11		5		ns
4	t _{KA}	CLK Valid→A0 - 23 Hold	1.5x - 70		24		5		ns
5	t _{AL}	A0-15 Valid→ALE fall	0.5x - 15		16		10		ns
6	t _{LA}	ALE fall→A0 - 15 Hold	0.5x - 15		16		10		ns
7	t _{LL}	ALE High width	x - 40		23		10		ns
8	t _{LC}	ALE fall→RD/WR fall	0.5x - 30		1		-5		ns
9	t _{CL}	RD/WR rise→ALE rise	0.5x - 20		11		5		ns
10	t _{ACL}	A0 - 15 Valid→RD/WR fall	x - 25		38		25		ns
11	t _{ACH}	A0 - 23 Valid→RD/WR fall	1.5x - 50		44		25		ns
12	t _{CA}	RD/WR rise→A0 - 23 Hold	0.5x - 20		11		5		ns
13	t _{ADL}	A0 - 15 Valid→D0 - 15 input		3.0x - 45		143		105	ns
14	t _{ADH}	A0 - 23 Valid→D0 - 15 input		3.5x - 65		154		110	ns
15	t _{RD}	RD fall→D0 - 15 input		2.0x - 50		75		50	ns
16	t _{RR}	RD Low width	2.0x - 40		85		60		ns
17	t _{HR}	RD rise→D0 - 15 Hold	0		0		0		ns
18	t _{RAE}	RD rise→A0 - 15 output	x - 15		48		35		ns
19	t _{WW}	WR Low width	2.0x - 40		85		60		ns
20	t _{DW}	D0 - 15 Valid→WR rise	2.0x - 50		75		50		ns
21	t _{WD}	WR rise→D0 - 15 Hold	0.5x - 10		21		15		ns
22	t _{AEH}	A0 - 23 Valid→WAIT input (1WAIT + n mode)		3.5x - 90		129		85	ns
23	t _{AWL}	A0 - 15 Valid→WAIT input (1WAIT + n mode)		3.0x - 80		108		70	ns
24	t _{CW}	RD/WR fall→WAIT Hold (1WAIT + n mode)	2.0x + 0		125		100		ns
25	t _{APH}	A0 - 23 Valid→PORT input		2.5x - 120		36		5	ns
26	t _{APH2}	A0 - 23 Valid→PORT Hold	2.5x + 50		206		175		ns
27	t _{CP}	WR rise→PORT Valid		200		200		200	ns

AC Measuring Conditions


• Output Level: High 2.2V /Low 0.8V, CL50pF

(However CL = 100pF for AD0 \sim AD15, AD0 \sim AD23, ALE, \overline{RD} , \overline{WR} , \overline{HWR} , CLK, $\overline{CS0}$ \sim $\overline{CS3}$)


• Input Level: High 2.4V /Low 0.45V (AD0 ~ AD15)

High 0.8Vcc /Low 0.2Vcc (Except for AD0 ~ AD15)

(1) Read Cycle



(2) Write Cycle



4.4 DRAM Control AC Characteristics (TMP96C031F)

 $V_{cc} = 5V \pm 10\% \text{ TA} = -20 \sim 70^{\circ}\text{C} \text{ (4MHz} \sim 20\text{MHz)}$

	0	Paramatan .	Varial	ole	161	MHz	201	MHz	11
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
1	t _{RC}	RAS cycle time	4x - 10		240		190		ns
2	t _{RAC}	\overline{RAS} fall \rightarrow data input		2x - 20		105		80	ns
3	t _{CAC}	CAS fall → data input		1x - 25		38		25	ns
4	t _{RP}	RAS high pulse width	2x - 30		95		70		ns
5	t _{RAS}	RAS low pulse width	2x - 10		115		90		ns
6	t _{RSH}	$\overline{\text{CAS}}$ fall $\rightarrow \overline{\text{RAS}}$ rise	1x - 25		38		25		ns
7	t _{CSH}	\overline{RAS} fall $\rightarrow \overline{CAS}$ rise	2x - 20		105		80		ns
8	t _{CAS}	CAS low pulse width	1.5x - 10		84		65		ns
9	t _{RCD}	\overline{RAS} fall $\rightarrow \overline{CAS}$ fall	1x - 15		48		35		ns
10	t _{CRP}	$\overline{\text{CAS}}$ rise \rightarrow $\overline{\text{RAS}}$ rise	1.5x - 50		44		25		ns
11	t _{RAH}	\overline{RAS} fall \rightarrow A0 - 15 hold	0		0		0		ns
12	t _{ASRL}	A_{0-15} valid $\rightarrow \overline{RAS}$ fall	1x - 10		53		40		ns
13	t _{ASRH}	A_{0-23} valid $\rightarrow \overline{RAS}$ fall	1.5x - 10		84		65		ns
14	t _{RWL}	$\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{RAS}} \text{ rise}$	2x - 50		75		50		ns
15	t _{CWL}	$\overline{\text{WR}} \text{ fall} \to \overline{\text{CAS}} \text{ rise}$	2x - 50		75		50		ns
16	t _{DS}	Data output → CAS fall setup	1x - 30		33		20		ns
17	t _{DH}	$\overline{\text{CAS}}$ fall \rightarrow data output hold	1.5x - 50		44		25		ns
18	t _{DHR}	$\overline{\text{RAS}}$ fall \rightarrow data output hold	2.5x - 50		106		75		ns
19	t _{WCS}	$\overline{ m WR}$ fall $ ightarrow$ CAS fall setup	1x - 30		33		20		ns
20	twch	CAS fall → WR hold	1x - 30		33		20		ns
21	t _{RDM}	\overline{RAS} fall \rightarrow DMUX fall		0.5x - 10	21		15		ns
22	t _{CDM}	$\overline{\text{DMUX}}$ fall \rightarrow $\overline{\text{CAS}}$ fall	0.5x - 10		21		15		ns
23	t _{CHR*1}	\overline{RAS} fall $\rightarrow \overline{CAS}$ rise	2x - 50		75		50		ns
24	t _{RPC*}	\overline{RAS} rise $\rightarrow \overline{CAS}$ fall	1.5x + 0		64		45		ns
25	t _{CP*}	CAS high pulse width	1.5x + 0		64		45		ns
26	t _{CSR*}	$\overline{\text{CAS}}$ fall $\rightarrow \overline{\text{RAS}}$ fall	0.5x - 10		21		15		ns
27	t _{RASS*2}	RAS low pulse width	2000x		125		100		ns
28	t _{RPS*2}	RAS precharge time	4x - 20		230		180		ns
29	t _{CHS*2}	CAS hold time	0		0		0		ns
30	t _{CFL*}	\overline{RFSH} fall $\to \overline{CAS}$ fall	1x - 10		53		40		ns
31	t _{CFH*}	$\overline{\text{CAS}}$ rise \rightarrow $\overline{\text{RFSH}}$ rise	0.5x - 10		21		15		ns

^{*1} $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ interval refresh mode

AC Measuring Conditions

Output Level:

Output Level: High 2.2V /Low 0.8V, CL50pF
(However CL = 100pF for AD0 ~ AD15, AD0 ~ AD23, RD, WR, HWR, R/W RAS)
Input Level: High 2.4V /Low 0.45V (AD0 ~ AD15)


• Input Level:

High 0.8Vcc/Low 0.2Vcc (Except for AD0 ~ AD15)


^{*2} CAS before RAS self-refresh mode

^{*} Both refresh modes


(1) Read/Write Access Cycle



(2) CAS before RAS Interval Refresh Cycle



(3) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Self-Refresh Cycle



4.5 A/D Conversion Characteristics (TMP96C031F) $V_{cc} = 5V \pm 10\% \ TA = -20 \ \sim \ 70^{\circ}C$

$$V_{cc} = 5V \pm 10\% \text{ TA} = -20 \sim 70^{\circ}\text{C}$$

Symbol	Parameter	Min	Тур	Max	Unit
V _{REF}	Analog reference voltage	V _{cc} - 1.5		V _{cc}	
A _{GND}	Analog reference voltage	V _{SS}		V _{SS}	V
V _{AIN}	Analog input voltage range	V _{SS}		V _{cc}	
I _{REF}	Analog current for analog reference voltage		0.5	1.5	mA
Error (Quantize error of	Total error (TA = 25°C, V _{CC} = VREF = 5.0V)		1.0		LSB
±0.5 LSB not included)	Total error			2.5	

4.6 Serial Channel Timing - I/O Interface Mode

$$V_{cc} = 5V \pm 10\% \text{ TA} = -20 \sim 70^{\circ}\text{C}$$

(1) SCLK Input Mode

Symbol	Parameter	Vari	161	ИHz	201	Unit		
Syllibol	F di dilletei	Min	Max	Min	Max	Min	Max	
t _{SCY}	SCLK cycle	16x		1		0.8		μs
t _{OSS}	Output Data→rising edge of SCLK	t _{SCY} /2 - 5x - 50		137		100		ns
t _{OHS}	SCLK rising edge→output data hold	5x - 100		212		150		ns
t _{HSR}	SCLK rising edge→input data hold	0		0		0		ns
t _{SRD}	SCLK rising edge→effective data input		t _{SCY} - 5x - 100		587		450	ns

(2) SCLK Output Mode

Symbol	Parameter	Vari	161	ЛHz	201	Unit		
Syllibul	Faranneter	Min	Max	Min	Max	Min	Max	Oiiit
t _{SCY}	SCLK cycle (programmable)	16x	8192x	1	512	0.8	409.6	μs
t _{OSS}	Output Data→rising edge of SCLK	t _{SCY} - 2x - 150		725		550		ns
t _{OHS}	SCLK rising edge→output data hold	2x - 80		45		20		ns
t _{HSR}	SCLK rising edge→input data hold	0		0		0		ns
t _{SRD}	SCLK rising edge→effective data input		t _{SCY} - 2x - 150		725		550	ns

4.7 Timer/Counter Input Clock (TI0, TI4, TI5)

$$V_{cc} = 5V \pm 10\% \text{ TA} = -20 \sim 70^{\circ}\text{C}$$


Cumbal	Parameter	Vari	161	ИHz	201	Unit		
Symbol	Faranneter	Min	Max	Min	Max	Min	Max	UIIII
t _{VCK}	Clock cycle	8x + 100		600		500		ns
t _{VCKL}	Low level clock pulse width	4x + 40		290		240		ns
t _{VCKH}	High level clock pulse width	4x + 40		290		240		ns

4.8 Interrupt Operation


$V_{cc} = 5V \pm 10\% \text{ Ta} = -20 \sim 70^{\circ}\text{C}$

Symbol	Parameter	Vari	161	ЛНz	20MHz		Unit	
Symbol	Farameter	Min	Max	Min	Max	Min	Max	
t _{INTAL}	NMI, INTO Low level pulse width	4x		250		200		ns
t _{INTAH}	NMI, INTO High level pulse width	4x		250		200		ns
t _{INTBL}	INT1 ~ INT7 Low level pulse width	8x + 100		600		500		ns
t _{INTBH}	INT1 ~ INT7 High level pulse width	8x + 100		600		500		ns

4.9 Timing Chart for I/O Interface Mode



4.10 Timing Chart for Bus Request/BUS Acknowledge



Symbol	Parameter	Vari	161	ИHz	201	Unit		
Symbol	i alametei		Max	Min	Max	Min	Max	UIIIL
t _{BRC}	BUSRQ setup time for CLK	120		120		120		ns
t _{CBAL}	CLK→BUSAK falling edge		1.5x + 120		214		220	ns
t _{CBAH}	CLK→BUSAK rising edge		0.5x + 40		71		65	ns
t _{ABA}	Output buffer is off to BUSAK	0	80	0	80	0	80	ns
t _{BAA}	BUSAK output buffer is on.	0	80	0	80	0	80	ns

Note 1: The Bus will be released after the $\overline{\text{WAIT}}$ request is inactive, when the $\overline{\text{BUSRQ}}$ is set to "0" during "Wait" cycle.

Note 2: An internal programmable pull-down resistor must be connected.

Note 3: An internal programmable pull-up resistor must be connected.

5. Table of Special Function Registers (SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Pattern Generator control
- (5) Watch Dog Timer control
- (6) Serial Channel control
- (7) A/D converter control
- (8) Interrupt control
- (9) Chip Select/Wait Control
- (10) DRAM Control

Configuration of the table

Sy	mbol	Name	Address	7	6	Ĺ	1		0	
						\Box				→bit Symbol
						$\backslash \! $				→ Read / Write
1						71		Ī		→Initial value afrer reset
						7/				→ Remarks

Table 5 I/O Register Address Map

Address	Name	Address	Name	Address	Name	Address	Name
H000000		20H	TRUN	40H	MSAR0	60H	ADREG0
1H		21H		41H	MAMR0	61H	ADREG1
2H		22H	TREG0	42H	MSAR1	62H	ADREG2
3H		23H	TREG1	43H	MAMR1	63H	ADREG3
4H		24H	T01TMOD	44H	MSAR2	64H	
5H		25H	TFFCR	45H	MAMR2	65H	
6H	P2	26H	TREG2	46H	MSAR3	66H	
7H	P3	27H	TREG3	47H	MAMR3	67H	
8H	P2CR	28H	T23MOD	48H		68H	
9H	P2FC	29H	TRDC	49H		69H	BOCS
AH	P3CRL	2AH		4AH		6AH	B1CS
ВН	P3CRH	2BH		4BH	DREFCR	6BH	B2CS
СН	P4	2CH		4CH	PG0REG	6CH	B3CS
DH	P5	2DH		4DH	PG1REG	6DH	
EH		2EH		4EH	PG01CR	6EH	
FH		2FH		4FH		6FH	
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE01
11H		31H	TREG4H	51H	SC0CR	71H	INTE23
12H	P6	32H	TREG5L	52H	SC0M0D	72H	INTE45
13H	P7	33H	TREG5H	53H	BROCR	73H	INTE67
14H	P6CRL	34H	CAP1L	54H	SC1BUF	74H	INTET10
15H	P7CRL	35H	CAP1H	55H	SC1CR	75H	INTET32
16H	P6CRH	36H	CAP2L	56H	SC1MOD	76H	INTET54
17H	P7CRH	37H	CAP2H	57H	BR1CR	77H	INTES0
18H		38H	T4M0D	58H	ODE	78H	INTES1
19H		39H	TFF4CR	59H		79H	INTEAD
1AH		3AH	T45CR	5AH		7AH	IIMC0
1BH		3BH		5BH		7BH	IIMC1
1CH		3CH		5CH	WDMOD	7CH	DMA0V
1DH		3DH		5DH	WDCR	7DH	DMA1V
1EH		3EH		5EH	ADMOD	7EH	DMA2V
1FH		3FH		5FH		7FH	DMA3V

(1) I/O Port

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			P27	P26	P25	P24	P23	P22	P21	P20			
P2	PORT2	06H			•	R,	W		•	•			
F2	PUNIZ	ООП				Input	mode						
			0	0	0	0	0	0	0	0			
					P35	P34	P33	P32	P31	P30			
P3	PORT3	07H					R/	W					
13	runis	0/11			1	1	1	1	1	1			
						Input mode	(Pulled-up)						
							P43	P42	P41	P40			
P4	PORT4	0CH						R	/W				
14	1 01114	0011					1	0	1	1			
							Output mode						
							P53	P52	P51	P50			
P5	PORT5	0DH							R				
									mode				
			P67	P66	P65	P64	P63	P62	P61	P60			
P6	PORT6	12H				R,	/W						
10	1 01110	1211	1	1	1	1	1	1	1	1			
							mode						
				P76	P75	P74	P73	P72	P71	P70			
P7	PORT7	13H					R/W						
''	1 01117	1011		1	1	1	1	1	1	1			
							Input mode						

Read/Write R/W Either read or write is possible

W

Only read is possible
Only write is possible
Prohibit Read Modify Write. (Prohibit RES/SET/TSET/CHG/STCF/ANDCF/ORCF/XORCF Instruction) Prohibit RWM;

(2) I/O Port Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C		
DOOD	PORT2	08H					W					
P2CR	Control	(Prohibit	0	0	0	0	0	0	0	0		
		`RMW)			!	< <refer td="" to<=""><td>the "P2FC">>></td><td>!</td><td>•</td><td colspan="3"></td></refer>	the "P2FC">>>	!	•			
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F		
P2FC	PORT2	09H					W					
P2F0	Function	(Prohibit	0	0	0	0	0	0	0	0		
		RMW)			P2FC/ P2	CR = 00 : IN, 0	1 : OUT, 10 : -, 1	1 : A23 - 16				
			P33C1	P33C0	P32C1	P32C0	P31C1	P31C0	P30C1	P30C0		
P3CRL	PORT3	0AH				W						
FOUNL	Control	(Prohibit	0	0	0	0	0	0	0	0		
	Low	RMW)	00 : PORT i 01 : PORT o 10 : BUSAK 11 : –	output	00 : PORT 01 : <u>PORT</u> 10 : <u>BUSR</u> (11 : –	output	00 : PORT in 01 : PORT or 10 : – 11 : –		00 : PORT i 01 : PORT o 10 : TO5 11 : HWR			
			RDEN				P35C1	P35C0	P34C1	P34C0		
	PORT3	0BH	W					· \	V			
P3CRH	Control		0				0	0	0	0		
	High	(Prohibit RMW)	1 : pseudo SRAM EN				00 : PORT in 01 : PORT of 10 : RAS 11 : –	utput	00 : PORT i 01 : PORT i 10 : NMI 11 : R/W	output		
			BUSWDT	BUDRM			P43F	P42F	P41F	P40F		
P4FC	PORT4	10H	W	W				V	V			
1410	Function	(Prohibit	0	0			0	0	0	0		
		RMW)	00 : BUSSRQ DIS 01 : BUSRQ EN	0 : ON 1 : OFF			00 : PORT 01 : CS3/CAS	00 : PORT 01 : CS2	00 : PORT 01 : CS1	00 : PORT 01 : CSO		

I/O Port Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P63C1	P63C0	P62C1	P62C0	P61C1	P61C0	P60C1	P60C0
DCCDI	PORT6	14H			1	N				
P6CRL	Control	(Prohibit	0	0	0	0	0	0	0	0
	Low	RMW)	00 : PORT i 01 : PORT o 10 : PG03 11 : RFSH		00 : PORT 01 : PORT 10 : PG02 11 : –		00 : PORT i 01 : PORT o 10 : PG01 11 : –		00 : PORT i 01 : PORT o 10 : PG00 11 : TxD0	
			P67C1	P67C0	P66C1	P66C0	P65C1	P65C0	P64C1	P64C0
DCODII	PORT6	15H		!	'	N	!	ļ.		
P6CRH	Control	(Prohibit	0	0	0	0	0	0	0	0
	High	RMW)	00 : PORT i 01 : PORT o 10 : PG13 11 : WDTO	output	00 : PORT 01 : PORT 10 : PG12 11 : –		00 : PORT i 01 : PORT o 10 :PG11 11 : –		00 : PORT i 01 : PORT o 10 : PG10 11 : –	
			P73C1	P73C0	P72C1	P72C0	P71C1	P71C0	P70C1	P70C0
P7CRL	PORT7	16H		•	,	N	•	•		
PICKL	Control	(Prohibit	0	0	0	0	0	0	0	0
	Low	RMW)	00 : PORT i 01 : PORT o 10 : – 11 : –		00 : PORT 01 : PORT 10 : – 11 : –		00 : PORT i 01 : PORT o 10 : TO3 11 : DMUX	output	00 : PORT i 01 : PORT o 10 : TO1 11 : TO4	
					P76C1	P76C0	P75C1	P75C0	P74C1	P74C0
DZCDII	PORT7	17H				!	\	V	!	
P7CRH	Control	(Prohibit			0	0	0	0	0	0
	High	RMW)			00 : PORT 01 : PORT 10 : SCLK1 11 : –	output	00 : PORT i 01 : PORT o 10 : – 11 : –		00 : PORT i 01 : PORT o 10 : TxD1 11 : –	

(3) Timer Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					T5RUN	T4RUN	P1RUN	PORUN	T1RUN	TORUN
							R/	W		•
TRUN	Timer RUN	20H			0	0	0	0	0	0
	Control Reg.				Pres	caler and Timer 0 : Stop a 1 : Run (0	and Clear	ΓROL		
		22H				-	_			
TREG0	8bit Timer Register 0	(Prohibit RMW)				V	V			
	Trogrator 0	,				Unde	fined			
	8bit Timer	23H (Prohibit					_			
TREG1	Register 1	RMW)		W Undefined						
		,		1	T			T	1	1
			T10M1	T10M0	PWMM1	PWMM0	T1CLK1	T1CLK0	T0CLK1	T0CLK0
	8bit Timer	24H			_	V				1 -
T01TM0D	Source CLK		0	0	0	0	0	0	0	0
	and MODE	(Prohibit	00 : 8-b 01 : 16-l		00 : - 01 : 2 ⁶ -	1 PWM	00 : T00 01 : φ1		00 : TI0 01 : φT	
		RMW)	10 : 8-b	it PPG	10 : 2 ⁷ -	1 Cycle	10: φT	16	10: φ Τ	4
			11 : 8-b		11 : 2 ⁸ -		11 : φ T2		11: <i>ϕ</i> T1	
			TFF3C1	TFF3C0	TFF3IE	TFF3IS	TFF1C1	TFF1C0	TFF1IE	TFF1IS
	OL ''. T'			N		W		V		/W
TFFCR	8bit Timer Flip-flop	25H	-		0 0 1. TEF2 0. Times 2			-	0	0
111 011	Control	2311	00 : Inve 01 : Set 10 : Clea 11 : Don	TFF3 ar TFF3	1 : TFF3 Invert Enable	0 : Timer 2 1 : Timer 3	00 : Inve 01 : Set 10 : Clea 11 : Don	TFF1 ar TFF1	1 : TFF1 Invert Enable	0 : Timer 0 1 : Timer 1
						_	_			
TREG2	PWM Timer Register 2	26H				V	V			
	negistei 2					Unde	fined			
						-	_			
TREG3	PWM Timer Register 3	27H				V	V			
	riogistor o					Unde	fined			
			T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK0	T2CLK0
		0011		1	i	R/				1
T23M0D	Timer 2, 3	28H	0	0	0	0	0	0	0	0
TZOWOD	Hode Reg.		00 : 8-b	it Timer oit Timer	00 : - 01 : 2 ⁶ -	1 PWM	00 : T02 01 : φ1		00 : TI0 01 : φT	
		(Prohibit	10 : 8-b		10 : 2 ⁷ -	1 Cvcle	01. φ 10: φΤ		10: φT	
		RMW)	11 : 8-b		11 : 2 ⁸ -	1	11 : φ [′] T2		11: φ Τ1	
									TR2DE	TRODE
									R	/W
TRDC	Timer Reg.								0	0
IIIDO	Double Buffer Control Reg.	29H							Tmer Reg. Double Buffer 0 : Double Bu 1 : Double Bu	ffer Disable

(3) Timer Control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
TREG4L	16bit Timer Register 4L	30H (Prohibit RMW)					V ofined					
TREG4H	16bit Timer Register 4H	31H (Prohibit RMW)					- V efined					
TREG5L	16bit Timer Register 5L	32H (Prohibit RMW)		– W Undefined								
TREG5H	16bit Timer Register 5H	33H (Prohibit RMW)					- V efined					
CAP1L	Capture Register 1L	34H					- R efined					
CAP1H	Capture Register 1H	35H				F	- R efined					
CAP2L	Capture Register 2L	36H					- R efined					
CAP2H	Capture Register 2H	37H					- R efined					
			CAP2T5									
	16bit Timer 4			R/W W R/W 0 0 0 0 0 0								
T4MOD	Source CLK and MODE	38H	TFF5 IN\ 0 : TRG	TFF5 INV TRG 0 : Soft- Capture Capture Timing 00 : Disable 1 : UC4 Clear Source Clock 00 : Tl4 1: TRG Enable 1 : Don't care 01 : T14 ↑ T15 ↑ 10 : T14 ↑ T14 ↑ 11 : TFF1 ↑ TFF1 ↓ Enable 01 : φT4 11 : φT16								

(3) Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
	16bit Timer 4		V	V		F	R/W		V	V
T4FFCR	Flip-flop	39H	0	0	0	0	0	0	0	0
	Control		00 : Inve 01 : Set ⁻ 10 : Clea 11 : Don	TFF5 ar TFF5		TFF4 Invert Trigger 0 : Trigger Disable 1 : Trigger Enable				e Clock ert TFF4 TFF4 ar TFF4 i't care
			-				PG1T	PG0T		DB4EN
			R/W					RΛ	V	
TAFOD	T4 TE Control	2411	0				0	0		0
T45CR	T4, T5 Control	ЗАН	Fix at "0"				PG1 shift trigger 0 : Timer 0, 1 1 : Timer 4	PG0 shift trigger 0 : Timer 2,3 1 : Timer 4		ouble ffer able

(4) Pattern Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
		4CH	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
PG0REG	PGO Register	(Prohibit		V	V			R,	W	
		RMW)	0	0	0	0		Unde	efined	
		4DH	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
PG1REG	PG1 Register	(Prohibit		V	V	•		R,	W	
		RMW)	0	0	0	0		Unde	efined	
			PAT1	CCW1	PG1M	PG1TE	PAT0	CCW0	PG0M	PG0TE
						R	W			
DOMAD	D00 1 0 tu - l	4EH	0	0	0	0	0	0	0	0
PG01CR	PG0, 1 Control		0 : 8-bit write 1 : 4-bit write	0 : Normal Rotation 1 : Reverse Rotation	0 : 4-bit Step 1 : 8-bit Step	PG1 trigger input enable 1 : Enable	0 : 8-bit write 1 : 4-bit write	0 : Normal Rotation 1 : Reverse Rotation	0 : 4-bit Step 1 : 8-bit Step	PG0 trigger input enable 1 : Enable

(5) Watch Dog Timer

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE	
						R/	W				
MD	Watel Dec		1	0	0	0	0	0	0	0	
MOD	Watch Dog Timer Mode	5CH	1 : WDT Enable	00 : 2 01 : 2 10 : 2 11 : 2	¹⁸ /fc ²⁰ /fc	Warming up Time 0 : 2 ¹⁴ /fc 1 : 2 ¹⁶ /fc	Standby 00 : RUN 01 : STC 10 : IDLI 11 : Don	l Mode IP Mode E Mode	1 : Connect internally WDT out pin to Reset Pin	1 : Drive the pin in STOP Mode	
	Watch Dog					-	-				
WDCR	Timer	5DH	W								
WDOIT	Control	3011									
	Register				B1H: WD	T Disable Code	4EH : WDT	Clear Code			

(6) Serial Channel (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
0000115	Serial	5011	RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	RB0 TB0
SCOBUF	Channel 0 Buffer	50H		1		R (Receiving)/W	(Transmission)			-
	Banor					Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	_	_
	Serial		R	R,	W	R (Cle	eared to 0 by rea	ading)	R	/W
SC0CR	Channel 0	51H		0	0	0	0	0	0	0
	Control		Receiving data bit 8	Parity 0 : Odd 1 : Even	1 : Parity Enable	Overrun	1 : Error Parity	Framing	Fix at "0"	Fix at "0"
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
			100	UISE	KAE	l WU R/		SIVIU	361	560
	Serial		0	0	0	0	0	0	0	0
SCO- MOD	Channel 0 Mode	52H	Transmission data bit 8	1 : CTS Enable	1 : Receive Enable	1 : Wake up Enable	00 : U 01 : U 10 : U	-	00 : T00 Tr	gger ate generator I clock ø 1
			_		BR0CK1	BR0CK0	BR053	BR052	BR051	BR050
			R/W				R/W			
	Baud Rate		0		0	0	0	0	0	0
BROCR	Control	53H	Fix at "0"		01 10	: \$\phi t0 (\text{fc}/4) \\ : \$\phi t2 (\text{fc}/16) \\ : \$\phi t8 (\text{fc}/64) \\ : \$\phi t32 (\text{fc}/256) \end{array}		0	ncy divisor ~ F phibited)	
			RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC1BUF	Serial Channel 1	54H	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
001001	Buffer	0 111				R (Receiving)/W				
						Unde				
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	100
			R		W	,	eared to 0 by rea	· · · · · · · · · · · · · · · · · ·		/W
	Serial			0	0	0	0	0	0	0
SC1CR	Channel 1 Control	55H	Receiving data bit 8	Parity 0 : Odd 1 : Even	1 : Parity Enable	Overrun	1 : Error Parity	Framing	0: SCLK0 () 1: SCLK0	1 : Input SCLK1 pin
			TB8	_	RXE	WU	SM1	SM0	SC1	SC0
						R/			1	
SC1-	Serial		0	0	0	0	0	0	0	0
MOD	Channel 1 Mode	56H	Transmission data bit 8	Fix at "0"	1 : Receive Enable	1 : Wake up Enable	00 : I/ 01 : U 10 : U	O Interface ART 7-bit ART 8-bit ART 9-bit	00 : T00 Tr	igger ate generator I clock ø 1

(6) Serial Channel (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			-		BR1CK1	BR1CK0	BR153	BR152	BR151	BR150		
			R/W		R/W							
	Baud Rate	F711	0		0	0	0	0	0	0		
BR1CR	Control	57H	Fix at "0"		00 : \$\phi t0\$ 01 : \$\phi t2\$ 10 : \$\phi t8\$ 11 : \$\phi t32\$	(fc/16) (fc/64)	Set frequency divisor 0 ~ F ("1" prohibited)					
		Special Open Drain 58H Enable							ODE1	ODE0		
	Special								R/	W		
ODE	Open Drain								0	0		
									1 : P74 Open-drain	1 : P60 Open-drain		

(7) A/D Converter Control

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			EOCF	ADBF	REPET	SCAN	ADCS	ADS	ADCH1	ADCH0			
	A/D Converter			R	R/W	R/W	R	/W	R/W				
ADMOD	Mode Reg.	5EH	0	0	0	0	0	0	0	0			
	mode nog.		1 : END	1 : BUSY	1 : Repeat mode set	1 : Scan mode	1 : Slow mode	1 : START	Analog Input (Channel Select			
	AD D II			•			_		•				
ADREG0	Reg. 0	AD Result 60H		R									
	riog. o		Undefined										
	AD D II	AD Result Reg. 1 61H	=										
ADREG1			R										
ADIILUT	g		Undefined										
	AD DII		-										
ADREG2	AD Result Reg. 2	62H	R										
	riog. L			Undefined									
	AD D		-										
ADREG3	AD Result Reg. 3	63H	R										
	1109. 0					Unde	efined						

(8) Interrupt Control (1/2)

		1					2	2	1	0
Symbol	Name	Address	7	6 INIT	5	4	3		T0	U
	INTerrupt	70H	I1C	INT I1M2	1 11M1	I1M0	IOC	IOM2	10M1	10M0
INTE01	Enable 0/1	(Prohibit	R/W	TTIVIZ	W	111010	R/W	101012	W	101110
		RMW)	0	0	0	: 0		0	0	0
		KIVIVV)		INT		:	-		T2	
	INTerrupt	71H	I3C	13M2	13M1	: I3M0	I2C	12M2	12M1	12M0
INTE23	Enable	(Prohibit	R/W	131012	W	131010	R/W	121012	W	
	2/3	RMW)	0	0	0	. 0	0	0	: 0	0
		(NIVIVV)	0 : 0 : 0 : 0 : :						T4	
	INTerrupt	72H	15C	15M2	I5M1	. I5M0	I4C	14M2	14M1	14M0
INTE45	Enable	(Prohibit	R/W	151012	W		R/W		w	
	4/5	RMW)	0	0	0	0	0	0	0	0
		- KIVIVV)		INT		-		IN	T6	
	iNTerrupt	73H	17C	17M2	17M1	17M0	16C		16M1	16M0
INTE67	Enable	(Prohibit	R/W		w		R/W		W	
	6/7	RMW)	0	0	0	0	0	0	0	0
		10000		INTT1 (tir				INTTO (timer 0)	
	INTerrupt	74H	IT1C	IT1M2	IT1M1	IT1M0	IT0C	ITOM2	IT0M1	IT0M0
INTET10	Enable	(Prohibit	R/W		w		R/W		W	
	Timer 1/0	RMW)	0	0	0	0	0	0	0	0
				INTT3 (ti				INTT2 (timer 2)	
	INTerrupt	75H	IT3C	IT3M2	IT3M1	IT3M0	IT2C	IT2M2	IT2M1	IT2M0
INTET32	Enable	(Prohibit	R/W		W		R/W		W	
	Timer 2/3	RMW)	0	0	0	0	0	0	0	0
				INTTR5 (1	REG5)			INTTR4	(TREG4)	
	INTerrupt Enable Treg 5/4	76H	IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
INTET54		(Prohibit	R/W		W		R/W		W	
		RMW)	0	0	0	0	0	0	0	0
	INTerrupt Enable		INTTX0					INT	RX0	
		77H	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0		(Prohibit	R/W		W		R/W	:	W	
	Serial 0	RMW)	0	0	0	0	0	0	0	
				INTT	X1			INT	RX1	
	INTerrupt	78H	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	1	nable (Prohibit	R/W		W		R/W		w	
	Serial 1	RMW)	0	0	0	0	0	0	0	0
				INTA	AD.					
	INTerrupt	79H	IADC	IADM2	IADM1	IADM0			:	
INTEAD	Enable	(Prohibit	R/W		W			:		,
	A/D	RMW)	0	0	0	0				<u> </u>
								l L		
	lxxM2	IxxM1	1xxM0	T	Eunct	ion (Write)		7		
				0 111111				⊣		
į	0	0	0		nterrupt re	equest. It level to "1".		1		
	0	1	0			t level to "2".		1		
	0	1	1			t level to "3".				
	1	0	0	Set interr	upt reques	t level to "4".				
	1	0	1			t level to "5".		1		
	1	1	0			t level to "6".				
	1	1	1	Prohibiti	nterrupt re	equest.				
	IxxC		Function (R	Read)		Function	n (Write)			
	0	Indica	ite no interru	ipt request.		Clear interrup	t request fla	g.		
	1	Indica	te interrupt	request.		Don'	t care			

(8) Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
							μ	DMA0 start vect	tor		
DMA0V	DMA 0	7CH				DMA0V8	DMA0V7	DMA0V6	DAM0V5	DMA0V4	
	request Vector	(Prohibit RMW)					W				
	100101	,				0	0	0	0	0	
							μ	DMA1 start vect	tor		
DMAAV	DMA 1	7DH				DMA01V8	DMA1V7	DMA1V6	DAM1V5	DMA1V4	
DMA1V	request Vector	(Prohibit RMW)						W			
	700.0.	,				0	0	0	0	0	
							μ	DMA2 start vect	tor		
DMAOV	DMA 2	7EH				DMA2V8	DMA2V7	DMA2V6	DAM2V5	DMA2V4	
DMA2V	request Vector	(Prohibit RMW)					-	W	1	1	
	VOOLOI					0	0	0	0	0	
	DMA 3 request Vector	7FH (Prohibit RMW)					μDMA3 start vector				
DMA3V						DMA3V8	DMA3V7	DMA3V6	DAM3V5	DMA3V4	
DIVIA3V						W					
						0	0	0	0	0	
		de	I4IE	I3IE	I2IE	I1IE	I1EM	IOIE	IOLE	NMIREE	
				'	'		Ŵ	•		•	
			0	0	0	0	0	0	0	0	
IIMC0	Interrupt Input Mode Control 0		1 : INT4 input enable	1 : INT3 input enable	1 : INT2 input enable	1 : INT1 input enable	0 : INTO rising edge 1 : INT1 falling edge	1 : INTO input enable	0 : INTO edge mode 1 : INTO level mode	1 : Operate even at NMI rise edge	
								17IE	I6LE	I5IE	
	Interrupt Input	7BH							W	•	
IIMC1	Mode							0	0	0	
IIIVIO I	Control 1	(Prohibit RMW)						1 : INT7 input enable	1 : INT6 input enable	1 : INT5 input enable	

(9) Chip Select/Wait Controller (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E	BOSYS	BOARE	BOBUS	B0W1	B0W0	B0C1	B0C0
						W	I			
	Block 0	68H	0	0	0	0	0	0	0	0
BOCS	CS/WAIT control register	(Prohibit RMW)	0 : <u>CS0</u> DIS 1 : <u>CS0</u> EN	1 : SYSTEM only	0:7F00 ~ 7FFF 1: Address area specification	0 : 16-bit Bus 1 : 8-bit Bus	00 : 2 01 : 1 10 : 1 11 : 0	WAIT WAIT + n	01 : 1	WAIT + n
			B1E	B1SYS	B1ARE	B1BUS	B1W1	B1W0		
		0011				W	I			•
	Block 1	69H	0	0	0	0	0	0		
B1CS	CS/WAIT control register	(Prohibit RMW)	0 : <u>CS1</u> DIS 1 : <u>CS1</u> EN	1	0:80 ~ 7FFF 1: Address area specification	1	,	<u> </u>	-	-
			B2E	B2SYS	B2ARE	B2BUS	B2W1	B2W0		
	Block 2 CS/WAIT control register					W	I			
		6AH (Prohibit RMW)	1	0	0	Undefined	0	0		
B2CS			0 : <u>CS0</u> DIS 1 : <u>CS0</u> EN	↑	0:8000 ~ 3FFFFF 1: Address area specification	1	,	<u> </u>	-	-
	Block 3	68H (Prohibit RMW)	B3E	B3SYS	B3ARE	B3BUS	B3W1	B3W0	B3CAS	SRFC
			Ŵ							
B3CS	CS/WAIT		0	0	0	0	0	0	0	0
D3U3	control register		0 : CS3/CAS DIS 1 : CS3/CAS EN	1	0 : Undefined 1 : Address area specification	↑	,	↑	0 : CS3/CAS DIS 1 : CS3/CAS EN	0 : Self refresh execution 1 : Release
			S23	S22	S21	S20	S19	S18	S17	S16
	Memory Start	40H				R/\	W			
MSAR0	Adrress	4011	1	1	1	1	1	1	1	1
	Reg. 0					A23 ~ Memory start a				
	Memory		V20	V19	V18	V17	V16	V15	V14 ~ 9	V8
	Start					R/\	W		1	
MAMR0	Adrress	41H	1	1	1	1	1	1	1	1
	Mask Reg. 0					ess A8 ~ A20 co ess A8 ~ A20 co			ion bit by bit).	
			S23	S22	S21	S20	S19	S18	S17	S16
	Memory			1	•	R/\	W	1	•	•
MSAR1	Start Adrress	42H	1	1	1	1	1	1	1	1
	Adrress Reg. 1	Adrress				A23 ~ Memory start a		,		

(9) Chip Select/Wait Controller (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
	Memory		V21	V20	V19	V18	V17	V16	V15 ~ 9	V8		
	Start		R/W									
MAMR1	Adrress	43H	1	1	1	1	1	1	1	1		
	Mask Reg. 1		0: Address A8 ~ A21 comparison is valid. 1: Address A8 ~ A21 comparison is invalid. (Specification bit by bit).									
			S23	S22	S21	S20	S19	S18	S17	S16		
	Memory Start			!	!	R,	W		-			
MSAR2	Adrress	44H	1	1	1	1	1	1	1	1		
	Reg. 2		A23 ~ A16 Memory start address setting									
	Memory Start Adrress Mask Reg. 2	45H	V22	V21	V20	V19	V18	V17	V16	V15		
			R/W									
MAMR2			1	1	1	1	1	1	1	1		
			0: Address A15 ~ A22 comparison is valid 1: Address A15 ~ A22 comparison is invalid. (Specification bit by bit).									
			S23	S22	S21	S20	S19	S18	S17	S16		
	Memory Start		R/W									
MSAR3	Adrress	46H	1	1	1	1	1	1	1	1		
	Reg. 3		A23 ~ A16 Memory start address setting									
	Memory		V22	V21	V20	V19	V18	V17	V16	V15		
	Start			1	!	, R,	W					
MAMR3	Mask	46H	1	1	1	1	1	1	1	1		
	Adrress Reg. 3				0: Add 1: Add	ress A15 ~ A22 (ress A15 ~ A22 (comparison is va comparison is in	llid valid. (Specific	ation bit by bit).			

(10) DRAM Control


Symbol	Name	Address	7	6	5	4	3	2	1	0		
			DMI	RS2	RS1	RS0	RW2	RW1	RW0	RC		
			R/W									
			0	0	0	0	0	0	0	0		
DREFCR	Refresh Control Reg.	48H	Dummy cycle 0 : Prohibit 1 : Execute	000 : 001 : 010 : 011 : 100 : 111 :	insertion interval 15 states 31 states 62 states 78 states 97 states 109 states 124 states 154 states	al	000 : 001 : 010 : 011 : 100 : 111 :	insertion intervals states 2 states 3 states 4 states 5 states 6 states 7 states 8 states 9 states	val	Refresh cycle 0 : Prohibit 1 : Execute		

6. Port Section Equivalent Circuit Diagram


- Reading The Circuit Diagram
 - Basically, the gate singles written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


- STOP: This signal becomes active "1" when the hold mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STP remains at "0".
- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.
- PO (ADO ~ AD7), P1 (AD8 ~ 15, A8 ~ 15), P2 (A16 ~ 23)




• RD, WR




• P30 ~ 33, P35




• P61 ~ P67, P70 ~ P73, P75 ~ P76




• P50 (AN0/INT0)




• P51 ~ P53 (AN1 ~ 3/INT1 ~ 3)




• P60 (TXD0), P74 (TXD1)




• P34 (\overline{NMI}/R/\overline{W})



• P40~ P43 (CS0 ~ CS3/CAS)




• CLK




• AM8/16




• RESET



• X1, X2



• VREF



7. Guidelines and Restrictions

- (1) Special Expression
 - ① Explanation of a built-in I/O register: Register

Symbol <Bit Symbol> ex) TRUN <TRUN> · · · Bit TORUN of Register TRUN

② Read, Modify and Write Instruction

An instruction which CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.

ex1) SET 3, (TRUN) ··· set bit3 of TRUN ex2) INC1, (100H) increment the data of 100H

 The representative Read, Modify and Write Instruction in the TLCS-900

SET imm, mem, RES imm, mem CHG imm, mem, TSET imm, mem INC imm, mem, DEC imm, mem RLD A, mem, ADD imm, reg

3 1 state

One cycle clock divided by 2 oscillation frequency is called 1 state

ex) Oscillation frequency is 20MHz

2/20MHz = 100ns = 1 state

- (2) Guidelines
 - ① AM8/16 pin

Fix these pins VCC or GND unless changing voltage.

② Warming-up Counter

The warming-up counter operates when the STOP mode. is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

3 Programmable Pull Up/Down Resistance

The programmable pull up/down resistors can be selected ON/OFF by program when they are used as the input ports. The case of they are used as the output ports, they cannot be selected ON/OFF by program.

Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state when the bus is released is written.

Watch Dog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, set watch dog timer to disable.

⑥ CPU (High Speed μDMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control register like transfer source address register (DMASn) in the CPU.