TOSHIBA

TLCS-90 Series

CMOS 8–Bit Microcontrollers

TMP90C041N/TMP90C041F

1. Outline and Characteristics

The TMP90C041A is a high-speed advanced 8-bit microcontroller applicable to a variety of equipment.

With its 8-bit CPU, A/D converter, multi-function timer/ event counter and general-purpose serial interface integrated into a single CMOS chip, the TMP90C041A allows the expansion of external memories for programs (up to 64K byte) and data (1M byte).

The TMP90C041AN is a 64-pin shrink DIP product. (SDIP64-P750)

The TMP90C041AF is a 64-pin flat package product. (QFP64-P1420A)

The characteristics of the TMP90C041A include:

 Powerful instructions: 163 basic instructions, including Multiplication, division, 16-bit arithmetic operations, bit manipulation instructions

- TMP90C041A
- (2) Minimum instruction executing time:250ns (at 16MHz oscillation frequency)
- (3) Memory expansionExternal program memory: 64K byteExternal data memory: 1 Mbyte
- (4) 8-bit A/D converter (6 channels)
- (5) General-purpose serial interface (1 Channel) Asynchronous mode, I/O interface mode
- (6) Multi-function 16-bit timer/event counter (1 channel)
- (7) 8-bit timers (4 channels)
- (8) Stepping motor control port (2 channels)
- (9) Input/Output ports (28 pins)
- (10) Interrupt function:10 internal interrupts and 4 external interrupts
- (11) Micro Direct Memory Access (µDMA) function (11 channels)
- (12) Watchdog timer
- (13) Standby function (4 HALT modes)

The information contained here is subject to change without notice.

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments (office equipment, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.




Figure 1. TMP90C041A Block Diagram

2. Pin Assignment and Functions


The assignment of input/output pins, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1 (1) shows pin assignment of the TMP90C041AN.

١		\bigcirc	64 🗖 Vcc	
A			63 🗖 P37	(WAIT)
(AN0)	Р50 🗖 З		62 🗖 WR	
(AN1)	P51 🗖 4			
(AN2).	Р52 🗖 5	1	60 🗖 P34	(CTS)
(AN3)	Р53 🗖 б		59 🗀 РЗЗ	(TxD)
(AN4)	Р54 🗖 7		58 🗀 P32	(TxD/RTS/SCLK)
(AN5)	Р55 🗖 8	1	57 🗖 P31	(RxD)
(TO1/M00)	Р60 🗖 9		56 🗖 P30	(RxD)
(M01)	P61 🗖 10)	55 🗖 EA	
(M02)	P62 🗖 11	!	54 🗖 P43	(A19)
(M03)	P63 🗖 12	!!!	53 🗀 P42	(A18)
(TO3/M10)	P70 🗖 13	: !	52 🗀 P41	(A17)
(M11)	P71 🗖 14	<u>ا</u> ا	51 🗖 P40	(A16)
(M12)	P72 🗖 15	; !	50 🗖 A15	
(M13)	P73 🗖 16		49 🗀 A14	
(INTO)	P80 🗖 17	· ·	48 🗖 A13	
(INT1/TI4)	P81 🗖 18	; 4	47 🗀 A12	
(INT2/TI5)	P82 [19	1 4	46 🗀 A11	
(TO3/TO4)	P83 🗖 20	1 4	45 🗀 A10	
	NMI 🗖 21	4	44 🗀 A9	
RE	SET C 22	4	43 🗀 A8	
	CLK 🗖 23	4	42 🗀 A7	
	D0 🗖 24		41 🗖 A6	
	D1 🗖 25	4	40 🗀 A5	
	D2 🗖 26	-	39 🗖 A4	
	D3 🗖 27	-	38 🗀 A3	
	D4 🗖 28		37 🗀 A2	
	D5 🗖 29	-	36 🗀 A 1	
	D6 🖂 30		35 🗖 A0	
	D7 🗖 31		34 🏳 X2	
(GND)	Vss 🗖 32	3	33 🏳 X 1	

Figure 2.1-(1). Pin Assignment (Shrink Dual Inline Package) Figure 2.1 (2) shows pin assignment of the TMP90CM40F.





2.2 Pin Names and Functions

in Table 2.2.

The names of input/output pins and their functions are summarized

Pin Name	No. of pins	I/O 3 states	Function
D0 ~ D7	8	3 states	Data bus: Also functions as 8-bit bidirectional data bus for external memory
A0 ~ A7	8	Output	Address bus: The lower 8 bits address bus for external memory
A8 ~ A15	8	Output	Address bus: The upper 8 bits address bus for external memory
P30	4	Input	Port 30: 1-bit input port
/RxD			Receiver Serial Data
P31	4	Innut	Port 31: 1-bit input port
/RxD		Input	Receiver Serial Data
P32			Port 32: 1-bit input port
/TxD	4	Output	Transmitter Serial Data
	/RTS		Request to send Serial Data
/SCLK			Serial clock output
P33	4	Output	Port 33: 1-bit output port
/TxD		Output	Transmitter Serial Data
P34	1	Input	Port 34: 1-bit input port
/CTS		Input	Clear to send Serial Data
RD	1	Output	Read: Generates strobe signal for reading external memory
WR	1	Output	Write: Generates strobe signal for writing into external memory
P37	1	Input	Port 37: 1-bit input port
/WAIT		Input	Wait: Input pin for connecting slow speed memory or peripheral LSI

Table 2.2 Pin Names and Functions (1/2)

Pin Name	No. of Pins	I/O 3 states	Function
P40 ~ P43			Port 4: 4-bit output port that allows selection of Port/Address Bus on bit basis
/A16 ~ A19	4	Output	Address bus: Also functions as address bus for external memory (4 bits of bank address)
P50 ~ P55	6	Input	Port 5: 6-bit input port
/AN0 ~ AN5	0	Input	Analog input: 6 analog input to A/D converter
VREF	1	-	Input of reference voltage to A/D converter
AGND	1	-	Ground pin for A/D converter
P60 ~ P63		I/O	Port 6: 4-bit I/O port that allows I/O selection on bit basis
/M00 ~ M03	4	Output	Stepping motor control port 0
/T01		Output	Timer output 1: Output of Timer 0 or 1
P70 ~ P73		I/0	Port 7: 4-bit I/O port that allows I/O selection on bit basis
/M10 ~ M13	4	Output	Stepping motor control port 1
/T03		Output	Timer output 3: Output of Timer 2 or 3
			Port 80: 1-bit input port
P80 /INTO		Input	Interrupt request pin 0: Interrupt request pin (Level/rising edge is programmable)
,			
			Port 81: 1-bit input port
P81 /INT1	1	Input	Interrupt request pin 1: Interrupt request pin (Rising/falling edge is programmable)
/TI4		input	
			Timer input 4: Counter/capture trigger signal for Timer 4
P82			Port 82: 1-bit input port
/INT2 /TI5	1	Input	Interrupt request pin 2: rising edge interrupt request pin
/110			Timer input 5: capture trigger signal for Timer 4
P83	1	Output	Port 83: 1-bit output port
/T03/T04			Timer output 3/4: Output of Timer 2, 3 or 4
NMI	1	Input	Non-maskable interrupt request pin: Falling edge interrupt request pin
CLK	1	Output	Clock output: Generates clock pulse at 1/4 frequency of clock oscillation. It is Pulled up internally during resetting.
ĒĀ	1	Input	External access: Connects with GND pin in the TMP90C041A with no internal ROM.
RESET	1	Input	Reset: Initializes the TMP90C041A. (Built-in pull-up resister)
X1/X2	2	Input/ Output	Pin for quartz crystal or ceramic resonator
V _{CC}	1	-	Power supply (+5V)
V _{SS} (GND)	1	-	Ground (0V)

Table 2.2 Pin Names and F	Functions	(2/2)
---------------------------	-----------	-------

3. Operation

The following explains the TMP90C041A functions and basic operations.

The CPU functions and internal I/O functions of the TMP90C041A are the same as the TMP90C840A.

Refer to the "TMP90C840A" section concerning functions which are not explained the following.

3.1 CPU

The TMP90C041A has an internal high-performance 8-bit CPU.

Refer to the book TLCS Series CPU Core Architecture concerning CPU operation.

3.2 Memory Map

The TMP90C041A supports a program memory of up to 64K bytes and a data memory of maximum 1M bytes.

The program memory may be assigned to the address space from 00000H to 0FFFFH, while the data memory can be allocated to any address from 00000H to FFFFFH.

(1) Internal I/O

The TMP90C041A provides a 48 byte address space as an internal I/O area, whose addresses range from FFC0H to FFEFH. This I/O area can be accessed by the CPU using a short opcode in the "direct addressing mode".

Figure 3.1 is a memory map indicating the areas accessible by the CPU in the respective addressing mode.




Figure 3.2. Memory Map

4. Electrical Characteristics

TMP90C041AN/TMP90C041AF

4.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit	
V _{CC}	Supply voltage	-0.5 ~ + 6.5	V	
V _{IN}	Input voltage	-0.5 ~ V _{CC} + 0.5	V	
D	Power dissipation (Ta = 70° C)	F 500	mW	
P _D	1000010100101111a = 7000)	N 600	11174	
T _{SOLDER}	Soldering temperature (10s)	260	٥C	
T _{STG}	Storage temperature	-65 ~ 150	٥C	
T _{OPR}	Operating temperature	-20 ~ 70	О°	

4.2 DC Characteristics

TA = -20 ~ 70°C V_{CC} = 5V \pm 10% Typical Values are for TA = 25°C and V_{CC} = 5V.

		<u> </u>					
Symbol	Parameter	Min	Max	Unit	Test Conditions		
V _{IL}	Input Low Voltage (D0 ~ D7)	-0.3	0.8	V	-		
V _{IL1}	P3, P5, P6, P7, P8	-0.3	0.3V _{CC}	V	-		
V _{IL2}	RESET, INTO, NMI	-0.3	0.25V _{CC}	V	-		
V _{IL4}	X1	-0.3	0.2V _{CC}	V	-		
V _{IH}	Input Low Voltage (D0 ~ D7)	2.2	V _{CC} + 0.3	V	-		
V _{IH1}	P3, P5, P6, P7, P8	0.7V _{CC}	V _{CC} + 0.3	V	-		
V _{IH2}	RESET, INTO, NMI	0.75V _{CC}	V _{CC} + 0.3	V	-		
V _{IH4}	X1	0.8V _{CC}	V _{CC} + 0.3	V	-		
V _{OL}	Output Low Voltage	-	0.45	V	$I_{OL} = 1.6 \text{mA}$		
V _{OH} V _{OH1} V _{OH2}	Output High Voltage	2.4 0.75V _{CC} 0.9V _{CC}	-	V V V	$ \begin{array}{l} I_{0H} = -400 \mu A \\ I_{0H} = -100 \mu A \\ I_{0H} = -20 \mu A \end{array} $		
I _{DAR}	Darlington Drive Current (8 I/O pins)	-1.0	-3.5	mA			
Ι _{LI}	Input Leakage Current	0.02 (Typ)	±5	μA	$0.0 \le \text{Vin} \le \text{V}_{\text{CC}}$		
ILO	Output Leakage Current	0.05 (Typ)	±10	μA	$0.2 \le \text{Vin} \le \text{V}_{\text{CC}} - 0.2$		
I _{CC}	Operating Current (RUN) Idle 1 Idle 2	19 (Typ) 1.6 (Typ) 9 (Typ)	30 6 15	mA mA mA	tosc = 16MHz		
	STOP (TA = -20 ~ 70°C) STOP (TA = 0 ~ 50°C)	0.2 (Typ)	50 10	μΑ μΑ	$0.2 \le \text{Vin} \le \text{V}_{\text{CC}} - 0.2$		
R _{RST}	RESET Pull Up Register	50	150	KΩ	-		
CIO	Pin Capacitance	-	10	pF	testfreq = 1MHz		
V _{TH}	Schmitt width RESET, NMI, INTO	0.4	1.0 (Typ)	V	-		

Note: $I_{\mbox{\scriptsize DAR}}$ is guaranteed for a total of up to 8 optional ports.

4.3 AC Characteristics

						CL = 50p		
0	Demonster	Var	iable	10MHz Clock		16MH	z Clock	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	– Unit
t _{OSC}	OSC. Period = x	80	1000	100	-	82.5	-	ns
t _{CYC}	CLK Period	4x	4x	400	-	250	-	ns
t _{WL}	CLK Low width	2x - 40	-	160	-	85	-	ns
t _{WH}	CLK High width	2x - 40	-	160	-	85	-	ns
t _{AC}	Address Setup to RD, WR	x - 45	-	55	-	17	-	ns
t _{RR}	RD Low width	2.5x - 40	-	210	-	115	-	ns
t _{CA}	Address Hold Time After RD, WR	0.5x - 30	-	20	-	5	-	ns
t _{AD}	Address to Valid Data In	-	3.5x - 95	-	255	-	124	ns
t _{RD}	RD to Valid Data In	-	2.5x - 80	-	170	-	77	ns
t _{HR}	Input Data Hold After RD	0	-	0	-	0	-	ns
t _{WW}	WR Low width	2.5x - 40	-	210	-	115	-	ns
t _{DW}	Data Setup to WR	2x - 50	-	150	-	75	-	ns
t _{WD}	Data Hold After WR	20	70	20	70	20	70	ns
t _{CWA}	RD, WR to Valid WAIT	-	1.5x - 80	-	70	-	14	ns
t _{AWA}	Address to Valid WAIT	-	2.5x - 130	-	120	-	27	ns
t _{WAS}	WAIT Setup to CLK	50	-	50	-	50	-	ns
t _{WAH}	WAIT Hold After CLK	0	-	0	-	0	-	ns
t _{RV}	RD/WR Recovery Time	1.5x - 35	-	115	-	58	-	ns
t _{CPW}	CLK to Port Data Output	-	x +200	-	300	-	263	ns
t _{PRC}	Port Data Setup to CLK	200	-	200	-	200	-	ns
t _{CPR}	Port Data Hold After CLK	100	-	100	-	100	-	ns
t _{CHCL}	RD/WR Hold After CLK	x - 60	-	40	-	10	-	ns
t _{CLC}	RD/WR Setup to CLK	1.5x - 25	-	125	-	68	-	ns
t _{CLHA}	Address Hold After CLK	1.5x - 80	-	70	-	13	-	ns
t _{ACL}	Address Setup to CLK	2.5x - 80	-	170	-	76	-	ns
t _{CLD}	Data Setup to CLK	x - 50	-	50	-	12	-	ns

TA = -20 ~ 70°C V_{CC} = 5V \pm 10% CL = 50pF

• AC output level High 2.2V/Low 0.8V

• AC input level High 2.4V/Low 0.45V (D0 – D7)

High $0.8V_{CC}$ /Low $0.2V_{CC}$ (excluding D0 – D7)

4.4 A/D Conversion Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V _{REF}	Analog reference voltage	V _{CC} - 1.5	V _{CC}	V _{CC}	V
A _{GND}	Analog reference voltage	V _{SS}	V _{SS}	V _{SS}	v
V _{AIN}	Allowable analog input voltage	V _{SS}	-	V _{CC}	
I _{REF}	Supply current for analog reference voltage	-	0.5	1.0	mA
Error $(1M \le fc \le 12.5MHz)$	Total error (TA = 25°C, V _{CC} = V _{REF} = 5.0V)	_	-	1.0	LSB
$(1 V \le C \le Z.5 V Z)$	Total error	-	-	2.5	
Error	Total error (TA = 25°C, $V_{CC} = V_{REF} = 5.0V$)	_	_	2.0	LSB
$(12.5M \le fc \le 16MHz)$	Total error	-	-	3.5	

4.5 Zero-Cross Characteristics

TA = -20 ~ 70°C V_{CC} = 5V \pm 10%

Symbol	Parameter	Condition		Max	Unit
V _{ZX}	Zero-cross detection input	AC coupling C = 0.1μ F	1	1.8	VAC p - p
A _{ZX}	Zero-cross accuracy	50/60Hz sine wave	-	135	mV
F _{ZX}	Zero-cross detection input frequency	_	0.04	1	KHz

4.6 Serial Channel Timing-I/O Interface Mode

TA = –20 ~ 70°C V_{CC} = 5V \pm 10% CL = 50pF

Symbol	Parameter	Variable		10MHz Clock		16MHz Clock		- Unit
	Falanielei	Min	Max	Min	Max	Min	Max	Unit
t _{SCY}	Serial Port Clock Cycle Time	8x	-	800	-	500	-	ns
t _{OSS}	Output Data Setup SCLK Rising Edge	6x - 150	-	450	-	225	-	ns
t _{OHS}	Output Data Hold After SCLK Rising Edge	2x - 120	-	80	-	45	-	ns
t _{HSR}	Input Data Hold After SCLK Rising Edge	0	-	0	-	0	-	ns
t _{SRD}	SCLK Rising Edge to Input DATA Valid	-	6x - 150	_	450	_	225	ns

4.7 16-bit Event Counter

TA = –20 ~ 70°C V_{CC} = 5V \pm 10%


Symbol	Parameter	Var	iable	10MH	z Clock	16MH	z Clock	Unit
		Min	Max	Min	Мах	Min	Мах	Unit
t _{VCK}	TI 4 clock cycle	8x + 100	-	900	-	600	-	ns
t _{VCKL}	TI4 Low clock pulse width	4x + 40	-	440	-	290	-	ns
t _{VCKH}	TI4 High clock pulse width	4x + 40	-	440	-	290	-	ns

4.8 Interrupt Operation


TA = -20 ~ 70°C V_{CC} = 5V \pm 10%

Symbol	Parameter	Var	Variable 10MHz Clock		z Clock	16MHz Clock		Unit
Symbol	i arameter	Min	Max	Min	Max	Min	Мах	UIII
t _{INTAL}	NMI, INTO Low level pulse width	4x	-	400	-	250	-	ns
t _{intah}	NMI, INTO High level pulse width	4x	-	400	-	250	-	ns
t _{INTBL}	INT1, INT2 Low level pulse width	8x + 100	_	900	_	600	_	ns
t _{INTBH}	INT1, INT2 High level pulse width	8x + 100	_	900	_	600	_	ns


(Reference) Definition of I_{DAR}



4.9 I/O Interface Mode Timing Chart



4.10 Timing Chart



5. Differences Between TMP90C841A and TMP90C041A

Specifications of TMP90C841A and TMP90C041A are the same except below.

TMP90C841A system, not using internal RAM and

internal I/O functions as shown below, can be substituted by TMP90C041A system. To substitute the TMP90C841A system using the internal RAM by the TMP90C041A system, it is necessary to attach the external RAM to the address corresponded to the internal address.

Name	TMP90C841A	TMP90C041A
RAM	256 bytes of internal RAM are provided. (OFEC0H ~ 0FFBFH)	External memory area.
A0 ~ A15	High-Impedance state during reset	Driving state during reset.
P0 (0FFC1H) P1 (0FFC1H) P2 (0FFC4H)	Provided (same chip as TMP90C840A)	R/W function is not provided.
P01CR (0FFC2H)	Provided	EXT, P1C, P0C is not provided.
P2CR (0FFC5H)	Provided	P2XC register is not provided

* Note: Connect \overline{EA} pin with GND pin.

6. Typical Characteristics

