SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995


- Latchable P-Input Ports With Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Approximately 35% Improvement in ac Performance Over Schottky TTL While Performing More Functions
- Cascadable to n Bits While Maintaining High Performance
- 10% Less Power Than STTL for an 8-Bit Comparison
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

description


These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8-bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. To compare words of longer lengths, the P > QOUT and P < QOUT outputs of a stage handling less significant bits can be connected to the P > QIN and P < QIN inputs of the next stage handling more significant bits. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in application information.

The latch is transparent when P latch-enable (PLE) input is high; the P-input port is latched

SN54AS885 ... JT PACKAGE SN74AS885 ... DW OR NT PACKAGE (TOP VIEW)



SN54AS885 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE, P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically -0.25 mA, which minimizes dc loading effects.


The SN54AS885 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74AS885 is characterized for operation from 0° C to 70° C.

FUNCTION TABLE

			OUTPUTS			
COMPARISON	L/Ā	DATA P0-P7, Q0-Q7	P > QIN	P < QIN	P > QOUT	P < QOUT
Logical	Н	P > Q	Х	Х	Н	L
Logical	Н	P < Q	Х	Χ	L	Н
Logical [†]	Н	P = Q	H or L	H or L	H or L	H or L
Arithmetic	L	P AG Q	Х	X	Н	L
Arithmetic	L	Q AG P	Х	X	L	Н
Arithmetic [†]	L	P = Q	H or L	H or L	H or L	H or L

 † In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN. AG = arithmetically greater than


logic symbol‡



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	 7 V
Input voltage, V _I	 7 V
Operating free-air temperature range, T _A : SN54AS885 .	 -55°C to 125°C
SN74AS885 .	 0°C to 70°C
Storage temperature range	 -65°C to 150°C

recommended operating conditions

		SN54AS885		SN74AS885			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-2			-2	mA
loL	Low-level output current			20			20	mA
t _{su} *	Setup time, data before PLE↓	2			2			ns
th*	Hold time, data after PLE↓	4.5			4			ns
TA	Operating free-air temperature	-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	TEST CONDITIONS			SN54AS885			SN74AS885		
		IESI CON				MAX	MIN	TYP [‡]	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
Vон		V _{CC} = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		VCC -2	2		V	
VOL		V _{CC} = 4.5 V,	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V	
Ц		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
1	L/A	V F V	V: 27V			40			40	^	
ΊΗ	Others	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
	L/A					-4			-4		
I _{IL}	P > QIN, P < QIN	$V_{CC} = 5.5 V$,	$V_{I} = 0.4 \ V$			-2			-2	mA	
	P, Q, PLE					-1			-1		
ΙΟ§		V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-20		-112	mA	
Icc		V _{CC} = 5.5 V,	See Note 1		130	210		130	210	mA	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. NOTE 1: ICC is measured with all inputs high except L/\overline{A} , which is low.

switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		C _L R _L	C = 4.5 = 50 pF = 500 Ω = MIN t	2,	V,		UNIT
			SI	SN54AS885			N74AS88		
			MIN	TYP	MAX	MIN	TYP	MAX	
^t PLH	L/Ā	P < QOUT,	2	8.5	14	1	8.5	13	ns
^t PHL	L/A	P > QOUT	2	7.5	14	1	7.5	13	115
^t PLH	P < QIN,	P < QOUT,	2	5	10	1	5	8	ns
t _{PHL}	P > QIN	P > QOUT	2	5.5	10	1	5.5	8	115
t _{PLH}	Any P or Q	P < QOUT,	2	13.5	21	1	13.5	17.5	nc
^t PHL	data input	P > QOUT	2	10	17	1	10	15	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

APPLICATION INFORMATION

The 'AS885 can be cascaded to compare words longer than eight bits. Figure 1 shows the comparison of two 32-bit words; however, the design is expandable to n bits. Figure 1 shows the optimum cascading arrangement for comparing words of 32 bits or greater. Typical delay times shown are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ and use the standard advanced Schottky load of $R_L = 500 \ \Omega$, $C_L = 50 \ pF$.

Figure 2 shows the fastest cascading arrangement for comparing 16-bit or 24-bit words. Typical delay times shown are at V_{CC} = 5 V, T_A = 25°C and use the standard advanced Schottky load of R_L = 500 Ω , C_L = 50 pF.



APPLICATION INFORMATION




Figure 1. 32-Bit to 72 (n)-Bit Magnitude Comparator



APPLICATION INFORMATION





Figure 2. Fastest Cascading Arrangement for Comparing 16-Bit or 24-Bit Words

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms







ti.com 28-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-89757013A	ACTIVE	LCCC	FK	28	1	None	Call TI	Level-NC-NC-NC
5962-8975701KA	ACTIVE	CFP	W	24	1	None	Call TI	Level-NC-NC-NC
5962-8975701LA	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SN54AS885JT	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SN74AS885DW	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74AS885DWR	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74AS885NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74AS885NT3	OBSOLETE	PDIP	NT	24		None	Call TI	Call TI
SNJ54AS885FK	ACTIVE	LCCC	FK	28	1	None	Call TI	Level-NC-NC-NC
SNJ54AS885JT	ACTIVE	CDIP	JT	24	1	None	Call TI	Level-NC-NC-NC
SNJ54AS885W	ACTIVE	CFP	W	24	1	None	Call TI	Level-NC-NC-NC

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.