

The Nx586 Processor Features

NexGen has independently developed a high performance x86 processor design utilizing state-of-the-art technologies. The Nx586 processor is the first implementation of NexGen's innovative and patented RISC86 microarchitecture and also includes the five key elements found in 5th generation processors: Superscalar execution, on-chip Harvard architecture L1 code and data caches, branch prediction, 64-bit wide buses, and advanced floating point capabilities. The NexGen Nx586 processor is an advanced 5th generation 32-bit Superscalar x86 compatible processor that provides market leading performance. The Nx586 represents the core building block of a new class of personal computers.

The following are some of the key features of the Nx586 Processor:

- **Full x86 Binary Compatibility**—Supports 8, 16 and 32-bit data types and operates in real, virtual 8086 and protected modes.
- **Patented RISC86™ Superscalar Microarchitecture**—Multiple operations are executed simultaneously during each cycle.
- **Multi-Level Storage Hierarchy**—Branch prediction, readable write queue, on-chip L1 code and data caches and unified L2 cache.
- **Separate (Harvard Architecture) on-chip L1 Code and Data Caches**—supports on-chip 4-way, 16kByte Code and 16kByte Data caches using MESI Cache Consistency Protocol.
- **On-Chip L2 Cache Controller**— supporting 4-way, unified, MESI modified write-back cache coherency protocol on 256kB or 1MB of external cache using standard asynchronous SRAMs.
- **Patented Branch Prediction Logic**—Reduces both control dependencies and branch cycle counts.
- **Dual-Port Caches**—64-bit reads and writes are serviced in parallel in a single clock cycle.
- **Caches Decoupled From Processor Bus**—Both the L1 and L2 caches are accessed on separate dedicated buses.
- **Two-Phase, Non-Overlapped Clocking**—Integrated phase-locked loop bus-clock doubler. Processor operates at twice the system bus frequency.
- **Three 64-Bit Synchronous Buses**—NexBus (the processor bus), L2 SRAM bus, and internal Floating-Point Unit bus and is fully integrated into the processor microarchitecture.
- **NexBus and NexBus⁵ Support**— The Nx586 supports both NexBus interface protocols.

Nx586 Processor with Floating-Point Execution Unit Features

The NexGen Nx586 Processor is available with an integrated floating-point execution unit. The floating-point execution unit is an expansion of the Nx586 superscalar pipelined microarchitecture. It adds specific x86 architecture floating point operations including arithmetic, exponential, logarithmic, and trigonometric functions. This execution unit is part of the RISC86 pipeline to ensure maximum floating-point calculation speed. This version of the Nx586 is plug compatible with the Nx586. The following are some of the key features:

- **Nx586 Feature Set**—Includes all the features of the Nx586.
- **MCM Technology**—The Processor and Floating-Point Unit are housed in a Multi-Chip-Module.
- **Fully Integrated Floating-Point unit into RISC86 Microarchitecture**—Operates in parallel with the Nx586 Address, and Integer Units. Increased performance due to Speculative floating-point requests.
- **Binary Compatible**—Runs all x86-architecture floating-point binary code.
- **Optional**— No hardware reconfiguration necessary if not present. Pin compatible with Nx586.
- **Dedicated Internal 64-Bit Processor Bus**—Fast, synchronous, non-multiplexed interface to Nx586 Processor Core.
- **High Bus Bandwidth**— Simple arbitration on the Floating-Point bus to maximize bandwidth. Arbitration and data transfers occur in parallel, one clock apart.

The Nx586 processor fully implements the industry standard x86 instruction set to be able to run the vast amount applications and operating systems available. This implementation is accomplished through the use of NexGen's patented RISC86 microarchitecture. The innovative RISC86 approach dynamically translates x86 instructions into RISC86 instructions. As shown in the figure below, the Nx586 takes advantage of RISC performance principles. Due to the RISC86 environment, each execution unit is more specialized, smaller and compact. The RISC86 microarchitecture contains many state-of-the-art computer science techniques to achieve very high performance, including Register Renaming, Data Forwarding, Speculative execution, and Out-of-Order execution.




Figure 1 Nx586 Functional Block Diagram

The Level-2 cache controller is on chip for increased performance and reduced access overhead. The L2 cache controller does not have to arbitrate for the dedicated L2 Cache bus. L2 cache accesses can begin on any clock cycle. The greatest advantage comes when the CPU operating frequency is high. Accesses to the L2 cache remain at full speed and not at the slower system bus rate. Therefore, the Nx586 scales in performance linearly with respect to the operating frequency.

Nx586 Signals

Figure 2 shows the signal organization for the Nx586 processor. The processor core supports signals for NexBus (the processor bus) or NexBus⁵ (the system bus), L2 cache, and the optional Floating-Point Unit. Many types of devices can be interfaced to the NexBus⁵, including a backplane, multiple Nx586 processors, shared memory subsystems, high-speed I/O, and industry-standard buses. All signals are synchronous to the NexBus⁵ clock (NxCLK) and transition at the rising edge of the clock with the exception of four asynchronous signals: INTR*, NMI*, GATEA20, and SLOTID<3:0>. All bi-directional NexBus⁵ signals are floated unless they are needed during specific time periods, as specified in the *Bus Operation* chapter. The normal state for all reserved bits is high.

NexBus is the original processor protocol that defines how a localized processor, coprocessor and L2 cache are connected to the NexBus⁵ system interface protocol in a multi-processor type of environment. Processors using the NexBus standard must provide bus transceivers to convert the NexBus interface to NexBus⁵.

One type of NexBus signals deserve special mention:

- **Buffered Address and Data Bus**—Address, status and data phases are multiplexed on the AD<63:0> bus. This bus is interfaced to NexBus⁵ through transceivers, for which control signals are provided by the processor.

Two types of NexBus⁵ signals deserve special mention:

- **Group Signals**—There are several *group signals* on the NexBus⁵, typically denoted by signal names beginning with the letter "G." Active-low signals such as ALE* are driven by each NexBus⁵ device, and the NexBus⁵ arbiter derives an active-high group signal (such as GALE) and distributes it back to each device.
- **Central Bus Arbitration**—Access to the NexBus⁵ is arbitrated by an external NexBus⁵ Arbiter. NexBus⁵ masters request and are granted access by this Arbiter. For the Nx586 processor, central bus arbitration has the advantage of back-to-back processor access most of the time while supporting fast switching between masters. Typical systems logic will provide the combined functions of NexBus⁵ Arbiter, and Alternate-Bus Interface (the system-logic interface to other system buses). The memory controller function may be included or designed as a separate device connected to NexBus⁵.




Figure 2 Nx586 Signal Organization

Nx586 Pinouts by Signal Names

PGA Pin#	JEDEC Pin#	Pin Type	Signal Name	PGA Pin#	JEDEC Pin#	Pin Type	Signal Name	PGA Pin#	JEDEC Pin#	Pin Type	Signal Name
449	J37	O	ALE*	195	AT14	I/O	CDATA<42>	12	AE1	-	NC
18	AU1	I	ANALYZEIN	185	AN13	I/O	CDATA<43>	17	AR1	-	NC
168	AL11	O	ANALYZEOUT	155	AU9	I/O	CDATA<44>	19	B2	-	NC
340	N31	O	AREQ*	163	AT10	I/O	CDATA<45>	20	D2	-	NC
34	AM2	O	CADDR<10>	171	AU11	I/O	CDATA<46>	21	F2	-	NC
90	AN5	O	CADDR<11>	179	AT12	I/O	CDATA<47>	22	H2	-	NC
107	AK6	O	CADDR<12>	217	AN17	I/O	CDATA<48>	23	K2	-	NC
88	AJ5	O	CADDR<13>	227	AT18	I/O	CDATA<49>	25	P2	-	NC
106	AH6	O	CADDR<14>	80	N5	I/O	CDATA<5>	37	A3	-	NC
142	AF8	O	CADDR<15>	225	AM18	I/O	CDATA<50>	56	B4	-	NC
169	AN11	O	CADDR<16>	224	AK18	I/O	CDATA<51>	74	A5	-	NC
35	AP2	O	CADDR<17>	201	AN15	I/O	CDATA<52>	77	G5	-	NC
141	AD8	O	CADDR<3>	211	AT16	I/O	CDATA<53>	78	J5	-	NC
123	AE7	O	CADDR<4>	209	AM16	I/O	CDATA<54>	79	L5	-	NC
124	AF7	O	CADDR<5>	219	AU17	I/O	CDATA<55>	84	AA5	-	NC
32	AH2	O	CADDR<6>	240	AK20	I/O	CDATA<56>	93	B6	-	NC
14	AJ1	O	CADDR<7>	251	AU21	I/O	CDATA<57>	95	F6	-	NC
33	AK2	O	CADDR<8>	249	AN21	I/O	CDATA<58>	96	H6	-	NC
15	AL1	O	CADDR<9>	248	AL21	I/O	CDATA<59>	97	K6	-	NC
89	AL5	O	CBANK<0>	6	N1	I/O	CDATA<6>	98	M6	-	NC
16	AN1	O	CBANK<1>	232	AL19	I/O	CDATA<60>	101	V6	-	NC
100	T6	I/O	CDATA<0>	241	AM20	I/O	CDATA<61>	111	A7	-	NC
7	R1	I/O	CDATA<1>	243	AT20	I/O	CDATA<62>	114	G7	-	NC
27	V2	I/O	CDATA<10>	233	AN19	I/O	CDATA<63>	115	J7	-	NC
119	U7	I/O	CDATA<11>	99	P6	I/O	CDATA<7>	116	L7	-	NC
118	R7	I/O	CDATA<12>	9	W1	I/O	CDATA<8>	132	F8	-	NC
26	T2	I/O	CDATA<13>	83	W5	I/O	CDATA<9>	133	H8	-	NC
82	U5	I/O	CDATA<14>	361	V32	I	CKMODE	134	K8	-	NC
8	U1	I/O	CDATA<15>	192	AK14	O	COEA*	135	M8	-	NC
11	AC1	I/O	CDATA<16>	138	V8	O	COEB*	143	AH8	-	NC
103	AB6	I/O	CDATA<17>	117	N7	O	CWE<0>*	148	A9	-	NC
29	KA2	I/O	CDATA<18>	137	T8	O	CWE<1>*	151	G9	-	NC
121	AA7	I/O	CDATA<19>	120	W7	O	CWE<2>*	156	B10	-	NC
81	R5	I/O	CDATA<2>	140	AB8	O	CWE<3>*	158	F10	-	NC
139	Y8	I/O	CDATA<20>	55	AU3	O	CWE<4>*	159	H10	-	NC
28	Y2	I/O	CDATA<21>	177	AM12	O	CWE<5>*	164	A11	-	NC
102	Y6	I/O	CDATA<22>	200	AL15	O	CWE<6>*	166	E11	-	NC
10	AA1	I/O	CDATA<23>	216	AL17	O	CWE<7>*	167	G11	-	NC
13	AG1	I/O	CDATA<24>	359	P32	O	DCL*	172	B12	-	NC
105	AF6	I/O	CDATA<25>	330	AK30	I	GALE	174	F12	-	NC
31	AF2	I/O	CDATA<26>	339	L31	I	GATEA20	175	H12	-	NC
86	AE5	I/O	CDATA<27>	378	R33	I	GBLKNBL	180	A13	-	NC
122	AC7	I/O	CDATA<28>	429	F36	I	GDCL	182	E13	-	NC
85	AC5	I/O	CDATA<29>	368	AM32	I	GNT*	183	G13	-	NC
136	P8	I/O	CDATA<3>	113	E7	I	GREF	187	AU13	-	NC
30	AD2	I/O	CDATA<30>	430	H36	I	GSHARE	188	B14	-	NC
104	AD6	I/O	CDATA<31>	322	P30	I	GTAL	190	F14	-	NC
147	AT8	I/O	CDATA<32>	349	AL31	I	GXACK	191	H14	-	NC
129	AU7	I/O	CDATA<33>	377	N33	I	GXHLd	196	A15	-	NC
110	AT6	I/O	CDATA<34>	36	AT2	I	HROM	198	E15	-	NC
92	AU5	I/O	CDATA<35>	375	J33	I	INTR*	199	G15	-	NC
87	AG5	I/O	CDATA<36>	323	T30	I	IREF	204	B16	-	NC
125	AJ7	I/O	CDATA<37>	341	R31	O	LOCK*	206	F16	-	NC
176	AK12	I/O	CDATA<38>	1	C1	-	NC	207	H16	-	NC
184	AL13	I/O	CDATA<39>	2	E1	-	NC	208	AK16	-	NC
24	M2	I/O	CDATA<4>	3	G1	-	NC	212	A17	-	NC
203	AU15	I/O	CDATA<40>	4	J1	-	NC	215	G17	-	NC
193	AM14	I/O	CDATA<41>	5	L1	-	NC	220	B18	-	NC

Figure 3 Nx586 Pin List, By Signal Name

PGA Pin#	JEDEC Pin#	Pin Type	Signal Name	PGA Pin#	JEDEC Pin#	Pin Type	Signal Name	PGA Pin#	JEDEC Pin#	Pin Type	Signal Name
222	F18	-	NC	257	AU23	I/O	NxAD<1>	439	AF36	I/O	NxAD<59>
223	H18	-	NC	307	AT28	I/O	NxAD<2>	364	AD32	I/O	NxAD<60>
228	A19	-	NC	297	AN27	I/O	NxAD<3>	456	AC37	I/O	NxAD<61>
230	E19	-	NC	443	AP36	I/O	NxAD<4>	363	AB32	I/O	NxAD<62>
231	G19	-	NC	444	AT36	I/O	NxAD<5>	381	AA33	I/O	NxAD<63>
235	AU19	-	NC	463	AU37	I/O	NxAD<6>	73	AT4	O	NxADINUSE
236	B20	-	NC	312	AL29	I/O	NxAD<7>	452	R37	I	NxCLK
238	F20	-	NC	313	AN29	I/O	NxAD<8>	447	E37	I	OWNABL
239	H20	-	NC	315	AU29	I/O	NxAD<9>	76	E5	I	P4REF
244	A21	-	NC	281	AN25	I/O	NxAD<10>	453	U37	I	PHE1
246	E21	-	NC	283	AU25	I/O	NxAD<11>	379	U33	I	PHE2
247	G21	-	NC	459	AJ37	I/O	NxAD<12>	153	AN9	I	POPHOLD
252	B22	-	NC	460	AL37	I/O	NxAD<13>	272	AK24	I	PTST
254	F22	-	NC	441	AK36	I/O	NxAD<14>	319	H30	I	PULLDOWN
255	H22	-	NC	348	AJ31	I/O	NxAD<15>	355	F32	I	PULLDOWN
256	AK22	-	NC	337	AN33	I/O	NxAD<16>	160	AK10	I	PULLHIGH
260	A23	-	NC	370	AT32	I/O	NxAD<17>	145	AM8	I	PULLHIGH
262	E23	-	NC	331	AM30	I/O	NxAD<18>	357	K32	I/O	PULLHIGH
263	G23	-	NC	333	AT30	I/O	NxAD<19>	376	L33	I/O	PULLHIGH
268	B24	-	NC	325	Y30	I/O	NxAD<20>	432	M36	I/O	PULLHIGH
270	F24	-	NC	345	AC31	I/O	NxAD<21>	433	P36	I/O	PULLHIGH
271	H24	-	NC	327	AD30	I/O	NxAD<22>	450	L37	I/O	PULLHIGH
276	A25	-	NC	383	AE33	I/O	NxAD<23>	451	N37	I/O	PULLHIGH
278	E25	-	NC	347	AG31	I/O	NxAD<24>	264	AL23	I/O	PULLLOW
279	G25	-	NC	384	AG33	I/O	NxAD<25>	214	E17	I	RESET*
284	B26	-	NC	458	AG37	I/O	NxAD<26>	362	Y32	I	RESETCPU*
286	F26	-	NC	346	AE31	I/O	NxAD<27>	150	E9	I/O	SCLKE
287	H26	-	NC	438	AD36	I/O	NxAD<28>	144	AK8	I	SERIALIN
288	AK26	-	NC	382	AC33	I/O	NxAD<29>	280	AL25	O	SERIALOUT
292	A27	-	NC	437	AB36	I/O	NxAD<30>	448	G37	O	SHARE*
294	E27	-	NC	455	AA37	I/O	NxAD<31>	130	B8	I	SLOTID<0>
295	G27	-	NC	259	AT22	I/O	NxAD<32>	161	AM10	I	SLOTID<1>
300	B28	-	NC	257	AM22	I/O	NxAD<33>	152	AL9	I	SLOTID<2>
302	F28	-	NC	265	AN23	I/O	NxAD<34>	127	AN7	I	SLOTID<3>
303	H28	-	NC	275	AT24	I/O	NxAD<35>	431	K36	I/O	SRAMMODE
308	A29	-	NC	273	AM24	I/O	NxAD<36>	374	G33	I	TESTPWR*
310	E29	-	NC	462	AR37	I/O	NxAD<37>	108	AM6	I	TPH1
311	G29	-	NC	304	AK28	I/O	NxAD<38>	126	AL7	I	TPH2
316	B30	-	NC	426	AU35	I/O	NxAD<39>	57	E4	I	VCC4
318	F30	-	NC	299	AU27	I/O	NxAD<40>	58	F4	I	VCC4
334	A31	-	NC	239	AM26	I/O	NxAD<41>	59	H4	I	VCC4
336	E31	-	NC	291	AT26	I/O	NxAD<42>	60	K4	I	VCC4
337	G31	-	NC	305	AM28	I/O	NxAD<43>	61	M4	I	VCC4
338	J31	-	NC	440	AH36	I/O	NxAD<44>	62	P4	I	VCC4
353	B32	-	NC	366	AH32	I/O	NxAD<45>	63	T4	I	VCC4
356	H32	-	NC	367	AK32	I/O	NxAD<46>	64	V4	I	VCC4
371	A33	-	NC	335	AJ33	I/O	NxAD<47>	65	Y4	I	VCC4
373	E33	-	NC	407	AT34	I/O	NxAD<48>	66	AB4	I	VCC4
380	W33	-	NC	359	AU33	I/O	NxAD<49>	67	AD4	I	VCC4
390	B34	-	NC	350	AN31	I/O	NxAD<50>	68	AF4	I	VCC4
408	A35	-	NC	352	AU31	I/O	NxAD<51>	69	AH4	I	VCC4
427	B36	-	NC	343	W31	I/O	NxAD<52>	70	AK4	I	VCC4
428	D36	-	NC	344	AA31	I/O	NxAD<53>	71	AM4	I	VCC4
445	A37	-	NC	326	AE30	I/O	NxAD<54>	72	AF4	I	VCC4
436	Y36	-	MI*	457	AE37	I/O	NxAD<55>	73	AG4	I	VCC4
446	D37	-	PIRO*	329	AH30	I/O	NxAD<56>	74	AP6	I	VCC4
321	M30	-	REQ*	328	AF30	I/O	NxAD<57>	131	DB	I	VCC4
296	AL27	O	NxAD<0>	365	AF32	I/O	NxAD<58>	143	AP8	I	VCC4

Figure 3 Nx586 Pin List. By Signal Name (continued)

PGA Pin#	JEDEC Pin#	Pin Type	Signal Name	PGA Pin#	JEDEC Pin#	Pin Type	Signal Name	PGA Pin#	JEDEC Pin#	Pin Type	Signal Name
157	D10	I	VCC4	324	V30	I	VDDA	261	C23	I	VSS
162	AP10	I	VCC4	38	C3	I	VSS	266	AR23	I	VSS
173	D12	I	VCC4	39	E3	I	VSS	277	C25	I	VSS
178	AP12	I	VCC4	40	G3	I	VSS	282	AR25	I	VSS
189	D14	I	VCC4	41	J3	I	VSS	293	C27	I	VSS
194	AP14	I	VCC4	42	L3	I	VSS	298	AR27	I	VSS
205	D16	I	VCC4	43	N3	I	VSS	309	C29	I	VSS
210	AP16	I	VCC4	44	R3	I	VSS	314	AR29	I	VSS
221	D18	I	VCC4	45	U3	I	VSS	335	C31	I	VSS
226	AP18	I	VCC4	46	W3	I	VSS	351	AR31	I	VSS
237	D20	I	VCC4	47	AA3	I	VSS	372	C33	I	VSS
242	AP20	I	VCC4	48	AC3	I	VSS	388	AR33	I	VSS
253	D22	I	VCC4	49	AE3	I	VSS	409	C35	I	VSS
258	AP22	I	VCC4	50	AG3	I	VSS	410	E35	I	VSS
269	D24	I	VCC4	51	AJ3	I	VSS	411	G35	I	VSS
274	AP24	I	VCC4	52	AL3	I	VSS	412	J35	I	VSS
285	D26	I	VCC4	53	AN3	I	VSS	413	L35	I	VSS
290	AP26	I	VCC4	54	AR3	I	VSS	414	N35	I	VSS
301	D28	I	VCC4	75	C5	I	VSS	415	R35	I	VSS
306	AP28	I	VCC4	91	AR5	I	VSS	416	U35	I	VSS
317	D30	I	VCC4	112	C7	I	VSS	417	W35	I	VSS
332	AP30	I	VCC4	128	AR7	I	VSS	418	AA35	I	VSS
354	D32	I	VCC4	149	C9	I	VSS	419	AC35	I	VSS
369	AP32	I	VCC4	154	AR9	I	VSS	420	AE35	I	VSS
391	D34	I	VCC4	165	C11	I	VSS	421	AG35	I	VSS
392	F34	I	VCC4	170	AR11	I	VSS	422	AJ35	I	VSS
393	H34	I	VCC4	181	C13	I	VSS	423	AL35	I	VSS
394	K34	I	VCC4	186	AR13	I	VSS	424	AN35	I	VSS
395	M34	I	VCC4	197	C15	I	VSS	425	AR35	I	VSS
396	P34	I	VCC4	202	AR15	I	VSS	358	M32	O	XACK*
397	T34	I	VCC4	213	C17	I	VSS	386	AL33	O	XBCKE*
398	V34	I	VCC4	218	AR17	I	VSS	461	AN37	O	XBOE*
399	Y34	I	VCC4	229	C19	I	VSS	320	K30	I/O	XCVERE*
400	AB34	I	VCC4	234	AR19	I	VSS	454	W37	O	XHLD*
401	AD34	I	VCC4	245	C21	I	VSS	442	AM36	O	XNOE*
402	AF34	I	VCC4	250	AR21	I	VSS	360	T32	O	XPH1
403	AH34	I	VCC4	54	AR3	I	VSS	342	U31	O	XPH2
404	AK34	I	VCC4	75	C5	I	VSS	434	T36	O	XREF
405	AM34	I	VCC4	91	AR5	I	VSS	435	V36	I	XSEL
406	AP34	I	VCC4	112	C7	I	VSS				

Figure 3 Nx586 Pin List, By Signal Name (continued)

Nx586 Pinouts by PGA Pin Numbers

PGA Pin	Pin Type	Signal Name	PGA Pin	Pin Type	Signal Name	PGA Pin	Pin Type	Signal Name	PGA Pin	Pin Type	Signal Name
1	-	NC	57	I	VCC4	113	I	GREF	169	O	CADDR<16>
2	-	NC	58	I	VCC4	114	I	PULLHIGH	170	I	VSS
3	-	NC	59	I	VCC4	115	-	NC	171	I/O	CDATA<46>
4	-	NC	60	I	VCC4	116	-	NC	172	-	NC
5	I/O	NPTAG<0>	61	I	VCC4	117	O	CWE<0>*	173	I	VCC4
6	I/O	CDATA<6>	62	I	VCC4	118	I/O	CDATA<12>	174	-	NC
7	I/O	CDATA<1>	63	I	VCC4	119	I/O	CDATA<11>	175	-	NC
8	I/O	CDATA<15>	64	I	VCC4	120	O	CWE<2>*	176	I/O	CDATA<38>
9	I/O	CDATA<8>	65	I	VCC4	121	I/O	CDATA<19>	177	O	CWE<5>*
10	I/O	CADDR<23>	66	I	VCC4	122	I/O	CDATA<28>	178	I	VCC4
11	I/O	CDATA<16>	67	I	VCC4	123	O	CADDR<4>	179	I/O	CDATA<47>
12	-	NC	68	I	VCC4	124	O	CADDR<5>	180	-	NC
13	I/O	CDATA<24>	69	I	VCC4	125	I/O	CDATA<37>	181	I	VSS
14	O	CADDR<7>	70	I	VCC4	126	I	TPH2	182	-	NC
15	O	CADDR<9>	71	I	VCC4	127	I	SLOTID<3>	183	-	NC
16	O	CBANK<1>	72	I	VCC4	128	I	VSS	184	I/O	CDATA<39>
17	-	NC	73	O	NxADINUSE	129	I/O	CDATA<33>	185	I/O	CDATA<43>
18	I	ANALYZEIN	74	-	NC	130	I	SLOTID<0>	186	I	VSS
19	-	NC	75	I	VSS	131	I	VCC4	187	-	NC
20	-	NC	76	I	P4REF	132	-	NC	188	-	NC
21	-	NC	77	-	NC	133	I	PULLHIGH	189	I	VCC4
22	-	NC	78	-	NC	134	-	NC	190	-	NC
23	-	NC	79	-	NC	135	-	NC	191	-	NC
24	I/O	CDATA<4>	80	I/O	CDATA<5>	136	I/O	CDATA<3>	192	O	COEA*
25	-	NC	81	I/O	CDATA<2>	137	O	CWE<1>*	193	I/O	CDATA<41>
26	I/O	CDATA<13>	82	I/O	CDATA<14>	138	O	COEB*	194	I	VCC4
27	I/O	CDATA<10>	83	I/O	CDATA<9>	139	I/O	CDATA<20>	195	I/O	CDATA<42>
28	I/O	CDATA<21>	84	-	NC	140	O	CWE<3>*	196	-	NC
29	I/O	CDATA<18>	85	I/O	CDATA<29>	141	O	CADDR<3>	197	I	VSS
30	I/O	CDATA<30>	86	I/O	CDATA<27>	142	O	CADDR<15>	198	-	NC
31	I/O	CDATA<26>	87	I/O	CDATA<36>	143	-	NC	199	-	NC
32	O	CADDR<6>	88	O	CADDR<13>	144	I	SERIALIN	200	O	CWE<6>*
33	O	CADDR<8>	89	O	CBANK<0>	145	I	PULLHIGH	201	I/O	CDATA<52>
34	O	CADDR<10>	90	O	CADDR<11>	146	I	VCC4	202	I	VSS
35	O	CADDR<17>	91	I	VSS	147	I/O	CDATA<32>	203	I/O	CDATA<40>
36	I	FROM	92	I/O	CDATA<35>	148	-	NC	204	-	NC
37	-	NC	93	-	NC	149	I	VSS	205	-	VCC4
38	I	VSS	94	I	VCC4	150	I/O	SCLKE	206	-	NC
39	I	VSS	95	-	NC	151	-	NC	207	-	NC
40	I	VSS	96	-	NC	152	I	SLOTID<2>	208	-	NC
41	I	VSS	97	-	NC	153	I	POPHOLD	209	I/O	CDATA<54>
42	I	VSS	98	-	NC	154	I	VSS	210	I	VCC4
43	I	VSS	99	I/O	CDATA<7>	155	I/O	CDATA<44>	211	I/O	CDATA<53>
44	I	VSS	100	I/O	CDATA<0>	156	-	NC	212	-	NC
45	I	VSS	101	-	NC	157	I	VCC4	213	I	VSS
46	I	VSS	102	I/O	CDATA<22>	158	-	NC	214	I	RESET*
47	I	VSS	103	I/O	CDATA<17>	159	-	NC	215	I	NC
48	I	VSS	104	I/O	CDATA<31>	160	I	PULLHIGH	216	O	CWE<7>*
49	I	VSS	105	I/O	CDATA<25>	161	I	SLOTID<1>	217	I/O	CDATA<48>
50	I	VSS	106	O	CADDR<14>	162	I	VCC4	218	-	VSS
51	I	VSS	107	O	CADDR<12>	163	I/O	CDATA<45>	219	I/O	CDATA<55>
52	I	VSS	108	I	TPH1	164	-	NC	220	-	NC
53	I	VSS	109	I	VCC4	165	I	VSS	221	-	VCC4
54	I	VSS	110	I/O	CDATA<34>	166	-	NC	222	-	NC
55	O	CWE<4>*	111	I/O	NPTAG<3>	167	-	NC	223	-	NC
56	I	NC	112	I	VSS	168	O	ANALYZEOUT	224	I/O	CDATA<51>

Figure 4. Nx586 Pin List. By PGA Pin Number

PGA Pin	Pin Type	Signal Name	PGA Pin	Pin Type	Signal Name	PGA Pin	Pin Type	Signal Name	PGA Pin	Pin Type	Signal Name
225	I/O	CDATA<50>	285	I	VCC4	345	I/O	NxAD<21>	405	I	VCC4
226	I	VCC4	286	-	NC	346	I/O	NxAD<27>	406	I	VCC4
227	I/O	CDATA<49>	287	-	NC	347	I/O	NxAD<24>	407	I/O	NxAD<48>
228	-	NC	288	-	NC	348	I/O	NxAD<15>	408	-	NC
229	I	VSS	289	I/O	NxAD<41>	349	I	GXACK	409	I	VSS
230	-	NC	290	I	VCC4	350	I/O	NxAD<50>	410	I	VSS
231	-	NC	291	I/O	NxAD<42>	351	I	VSS	411	I	VSS
232	I/O	CDATA<60>	292	-	NC	352	I/O	NxAD<51>	412	I	VSS
233	I/O	CDATA<63>	293	I	VSS	353	-	NC	413	I	VSS
234	I	VSS	294	-	NC	354	I	VCC4	414	I	VSS
235	-	NC	295	-	NC	355	I	PULLDOWN	415	I	VSS
236	-	NC	296	I/O	NxAD<0>	356	-	NC	416	I	VSS
237	I	VCC4	297	I/O	NxAD<3>	357	I/O	PULLHIGH	417	I	VSS
238	-	NC	298	I	VSS	358	O	XACK*	418	I	VSS
239	-	NC	299	I/O	NxAD<40>	359	O	DCL*	419	I	VSS
240	I/O	CDATA<56>	300	-	NC	360	O	XPH1	420	I	VSS
241	I/O	CDATA<61>	301	I	VCC4	361	I	CKMODE	421	I	VSS
242	I	VCC4	302	-	NC	362	I	RESETCPU*	422	I	VSS
243	I/O	CDATA<62>	303	-	NC	363	I/O	NxAD<62>	423	I	VSS
244	-	NC	304	I/O	NxAD<38>	364	I/O	NxAD<60>	424	I	VSS
245	I	VSS	305	I/O	NxAD<43>	365	I/O	NxAD<58>	425	I	VSS
246	-	NC	306	I	VCC4	366	I/O	NxAD<45>	426	I/O	NxAD<39>
247	-	NC	307	I/O	NxAD<2>	367	I/O	NxAD<46>	427	--	NC
248	I/O	CDATA<59>	308	-	NC	368	I	GNT*	428	--	NC
249	I/O	CDATA<58>	309	I	VSS	369	I	VCC4	429	I	GDCL
250	I	VSS	310	-	NC	370	I/O	NxAD<17>	430	I	GSHARE
251	I/O	CDATA<57>	311	-	NC	371	I/O	NPDATA<54>	431	I/O	SRAMMODE
252	-	NC	312	I/O	NxAD<7>	372	I	VSS	432	I/O	PULLHIGH
253	I	VCC4	313	I/O	NxAD<8>	373	I/O	NPDATA<42>	433	I/O	PULLHIGH
254	-	NC	314	I	VSS	374	I	TESTPWR*	434	O	XREF
255	-	NC	315	I/O	NxAD<9>	375	I	INTR*	435	I	XSEL
256	-	NC	316	-	NC	376	I/O	PULLHIGH	436	I	NMI*
257	I/O	NxAD<33>	317	I	VCC4	377	I	GXHLD	437	I/O	NxAD<30>
258	I	VCC4	318	-	NC	378	I	GBLKNBL	438	I/O	NxAD<28>
259	I/O	NxAD<32>	319	I	PULLDOWN	379	I	PHE2	439	I/O	NxAD<59>
260	-	NC	320	I	XCVERE*	380	-	NC	440	I/O	NxAD<44>
261	I	VSS	321	O	NREQ*	381	I/O	NxAD<63>	441	I/O	NxAD<14>
262	-	NC	322	I	GTAL	382	I/O	NxAD<29>	442	O	XNOE*
263	-	NC	323	I	IREF	383	I/O	NxAD<23>	443	I/O	NxAD<4>
264	I/O	PULLLOW	324	I	VDDA	384	I/O	NxAD<25>	444	I/O	NxAD<5>
265	I/O	NxAD<34>	325	I/O	NxAD<20>	385	I/O	NxAD<47>	445	-	NC
266	I	VSS	326	I/O	NxAD<54>	386	O	XBCKE*	446	O	NPIRQ*
267	I/O	NxAD<1>	327	I/O	NxAD<22>	387	I/O	NxAD<16>	447	I	OWNABL
268	-	NC	328	I/O	NxAD<57>	388	I	VSS	448	O	SHARE*
269	I	VCC4	329	I/O	NxAD<56>	389	I/O	NxAD<49>	449	O	ALE*
270	-	NC	330	I	GALE	390	-	NC	450	I/O	PULLHIGH
271	-	NC	331	I/O	NxAD<18>	391	I	VCC4	451	I/O	PULLHIGH
272	I	PTEST	332	I	VCC4	392	I	VCC4	452	I	NxCLK
273	I/O	NxAD<36>	333	I/O	NxAD<19>	393	I	VCC4	453	I	PHE1
274	I	VCC4	334	-	NC	394	I	VCC4	454	O	XHLD*
275	I/O	NxAD<35>	335	I	VSS	395	I	VCC4	455	I/O	NxAD<31>
276	-	NC	336	-	NC	396	I	VCC4	456	I/O	NxAD<61>
277	I	VSS	337	-	PULLHIGH	397	I	VCC4	457	I/O	NxAD<55>
278	-	NC	338	-	NC	398	I	VCC4	458	I/O	NxAD<26>
279	-	NC	339	I	GATEA20	399	I	VCC4	459	I/O	NxAD<12>
280	C	SERIALOUT	340	O	AREQ*	400	I	VCC4	460	I/O	NxAD<13>
281	I/O	NxAD<10>	341	O	LOCK*	401	I	VCC4	461	O	XBOE*
282	I	VSS	342	O	XPH2	402	I	VCC4	462	I/O	NxAD<37>
283	I/O	NxAD<11>	343	I/O	NxAD<52>	403	I	VCC4	463	I/O	NxAD<6>
284	-	NC	344	I/O	NxAD<53>	404	I	VCC4			

Figure 4 Nx586 Pin List. By PGA Pin Number (continued)


Nx586 Pinouts by JEDEC Pin Numbers

JEDEC Pin	Pin Type	Signal Name	JEDEC Pin	Pin Type	Signal Name	JEDEC Pin	Pin Type	Signal Name	JEDEC Pin	Pin Type	Signal Name
A3	-	NC	D4	-	VCC4	G5	-	NC	L33	I/O	PULLHIGH
A5	-	NC	D6	I	VCC4	G7	I	PULLHIGH	L35	I/O	VSS
A7	I/O	NPTAG<3>	D9	I	VCC4	G9	-	NC	L37	I/O	PULLHIGH
A9	-	NC	D10	-	VCC4	G11	-	NC	M2	I/O	CDATA<4>
A11	-	NC	D12	-	VCC4	G13	-	NC	M4	I	VCC4
A13	-	NC	D14	-	VCC4	G15	-	NC	M6	-	NC
A15	-	NC	D16	-	VCC4	G17	-	NC	M8	-	NC
A17	-	NC	D18	-	VCC4	G19	-	NC	M30	O	NREQ*
A19	-	NC	D20	-	VCC4	G21	-	NC	M32	O	XACK*
A21	-	NC	D22	-	VCC4	G23	-	NC	M34	I	VCC4
A23	-	NC	D24	I	VCC4	G25	-	NC	M36	I/O	PULLHIGH
A25	-	NC	D26	-	VCC4	G27	-	NC	N1	I/O	CDATA<6>
A27	-	NC	D28	-	VCC4	G29	-	NC	N3	I	VSS
A29	-	NC	D30	I	VCC4	G31	I	PULLHIGH	N5	I/O	CDATA<5>
A31	-	NC	D32	-	VCC4	G33	I	TESTPWR*	N7	O	CWE<0>*
A33	I/O	NPDATA<54>	D34	-	VCC4	G35	I	VSS	N31	O	AREQ*
A35	-	NC	D36	-	NC	G37	O	SHARE*	N33	I	GXHL D
A37	-	NC	E1	-	NC	H2	-	NC	N35	I	VSS
B2	-	NC	E3	-	VSS	H4	I	VCC4	N37	I/O	PULLHIGH
B4	-	NC	E5	-	P4REF	H6	-	NC	P2	-	NC
B6	-	NC	E7	-	GREF	H8	I	PULLHIGH	P4	I	VCC4
B8	I	SLOTID<0>	E9	I/O	SCLKE	H10	-	NC	P6	I/O	CDATA<7>
B10	-	NC	E11	-	NC	H12	-	NC	P8	I/O	CDATA<3>
B12	-	NC	E13	-	NC	H14	-	NC	P30	I	GTAL
B14	-	NC	E15	-	NC	H16	-	NC	P32	O	DCL*
B16	-	NC	E17	I	RESET*	H18	-	NC	P34	I	VCC4
B18	-	NC	E19	-	NC	H20	-	NC	P36	I/O	PULLHIGH
B20	-	NC	E21	-	NC	H22	-	NC	R1	I/O	CDATA<1>
B22	-	NC	E23	-	NC	H24	-	NC	R3	I	VSS
B24	-	NC	E25	-	NC	H26	-	NC	R5	I/O	CDATA<2>
B26	-	NC	E27	-	NC	H28	-	NC	R7	I/O	CDATA<12>
B28	-	NC	E29	-	NC	H30	I	PULLDOWN	R31	O	LOCK*
B30	-	NC	E31	-	NC	H32	-	NC	R33	I	GBLK NBL
B32	-	NC	E33	I/O	NPDATA<42>	H34	I	VCC4	R35	I	VSS
B34	-	NC	E35	-	VSS	H36	I	GSHARE	R37	I	NxCLK
B36	-	NC	E37	-	OWNABL	J1	-	NC	T2	I/O	CDATA<13>
C1	-	NC	F2	-	NC	J3	I	VSS	T4	I	VCC4
C3	-	VSS	F4	-	VCC4	J5	-	NC	T6	I/O	CDATA<0>
C5	-	VSS	F5	-	NC	J7	-	NC	T8	O	CWE<1>*
C7	-	VSS	F8	-	NC	J31	-	NC	T30	I	IREF
C9	-	VSS	F10	-	NC	J33	I	NTR*	T32	O	XPH1
C11	-	VSS	F12	-	NC	J35	I	VSS	T34	I	VCC4
C13	-	VSS	F14	-	NC	J37	O	ALE*	T36	O	XREF
C15	-	VSS	F16	-	NC	K2	-	NC	U1	I/O	CDATA<15>
C17	-	VSS	F18	-	NC	K4	I	VCC4	U3	I	VSS
C19	-	VSS	F20	-	NC	K6	-	NC	U5	I/O	CDATA<14>
C21	-	VSS	F22	-	NC	K8	-	NC	U7	I/O	CDATA<11>
C23	-	VSS	F24	-	NC	K30	I/O	XCOVERE*	U31	O	XPH2
C25	-	VSS	F26	-	NC	K32	I/O	PULLHIGH	U33	I	PHE2
C27	-	VSS	F28	-	NC	K34	I	VCC4	U35	I	VSS
C29	-	VSS	F30	-	NC	K36	I/O	SRAMMODE	U37	I	PHE1
C31	-	VSS	F32	-	PULLDOWN	L1	I/O	NPTAG<0>	V2	I/O	CDATA<10>
C33	-	VSS	F34	-	VCC4	L3	-	VSS	V4	-	VCC4
C35	-	VSS	F36	-	SDCL	L5	-	NC	V6	-	NC
C37	O	PIRO*	G1	-	NC	L7	-	NC	V8	O	COEB*
D2	-	NC	G3	-	VSS	L31	-	GATEA20	V30	I	VDDA

Figure 5 Nx586 Pin List, By JEDEC Pin Number

JEDEC Pin	Pin Type	Signal Name	JEDEC Pin	Pin Type	Signal Name	JEDEC Pin	Pin Type	Signal Name	JEDEC Pin	Pin Type	Signal Name
V32	I	CKMODE	AF4	I	VCC4	AL23	I/O	PULLLOW	AP32	I	VCC4
V34	I	VCC4	AF6	I/O	CDATA<25>	AL25	O	SERIALOUT	AP34	I	VCC4
V36	I	XSEL	AF8	O	CADDR<15>	AL27	I/O	NxAD<0>	AP36	I/O	NxAD<4>
W1	I/O	CDATA<8>	AF30	I/O	NxAD<57>	AL29	I/O	NxAD<7>	AR1	-	NC
W3	I	VSS	AF32	I/O	NxAD<58>	AL31	I	GXACK	AR3	I	VSS
W5	I/O	CDATA<9>	AF34	I	VCC4	AL33	O	XBCKE*	AR5	I	VSS
W7	O	CWE<2>*	AF36	I/O	NxAD<59>	AL35	I	VSS	AR7	I	VSS
W31	I/O	NxAD<52>	AG1	I/O	CDATA<24>	AL37	I/O	NxAD<13>	AR9	I	VSS
W33	-	NC	AG3	I	VSS	AM2	O	CADDR<10>	AR11	I	VSS
W35	I	VSS	AG31	I/O	NxAD<24>	AM4	I	VCC4	AR13	I	VSS
W37	O	XHLD*	AG5	I/O	CDATA<36>	AM6	I	TPH1	AR15	I	VSS
Y2	I/O	CDATA<21>	AG7	O	CADDR<5>	AM8	I	PULLHIGH	AR17	I	VSS
Y4	I	VCC4	AG33	I/O	NxAD<25>	AM10	I	SLOTID<1>	AR19	I	VSS
Y6	I/O	CDATA<22>	AG35	I	VSS	AM12	O	CWE<5>*	AR21	I	VSS
Y8	I/O	CDATA<20>	AG37	I/O	NxAD<26>	AM14	I/O	CDATA<41>	AR23	I	VSS
Y30	I/O	NxAD<20>	AH2	O	CADDR<6>	AM16	I/O	CDATA<54>	AR25	I	VSS
Y32	I	RESETCPU*	AH4	I	VCC4	AM18	I/O	CDATA<50>	AR27	I	VSS
Y34	I	VCC4	AH6	O	CADDR<14>	AM20	I/O	CDATA<61>	AR29	I	VSS
Y36	I	NMI*	AH8	-	NC	AM22	I/O	NxAD<33>	AR31	I	VSS
AA1	I/O	CDATA<23>	AH30	I/O	NxAD<56>	AM24	I/O	NxAD<36>	AR33	I	VSS
AA3	I	VSS	AH32	I/O	NxAD<45>	AM26	I/O	NxAD<41>	AR35	I	VSS
AA5	-	NC	AH34	I	VCC4	AM28	I/O	NxAD<43>	AR37	I/O	NxAD<37>
AA7	I/O	CDATA<19>	AH36	I/O	NxAD<44>	AM30	I/O	NxAD<18>	AT2	I	HROM
AA31	I/O	NxAD<53>	AJ1	O	CADDR<7>	AM32	I	GNT*	AT4	O	NxADINUSE
AA33	I/O	NxAD<63>	AJ3	I	VSS	AM34	I	VCC4	AT6	I/O	CDATA<34>
AA35	I	VSS	AJ5	O	CADDR<13>	AM36	O	XNOE*	AT8	I/O	CDATA<32>
AA37	I/O	NxAD<31>	AJ7	I/O	CDATA<37>	AN1	O	CBANK<1>	AT10	I/O	CDATA<45>
AB2	I/O	CDATA<18>	AJ31	I/O	NxAD<15>	AN3	I	VSS	AT12	I/O	CDATA<47>
AB4	I	VCC4	AJ33	I/O	NxAD<47>	AN5	O	CADDR<11>	AT14	I/O	CDATA<42>
AB6	I/O	CDATA<17>	AJ35	I	VSS	AN7	I	SLOTID<3>	AT16	I/O	CDATA<53>
AB8	O	CWE<3>*	AJ37	I/O	NxAD<12>	AN9	I	POPHOLD	AT18	I/O	CDATA<49>
AB30	I/O	NxAD<54>	AK2	O	CADDR<8>	AN11	O	CADDR<16>	AT20	I/O	CDATA<62>
AB32	I/O	NxAD<62>	AK4	I	VCC4	AN13	I/O	CDATA<43>	AT22	I/O	NxAD<32>
AB34	I	VCC4	AK6	O	CADDR<12>	AN15	I/O	CDATA<52>	AT24	I/O	NxAD<35>
AB36	I/O	NxAD<30>	AK8	I	SERIALIN	AN17	I/O	CDATA<48>	AT26	I/O	NxAD<42>
AC1	I/O	CDATA<16>	AK10	I	PULLHIGH	AN19	I/O	CDATA<63>	AT28	I/O	NxAD<2>
AC3	I	VSS	AK12	I/O	CDATA<38>	AN21	I/O	CDATA<58>	AT30	I/O	NxAD<19>
AC5	I/O	CDATA<29>	AK14	O	COEA*	AN23	I/O	NxAD<34>	AT32	I/O	NxAD<17>
AC7	I/O	CDATA<28>	AK16	-	NC	AN25	I/O	NxAD<10>	AT34	I/O	NxAD<48>
AC31	I/O	NxAD<21>	AK18	I/O	CDATA<51>	AN27	I/O	NxAD<3>	AT36	I/O	NxAD<5>
AC33	I/O	NxAD<29>	AK20	I/O	CDATA<56>	AN29	I/O	NxAD<8>	AU1	I	ANALYZEIN
AC35	I	VSS	AK22	-	NC	AN31	I/O	NxAD<50>	AU3	O	CWE<4>*
AC37	I/O	NxAD<61>	AK24	I	PTEST	AN33	I/O	NxAD<16>	AU5	I/O	CDATA<35>
AD2	I/O	CDATA<30>	AK26	-	NC	AN35	I	VSS	AU7	I/O	CDATA<33>
AD4	I	VCC4	AK28	I/O	NxAD<38>	AN37	O	XBOE*	AU9	I/O	CDATA<44>
AD6	I/O	CDATA<31>	AK30	I	GALE	AP2	O	CADDR<17>	AU11	I/O	CDATA<46>
AD8	O	CADDR<3>	AK32	I/O	NxAD<46>	AP4	I	VCC4	AU13	-	NC
AD30	I/O	NxAD<22>	AK34	I	VCC4	AP6	I	VCC4	AU15	I/O	CDATA<40>
AD32	I/O	NxAD<60>	AK36	I/O	NxAD<14>	AP8	I	VCC4	AU17	I/O	CDATA<55>
AD34	I	VCC4	AL1	O	CADDR<9>	AP10	I	VCC4	AU19	-	NC
AD36	I/O	NxAD<28>	AL3	I	VSS	AP12	I	VCC4	AU21	I/O	CDATA<57>
AE1	-	NC	AL5	O	CBANK<0>	AP14	I	VCC4	AU23	I/O	NxAD<1>
AE3	I	VSS	AL7	I	TPH2	AP16	I	VCC4	AU25	I/O	NxAD<11>
AE5	I/O	CDATA<27>	AL9	I	SLOTID<2>	AP18	I	VCC4	AU27	I/O	NxAD<40>
AE7	O	CADDR<4>	AL11	O	ANALYZEOUT	AP20	I	VCC4	AU29	I/O	NxAD<9>
AE31	I/O	NxAD<27>	AL13	I/O	CDATA<39>	AP22	I	VCC4	AU31	I/O	NxAD<51>
AE33	I/O	NxAD<23>	AL15	O	CWE<6>*	AP24	I	VCC4	AU33	I/O	NxAD<49>
AE35	I	VSS	AL17	O	CWE<7>*	AP26	I	VCC4	AU35	I/O	NxAD<39>
AE37	I/O	NxAD<55>	AL19	I/O	CDATA<60>	AP28	I	VCC4	AU37	I/O	NxAD<6>
AF2	I/O	CDATA<26>	AL21	I/O	CDATA<59>	AP30	I	VCC4			

Figure 5 Nx586 Pin List, By JEDEC Pin Number (continued)



TOP VIEW

Figure 6 Nx586 PGA Pinout Diagram (Top View)




Figure 7 Nx586 PGA Pinout Diagram (Bottom View)




Figure 8 Nx586 JEDEC Pinout Diagram (Top View)




Figure 9 Nx586 JEDEC Pinout Diagram (Bottom View)

Nx586 NexBus/NexBus⁵ SignalsNexBus/NexBus⁵ Arbitration

NREQ*	O	<p>NexBus Request—Asserted by the processor to the NexBus⁵ arbiter to secure control of the system bus. The Nx586 will drive NREQ* active on the rising edge of NxCLK. The bus is granted when the arbiter asserts GNT*. The "grant" becomes effective only when the Nx586 asserts ALE* or LOCK*. This signal remains active until one NxCLK period after GALE is received from the NexBus arbiter. During speculative reads, the Nx586 may deactivate NREQ* before GNT* is received if the transfer is no longer needed.</p> <p>If the processor does not know which bus its intended resource is on, it asserts NREQ*. If a GTAL is subsequently returned, the processor assumes the resources are on another system bus and it retries the transfer by asserting AREQ*.</p> <p>The processor at anytime may perform speculative cycles that prematurely terminate. This is done by asserting NREQ* and then subsequently removing NREQ* before GNT* is asserted.</p>
AREQ*	O	<p>Alternate-Bus Request—Asserted by the processor to the NexBus arbiter to secure control of the system bus and any other buses (called <i>alternate buses</i>) supported by the system. This signal remains active until GNT* is received from the NexBus⁵ Arbiter; unlike NREQ*, the processor does not make speculative requests with AREQ*. The arbiter does not issue GNT* until the other system buses are available. AREQ* is driven on the rising edge of NxCLK.</p>
GNT*	I	<p>Grant NexBus—Asserted by the NexBus⁵ arbiter to indicate that the processor has been granted control of the system bus. GNT* is asserted on the rising edge of NxCLK and is held active until a valid ALE*. GNT* can be active for a minimum of two NxCLKs if ALE* is driven immediately after GNT* is received.</p>

LOCK*	O	<p>Bus Lock—Asserted by the processor to the NexBus⁵ arbiter when multiple bus operations should be performed sequentially and uninterruptedly. This signal is used by the NexBus⁵ arbiter to determine the end of a bus sequence. Cache-block fills are not locked; they are implicitly treated as atomic reads. Some NexBus arbiters may allow masters on system buses other than NexBus⁵ (i.e., on an <i>alternate bus</i>) to intervene in a locked NexBus⁵ transaction. To avoid this, the processor must assert AREQ*.</p> <p>LOCK* is typically software configured to be asserted for read-modify-writes and explicitly locked instructions.</p>
SLOTID<3:0>	I	<p>NexBus Slot ID—These bits identify NexBus⁵ backplane slots. SLOTID 1111 (0Fh) is reserved for the system's primary processor. Normally, only the primary processor receives PC-compatible signals such as RESET*, RESETCPU*, INTR*, NMI*, and GATEA20, and this processor is responsible for initializing any secondary processors. SLOTID 0000 is reserved for the systems logic that interfaces the NexBus⁵ to other system buses (called the <i>alternate-bus interface</i>). This signal is asynchronous to the NexBus clock.</p>

NexBus/NexBus⁵ Cycle Control

ALE*	O	Address Latch Enable —Asserted by the processor to backplane logic or to the systems logic interface between the NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) when the processor is driving valid addresses and status information on the NxAD<63:0> bus. ALE* is driven active on the rising edge of NxCLK after GNT* is received for one NxCLK. All ALE* signals are NANDed on the bus backplane or systems logic to generate GALE.
GALE	I	Group Address Latch Enable —Asserted by a backplane NAND of all ALE* signals, to indicate that the NexBus ⁵ address and status can be latched. GALE should be monitored by all devices on NexBus ⁵ to latch the address placed on the bus by the master.
GTAL	I	Group Try Again Later —Asserted by the systems logic interface between NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) to indicate that the attempted bus-crossing operation cannot be completed, because the systems logic bus interface is busy or cannot access the other system buses. In response, the processor aborts its current operation and attempts to re-try it by asserting AREQ*, thereby assuring that the processor will not receive a GNT* until the desired system bus is available. A bus-crossing operation can happen without the systems logic bus interface asserting GTAL and without the processor asserting AREQ*, if the other system bus and its systems logic interface are both available when the processor asserts NREQ*. The GTAL and AREQ* protocol is only used when NREQ* is asserted while either the other system bus or its systems logic interface is unavailable. The protocol prevents deadlocks and prevents the processor from staying on NexBus ⁵ until the other system bus becomes available. Unlike other group signals, which are the NAND of a set of active-low signals generated by each participating device in the group, GTAL does not have such a corresponding active-low signal.
XACK*	O	Transfer Acknowledge —This signal is driven active by the processor during a NexBus ⁵ snoop cycle (Alternate Bus Master cycle), when the processor determines that it has data from the snooped address.

GXACK	I	<p>Group Transfer Acknowledge—Asserted by a backplane NAND of all XACK* signals, to indicate that a NexBus⁵ device is prepared to respond as a slave to the processor's current operation. The systems logic interface between the NexBus⁵ and other system buses (called the <i>alternate-bus interface</i>) monitors the XACK* responses from all adapters.</p> <p>In general, since the systems logic interface to other system buses may take a variable number of cycles to respond to a GALE, the maximum time between assertion of GALE and the responding assertion of GXACK is not specified.</p>
XHLD*	O	<p>Transfer Hold—Asserted by the processor, as slave or master, to backplane logic or to the systems logic interface between NexBus⁵ and other system buses (called the <i>alternate-bus interface</i>) in response to another NexBus⁵ master's request for data, when the processor is unable to respond on the next clock after GXACK.</p> <p>In case the processor is the master, an active XHLD* indicates that the CPU is not ready to complete the transfer (This situation may occur for speculative cycles). Slaves supply read data in the clock following the first clock during which GXACK is asserted and GXHLD (via XHLD* negated) is negated.</p>
GXHLD	I	<p>Group Transfer Hold—Asserted by a backplane NAND of all XHLD* signals, to indicate that a slave cannot respond to the processor's request. GXHLD causes wait states to be inserted into the current operation. Both the master and the slave must monitor GXHLD to synchronize data transfers.</p> <p>During a bus-crossing read by the processor, the simultaneous assertion of GXACK and negation of GXHLD indicates that valid data is available on the bus. During a bus-crossing write, the same signal states indicate that data has been accepted by the slave.</p>

NexBus Cache Control

<p>DCL*</p>	<p>O</p>	<p>Dirty Cache Line—During reads by another NexBus⁵ master, this signal is asserted by the processor to indicate that the location being accessed is contained in the processor's L2 cache in a <i>modified</i> (dirty) state.</p> <p>The requesting master's cycle is then aborted so that the processor, as an intervenor, can preemptively gain control of the NexBus⁵ and write back its modified data to main memory. While the data is being written to memory, the requesting master reads it off NexBus⁵. The assertion of DCL* is the only way in which atomic 32-byte cache-block fills by another NexBus⁵ master can be preempted by the processor for the purpose of writing back dirty data.</p> <p>During writes by another NexBus⁵ master, this signal is likewise asserted by the processor to indicate that it has a <i>modified</i> copy of the data. But in this case, the initiating master is allowed to finish its write to memory. The arbiter must then guarantee that the processor asserting DCL* gains access to the bus in the very next arbitration grant, so that the processor can write back all of its modified data <i>except</i> the bytes written by the initiating master. (In this case, the initiating master's data is more recent than the data cached by the processor asserting DCL*.)</p>
<p>GDCL</p>	<p>I</p>	<p>Group Dirty Cache Line—Asserted by a backplane NAND of all DCL* signals, to indicate that a NexBus⁵ device has, in its cache, a <i>modified</i> copy of the data being accessed. During reads, when the processor is the bus master, the processor aborts its cycle so that the other caching device can write back its data; the processor reads the data on the fly. During writes, when the processor is the bus master, the processor finishes its write before the device asserting DCL* writes back all bytes <i>other than</i> those written by the processor.</p>
<p>GBLKNBL</p>	<p>!</p>	<p>Group Block Enable—Asserted by a memory slave to enable block transfers, and to indicate that the addressed space may be cached. Paged devices (such as video adapters) and any other devices that cannot support burst transfers or whose data is non-cacheable should negate this signal.</p>

OWNABL	I	<p>Ownable—Asserted by the systems logic during accesses by the processor to locations that may be cached in the <i>exclusive</i> state. Negated during accesses that may only be cached in the <i>shared</i> state, such as bus-crossing accesses to an address space that cannot support the MESI cache-coherency protocol. All NexBus⁵ addresses are assumed to be cacheable in the <i>exclusive</i> state.</p> <p>The OWNABL signal is provided in case the systems logic needs to restrict caching to certain locations. In single-processor systems, the OWNABL signal is typically tied high for write-back configurations to allow caching in the <i>exclusive</i> state on all reads.</p>
SHARE*	O	<p>Shared Data—The purpose of SHARE* is to let NexBus⁵ caching devices (including caching devices on an alternate bus) indicate that the current read operation hit in a cache block that is present in another device's cache. It is asserted by the Nx586 during block reads by another NexBus⁵ master to indicate to the other master that its read hit is in a block cached by the processor.</p>
GSHARE	I	<p>Group Shared Data—Asserted by a backplane NAND of all SHARE* signals, to indicate that the data being read must be cached in the <i>shared</i> state, if OWN* (NxAD<49>) is negated. However, if GSHARE and OWN* are both negated during the read, the data may be promoted to the <i>exclusive</i> state, since no other NexBus⁵ device has declared via SHARE* that it has cached a copy. Instruction fetches are always <i>shared</i>.</p>

NexBus Transceivers

XBCKE*	O	NxAD Transceiver Bus Clock Enable —Asserted by the processor to clock registered transceivers and latch addresses/status and data from the AD<63:0> bus for subsequent driving onto the NxAD<63:0> bus. There is no comparable clock-enable for the NexBus ⁵ side of these transceivers: they are always enabled on the NexBus ⁵ side. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XBOE*	O	Transceiver to AD Bus Output Enable —Asserted by the processor to enable the registered transceivers and drive addresses and data onto the AD<63:0> bus from the NxAD<63:0> bus. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XNOE*	O	Transceiver to NxAD Bus Output Enable —Asserted by the processor to enable registered transceivers and drive addresses and data onto the NxAD<63:0> bus from the AD<63:0> bus. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XCVERE*	I	NexBus⁵ Transceiver Enable —XCVERE* determines what type of bus is generated by the processor. When pulled high, the Nx586 will generate the NexBus processor bus which requires external transceivers to connect to the processor to the NexBus ⁵ system bus. If XCVERE* is tied low, the Nx586 generates NexBus ⁵ directly. This pin is sampled by the processor during reset active.

NexBus/NexBus⁵ Address and Data

<p>NxAD<63:0> AD<63:0></p>	<p>I/O</p>	<p>NexBus or NexBus⁵ Address and Status, or Data—This bus multiplexes address and status information during the "address and status phase" and with up to 64 bits of data during a subsequent "data phase". XCVERE* determines the local bus mode. The Nx586 generates NexBus (AD) for XCVERE* asserted and NexBus⁵ for XCVERE* negated. The NexBus address and status is valid on the rising edge of XBCKE*.</p> <p>For either bus modes, the address and status is valid on NexBus⁵ when GALE is asserted. At that time, address NxAD<63:32> and status NxAD<31:0> is latched. The data phase occurs on the cycle after GXACK is asserted and GXHLD is simultaneously negated.</p> <p>To avoid contention, the two phases are separated by a guaranteed dead cycle (a minimum of one clock) which occurs between the assertion of GALE and the assertion of GXACK.</p>
--	------------	--




Figure 10 NexBus/NexBus⁵ Address and Status Phase

NxAD<1:0> AD<1:0> <i>address phase</i>	I/O	Reserved —These bits must be driven high by the bus master.
NxAD<2> AD<2> <i>address phase</i>	I/O	ADDRESS<2> (Dword Address) —For I/O cycles, this bit selects between the four-byte doublewords (dwords) in an eight-byte quadword (qword). For memory cycles, the bit is driven but the information is not normally used.
NxAD<31:3> AD<31:3> <i>address phase</i>	I/O	ADDRESS<31:3> (Qword Address) —For memory cycles, these bits address an eight-byte quadword (<i>qword</i>) within the 4GB memory address space. For I/O cycles, NxAD<15:3> specifies a qword within the 64kB I/O address space and NxAD<31:16> are driven low by the processor. In either case, the addressed data may be further restricted by the BE<7:0>* bits on NxAD<39:32>. Memory cycles (but not I/O cycles) may be expanded to additional consecutive qwords by the BLKSIZ<1:0>* bits on NxAD<51:50>.
NxAD<39:32> AD<39:2> <i>address phase</i>	I/O	BE<7:0>* (Byte Enables) —Byte-enable bits for the data phase of the NxAD<63:0> bus. BE<0>* corresponds to the byte on NxAD<7:0>, and BE<7>* corresponds to the byte on NxAD<63:56>. The meaning of these bytes is shown in Figure 11 and 12. For I/O cycles, BE<3:0>* specify the bytes to be transferred on NxAD<31:0> and BE<7:4>* are driven high by the processor. For memory cycles, all eight bits are used to specify the bytes to be transferred on NxAD<63:0>.

<i>Transfer Type</i>	<i>Meaning of BE<7:0>*</i>
I/O	BE<3:0>* specify the bytes to transfer on NxAD<31:0>. BE<7:4>* are driven high by the processor.

Figure 11 Byte-Enable Usage during I/O Transfers

<i>Transfer Type</i>		<i>Meaning of BE<7:0>*</i>
Memory	Single Qword Read or Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0>.
	Four-Qword Block Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0> for first qword only. For all other qwords, BE<3:0>* are implicit zeros, and all bytes are transferred.
	Four-Qword Block Read (Cache-Block Fill)	BE<7:0>* specify the bytes that are to be fetched immediately.

Figure 12 Byte-Enable Usage during Memory Transfers

NxAD<45:40> AD<45:40> <i>address phase</i>	I/O	MID<5:0> (Master ID) —These bits indicate to a slave, and to the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i>) during bus-crossing cycles, the identity of the NexBus master that initiated the cycle. The most-significant four bits are the device's SLOTID<3:0> bits. The least-significant two bits are the device's DEVICE<1:0> bits. MID 000000 is reserved for the systems logic.
--	-----	---

NxAD<46> AD<46> <i>address phase</i>	I/O	W/R* (Write or Read*) —This bit distinguishes between read and write operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.
NxAD<47> AD<47> <i>address phase</i>	I/O	D/C* (Data or Code*) —This bit distinguishes between data and code operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.
NxAD<48> AD<48> <i>address phase</i>	I/O	M/I/O* (Memory or I/O*) —This bit distinguishes between memory and I/O operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.

NxAD<48> M/I/O*	NxAD<47> D/C*	NxAD<46> W/R*	Type of Bus Cycle
0	0	0	Interrupt Acknowledge
0	0	1	Halt or Shutdown
0	1	0	I/O Data Read
0	1	1	I/O Data Write
1	0	0	Memory Code Read
1	0	1	(reserved)
1	1	0	Memory Data Read
1	1	1	Memory Data Write

Figure 13 Bus-Cycle Types

NxAD<49> AD<49> <i>address phase</i>	I/O	Ownership Request —Asserted by a master when it intends to cache data in the <i>exclusive</i> state. This bit is asserted for write-backs and reads from the stack. If such an operation hits in the cache of another master, that master writes its data back (if copy is modified) and changes the state of its copy to <i>invalid</i> . If OWN* is negated during a read or write, another master may not assume that the copy is in <i>shared</i> state when not asserting SHARE* signal.
NxAD<50> AD<50> <i>address phase</i>	I/O	Reserved —This bit must be driven high.

NxAD<51> AD<51> <i>address phase</i>	I/O	<p>BLKSIZ* (Block Size)—For memory operations, this bit defines the number of transfers. It is low for four-qword transfers and high for single byte, word, dword or qword cycles. For I/O operations, this bit is also driven high by the processor.</p> <p>For single transfers and block (burst) writes, the bytes to be transferred in the first qword are specified by the byte-enable bits, BE<7:0>* on NxAD<39:32>. If the slave is incapable of transferring more than a single qword, it or the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i>) may deny a request for subsequent qwords by negating the GXACK or GBLKNBL inputs to the processor after a single-qword transfer, or after returning all bytes specified by BE<7:0>* in the first qword.</p>
NxAD<56:52> AD<56:52> <i>address phase</i>	I/O	Reserved —These bits must be driven high.
NxAD<57> AD<57> <i>address phase</i>	I/O	SNPNBL (Snoop Enable) —Asserted to indicate that the current operation affects memory that may be present in other caches. When this signal is negated, snooping devices need not look up the addressed data in their cache tags.
NxAD<58> AD<58> <i>address phase</i>	I/O	CACHBL (Cacheable) —Asserted by the bus master to indicate that it may cache a copy of the addressed data. The master typically decides what it will cache, based on software-configured address ranges. This bit supports higher-performance designs by letting the NexBus interface know what the master intends to do with the data, thereby allowing other devices to sometimes prevent unnecessary invalidation or write-backs.
NxAD<63:59> AD<63:59> <i>address phase</i>	I/O	Reserved —These bits must be driven high by the bus master.

Nx586 L2 Cache Signals

SRAMMODE	I	L2 Cache SRAM mode Select —Selects the use of either synchronous or asynchronous SRAM for the L2 cache memory. This pin is sampled during reset active. When SRAMMODE is left unconnected (floating), the internal pull down resistor configures the Nx586 for asynchronous SRAMs. If SRAMMODE is pulled high, the Nx586 is configured for synchronous SRAMs. In synchronous mode, the CKMODE pin generates the SRAM clocks and COEB* generates global SRAM write enables after RESET. Also, CKMODE can be disabled by driving SCLKE low or inactive. SRAMMODE contains an internal pull down resistor.
COEA*	O	L2 Cache Output Enable A —Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. COEA* should be connected to a maximum of four devices.
COEB*/WE*	O	L2 Cache Output Enable B —Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. COEB* should be connected to a maximum of four devices. COEB* has the identical function as COEA* when SRAMMODE is low. Global Write Enable —When SRAMMODE is pulled high, COEB* is reconfigured as a global write enable for synchronous SRAMs.
CWE<7:0>*	O	L2 Cache Write Enable —Enables writing to the second-level cache SRAMs. The CWE<0>* bit enables writing the byte on CDATA<7:0>. The CWE<7>* bit enables writing the byte on CDATA<63:56>.
CBANK<1:0>	O	L2 Cache Bank —Selects one of four banks (sets) in the four-way set associative second-level cache. Each bank is either 64kB or 256kB. These signals should be connected to the two least-significant address bits of the SRAMs.
CADDR<17:3>	O	L2 Cache Address —The address of an eight-byte quantity in the second-level cache bank selected by CBANK<1:0>. Bits 17:16 are not used for a 256kB L2 cache; they are only used for a 1MB cache.
CDATA<63:0>	I/O	L2 Cache Data —Carries either one to eight bytes of second-level cache data, or the tags and state bits for one to four second-level cache banks (sets). Transfers on this bus occur at the peak rate of eight bytes every two processor clocks, but the transfers can begin on any processor clock.

Nx586 System Signals

Nx586 Clocks

NxCLK	I	<p>NexBus Clock—A TTL-level clock. All signals on NexBus/NexBus⁵ transition on the rising edge of NxCLK, except the asynchronous signals, INTR*, NMI*, GATEA20, and SLOTID<3:0>. If the Nx586 is configured for internal PLL mode, the processor's internal phase-locked loop (PLL) synchronizes the internal processor clocks at twice the frequency of NxCLK.</p> <p>For external PLL mode, NxCLK is used to generate the skew correcting reference clock for the external PLL circuitry. The skewed version of NxCLK is produced at XREF.</p>
PHE1	I	<p>Clock Phase 1—PHE1 is used as the processor clocking source when the Nx586 is configured for external PLL mode. The deskewed clock (normally twice the frequency of XREF) generated by the external PLL circuitry is connected to PHE1. For normal clocking operation, this signal should be pulled low.</p>
PHE2	I	<p>Clock Phase 2—PHE2 determines the relationship between the internal non-overlapped clocks. When pulled low, narrow non-overlapped clocks are generated. Wide non-overlapped clocks are produced for PHE2 pulled high. For normal clocking operation, this signal should be pulled low.</p>
SCLKE	I	<p>Synchronous Clock Enable—While in synchronous SRAM mode (see SRAMMODE), SCLKE is used to determine the output of CKMODE. If SCLKE is asserted, CKMODE generates a clock equal to the processor's internal frequency (twice NxCLK). While inactive, CKMODE is driven low. For normal clocking operation, this signal should be pulled low.</p>
CKMODE	I	<p>Clock Mode—For normal clocking operation, this signal should be pulled low. When SRAMMODE is pulled high, the Nx586 is configured for synchronous SRAMs. In synchronous SRAM mode, the CKMODE pin generates the SRAM clocks and COEB* generates global L2 SRAM write enables after RESET is inactive.</p>

XSEL	I	Clock Mode Select —XSEL is used to select which PLL mode is utilized by the processor, internal or external. Internal PPL mode is selected when XSEL is tied low. For XSEL pulled high, the external PLL mode is selected. For normal clocking operation, this signal should be tied low.
XPH1	O	Processor Clock Phase 1 —For normal clocking operation, this signal must be left unconnected.
XPH2	O	Processor Clock Phase 2 —For normal clocking operation, this signal must be left unconnected.
IREF	I	Clock Current Reference —This signal must be pulled up to V_{DDA} . Refer to NexGen for the optimal value.
XREF	O	Clock Output Reference —For normal clocking operation, this signal must be terminated with a value that matches the characteristic impedance of the circuit board (PCB). A Thevenin type of termination is recommended. In external PLL mode, XREF is the skewed version of NxCLK and is normally connected to the input of the external PLL circuitry's phase comparator.
VDDA	I	PLL Analog Power —This input provides power for the on chip PLL circuitry and should be isolated from V_{CC} by a ferrite bead and decoupled with a 0.1 μ F ceramic capacitor.

Nx586 Interrupts and Reset

NPIRQ*	O	Floating Point Unit Interrupt Request —Asserted by the Floating-Point unit to the interrupt controller's IRQ13 that services floating-point errors in an PC-AT.
INTR*	I	Maskable Interrupt —Level sensitive. This signal is asserted by an interrupt controller. The processor responds by stopping its current flow of instructions at the next instruction boundary, aborting earlier instructions that have been partially executed, and performing an interrupt acknowledge sequence, as described in the <i>Bus Operations</i> chapter. This signal is asynchronous to NxCLK.
NMI*	I	Non-Maskable Interrupt —Edge sensitive. Asserted by systems logic. The effect of this signal is similar to INTR*, except that NMI* cannot be masked by software, the interrupt acknowledge sequence is not performed, and the handler is always located by interrupt vector 2 in the interrupt descriptor table. This signal is asynchronous to the processor and to NxCLK.
RESET*	I	Global Reset (Power-Up Reset) —Asserted by systems logic. The processor responds by resetting its internal state machines and loading default values into its registers and reading the hardware configuration pins (i.e. SRAMMODE, CKMODE, XSEL, etc.). At power-up it must remain asserted for a minimum of 1 millisecond after VCC and NxCLK have reached their proper AC and DC specifications.
RESETCPU*	I	Reset CPU (Soft Reset) —Asserted by the systems logic to reset the processor without changing the state of memory or the processor's caches. This signal is normally routed only to the primary processor in SLOTID 0Fh.
GATEA20	I	Gate Address 20 —When asserted by the system controller or keyboard controller, the processor drives bit 20 of the physical address at its current value. When negated, address bit 20 is cleared to zero, causing the address to wrap around into a 20-bit address space. GATEA20 is asynchronous to the NexBus clock. This method replicates the PC-AT processor's handling of address wraparound. All physical addresses are affected by the ANDing of GATEA20 with address bit 20, including cached addresses. This signal is asynchronous to the processor's internal clock and to NxCLK.

Nx586 Test and Reserved Signals

ANALYZEIN	I	Reserved—This signal must be pulled low for normal operation.
ANALYZEOUT	O	Reserved—This signal must be left unconnected for normal operation.
NC	-	Reserved—These signals must be left unconnected.
GRES	O	Ground Reference—This signal must be left unconnected for normal operation.
HROM	I	Reserved—This signal must be pulled low.
P4REF	O	Power Reference—This signal must be left unconnected for normal operation.
POPHOLD	I	Reserved—This signal must be pulled low for normal operation.
PTEST	I	Processor TEST—This pin tri-states all outputs except for the following pins: XPH1, XPH2, and XREF. For normal operation, this input must be pulled low.
PULLHIGH	I/O	Reserved—These signals must be individually pulled high to VCC4 for normal operation.
PULLLOW	I/O	Reserved—These signals must be individually pulled low for normal operation.
SERIALIN	O	Serial In—The input of the scan-test chain. This signal must be left unconnected for normal operation.
SERIALOUT	O	Serial Out—The output of the scan-test chain. This signal must be left unconnected for normal operation.
TESTPWR*	I	Test Power—Powers-down CPU's static circuits during scan tests. This signal must be pulled high for normal operation.
TPH1	I	Test Phase 1 Clock—For scan test support. This signal must be pulled low for normal operation.
TPH2	I	Test Phase 2 Clock—For scan test support. This signal must be pulled low for normal operation.

Nx586 Alphabetical Signal Summary

ALE*	O	Address Latch Enable
ANALYZEIN	I	Analyze In
ANALYZEOUT	O	Analyze Out
AREQ*	O	Alternate-Bus Request
CADDR<17:3>	O	L2 Cache Address
CBANK<1:0>	O	L2 Cache Bank
CDATA<63:0>	I/O	L2 Cache Data
CKMODE	I	Clock Mode or L2 Synchronous Clock output
COEA*	O	L2 Cache Output Enable A
COEB*(WE*)	O	L2 Cache Output Enable B or Synchronous SRAM global write
CWE<7:0>*	O	L2 Cache Write Enable
DCL*	O	Dirty Cache Line
GALE	I	Group Address Latch Enable
GATEA20	I	Gate Address 20
GBLKNBL	I	Group Block (Burst) Enable
GDCL	I	Group Dirty Cache Line
GNT*	I	Grant NexBus ⁵
GREF	I	Ground Reference
GSHARE	I	Group Shared Data
GTAL	I	Group Try Again Later
GXACK	I	Group Transfer Acknowledge
GXHLD	I	Group Transfer Hold
HROM	I	<i>Reserved</i>
INTR*	I	Maskable Interrupt
IREF	I	Clock Input Reference
LOCK*	O	Bus Lock
NC	-	<i>Reserved</i>
NMI*	I	Non-Maskable Interrupt
NPIRQ*	O	<i>Reserved</i>
NREQ*	O	NexBus ⁵ Request
NxAD<63:0>	I/O	Bus Address/Status, or Bus Data
NxADINUSE	O	<i>Reserved</i>
NxCLK	I	NexBus ⁵ Clock

OWNABL	I	Ownable
P4REF	O	Power Reference
PHE1	I	Clock Phase 1
PHE2	I	Clock Phase 2
POPHOLD	I	<i>Reserved</i>
PTEST	I	<i>Reserved</i>
PULLHIGH	I/O	<i>Reserved</i>
PULLLOW	I	<i>Reserved</i>
RESET*	I	Global Reset (Power-Up Reset)
RESETCPU*	I	Reset CPU (Soft Reset)
SCLKE	I	Synchronous SRAM Clock Enable (CKMODE)
SERIALIN	O	Serial In
SERIALOUT	O	Serial Out
SHARE*	O	Shared Data
SLOTID<3:0>	I	NexBus Slot ID
SRAMMODE	I	L2 Cache SRAM Type Select
TESTPWR*	I	Test Power
TPH1	I	Test Phase 1 Clock
TPH2	I	Test Phase 2 Clock
VDDA	I	PLL Analog Power
XACK*	O	Transfer Acknowledge
XBCKE*	O	NexBus-Transceiver Clock Enable
XBOE*	O	NexBus-Transceiver Output Enable
XHLD*	O	Transfer Hold
XCVERE*	I	Internal NexBus Transceiver Enable
XNOE*	O	NexBus-Transceiver Output Enable
XPH1	O	Processor Clock Phase 1
XPH2	O	Processor Clock Phase 2
XREF	O	Clock Output Reference
XSEL	I	Clock Mode Select

THIS PAGE INTENTIONALLY LEFT BLANK