National Semiconductor

# NSC800<sup>™</sup> High-Performance Low-Power CMOS Microprocessor

### **General Description**

The NSC800 is an 8-bit CMOS microprocessor that functions as the central processing unit (CPU) in National Semiconductor's NSC800 microcomputer family. National's microCMOS technology used to fabricate this device provides system designers with performance equivalent to comparable NMOS products, but with the low power advantage of CMOS. Some of the many system functions incorporated on the device, are vectored priority interrupts, refresh control, power-save feature and interrupt acknowledge. The NSC800 is available in dual-in-line and surface mounted chip carrier packages.

The system designer can choose not only from the dedicated CMOS peripherals that allow direct interfacing to the NSC800 but from the full line of National's CMOS products to allow a low-power system solution. The dedicated peripherals include NSC810A RAM I/O Timer, NSC858 UART, and NSC831 I/O.

All devices are available in commercial, industrial and military temperature ranges along with two added reliability flows. The first is an extended burn in test and the second is the military class C screening in accordance with Method 5004 of MIL-STD-883.

## Features

- Fully compatible with Z80® instruction set: Powerful set of 158 instructions
   10 addressing modes
- 22 internal registers
- Low power: 50 mW at 5V V<sub>CC</sub>
- Unique power-save feature
- Multiplexed bus structureSchmitt trigger input on reset
- Schmitt trigger input on reset
- On-chip bus controller and clock generator
   Variable power supply 2.4V-6.0V
- Variable power supply 2.4V
   On-chip 8-bit dynamic RAM refresh circuitry
- Speed: 1.0 μs instruction cycle at 4.0 MHz NSC800-4 4.0 MHz
  - NSC800-35 3.5 MHz NSC800-3 2.5 MHz
  - NSC800-1 1.0 MHz
- Capable of addressing 64k bytes of memory and 256 I/O devices
- Five interrupt request lines on-chip



©1995 National Semiconductor Corporation TL/C/5171

RRD-B30M105/Printed in U. S. A.

June 1992

### **Table of Contents**

9.0 TIMING AND CONTROL

**1.0 ABSOLUTE MAXIMUM RATINGS** 2.0 OPERATING CONDITIONS 3.0 DC ELECTRICAL CHARACTERISTICS 4.0 AC ELECTRICAL CHARACTERISTICS 5.0 TIMING WAVEFORMS NSC800 HARDWARE 6.0 PIN DESCRIPTIONS 6.1 Input Signals 6.2 Output Signals 6.3 Input/Output Signals 7.0 CONNECTION DIAGRAMS 8.0 FUNCTIONAL DESCRIPTION 8.1 Register Array 8.2 Dedicated Registers 8.2.1 Program Counter 8.2.2 Stack Pointer 8.2.3 Index Register 8.2.4 Interrupt Register 8.2.5 Refresh Register 8.3 CPU Working and Alternate Register Sets 8.3.1 CPU Working Registers 8.3.2 Alternate Registers 8.4 Register Functions 8.4.1 Accumulator 8.4.2 F Register-Flags 8.4.3 Carry (C) 8.4.4 Adds/Subtract (N) 8.4.5 Parity/Overflow (P/V) 8.4.6 Half Carry (H) 8.4.7 Zero Flag (Z) 8.4.8 Sign Flag (S) 8.4.9 Additional General Purpose Registers 8.4.10 Alternate Configurations 8.5 Arithmetic Logic Unit (ALU) 8.6 Instruction Register and Decoder 9.0 TIMING AND CONTROL 9.1 Internal Clock Generator 9.2 CPU Timing 9.3 Initialization 9.4 Power Save Feature

9.5 Bus Access Control 9.6 Interrupt Control NSC800 SOFTWARE 10.0 INTRODUCTION **11.0 ADDRESSING MODES** 11.1 Register 11.2 Implied 11.3 Immediate 11.4 Immediate Extended 11.5 Direct Addressing 11.6 Register Indirect 11.7 Indexed 11.8 Relative 11.9 Modified Page Zero 11 10 Bit 12.0 INSTRUCTION SET 12.1 Instruction Set Index/Alphabetical 12.2 Instruction Set Mnemonic Notation 12.3 Assembled Object Code Notation 12.4 8-Bit Loads 12.5 16-Bit Loads 12.6 8-Bit Arithmetic 12.7 16-Bit Arithmetic 12.8 Bit Set, Reset, and Test 12.9 Rotate and Shift 12.10 Exchanges 12.11 Memory Block Moves and Searches 12.12 Input/Output 12.13 CPU Control 12.14 Program Control 12.15 Instruction Set: Alphabetical Order 12.16 Instruction Set: Numerical Order **13.0 DATA ACQUISITION SYSTEM** 14.0 NSC800M/883B MIL STD 883/CLASS C SCREENING **15.0 BURN-IN CIRCUITS 16.0 ORDERING INFORMATION 17.0 RELIABILITY INFORMATION** 

**1.0 Absolute Maximum Ratings** (Note 1)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

 Office/Distributors for availability and specifications.

 Storage Temperature
 -65°C to +150°C

 Voltage on Any Pin with Respect to Ground
 -0.3V to V<sub>CC</sub> + 0.3V

 Maximum V<sub>CC</sub>
 7V

 Power Dissipation
 1W

Lead Temp. (Soldering, 10 seconds)

## 2.0 Operating Conditions

NSC800-1	$\rightarrow$	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
NSC800-3	$\rightarrow$	$T_A = 0^{\circ}C \text{ to } + 70^{\circ}C$
		$T_A = -40^{\circ}C$ to $+85^{\circ}C$
		$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$
NSC800-35/883C	$\rightarrow$	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$
NSC800-4	$\rightarrow$	$T_A = 0^{\circ}C$ to $+70^{\circ}C$
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
NSC800-4MIL	$\rightarrow$	$T_A = -55^{\circ}C \text{ to } +90^{\circ}C$

## 3.0 DC Electrical Characteristics $v_{CC} = 5V \pm 10\%$ , GND = 0V, unless otherwise specified.

300°C

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VIH	Logical 1 Input Voltage		0.8 V <sub>CC</sub>		V <sub>CC</sub>	V
VIL	Logical 0 Input Voltage		0		0.2 V <sub>CC</sub>	V
V <sub>HY</sub>	Hysteresis at RESET IN input	$V_{CC} = 5V$	0.25	0.5		V
V <sub>OH1</sub>	Logical 1 Output Voltage	$I_{OUT} = -1.0 \text{ mA}$	2.4			V
V <sub>OH2</sub>	Logical 1 Output Voltage	$I_{OUT} = -10 \ \mu A$	V <sub>CC</sub> -0.5			V
V <sub>OL1</sub>	Logical 0 Output Voltage	I <sub>OUT</sub> = 2 mA	0		0.4	V
V <sub>OL2</sub>	Logical 0 Output Voltage	$I_{OUT} = 10 \ \mu A$	0		0.1	V
Ι <sub>ΙL</sub>	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	-10.0		10.0	μΑ
I <sub>OL</sub>	Output Leakage Current	$0 \leq V_{IN} \leq V_{CC}$	-10.0		10.0	μΑ
ICC	Active Supply Current	$I_{OUT} = 0$ , $f_{(XIN)} = 2$ MHz, $T_A = 25^{\circ}C$		8	11	mA
ICC	Active Supply Current	$I_{OUT} = 0$ , $f_{(XIN)} = 5$ MHz, $T_A = 25^{\circ}C$		10	15	mA
ICC	Active Supply Current	$\begin{split} I_{OUT} &= 0, f_{(XIN)} = 7 \text{ MHz}, \\ T_A &= 25^\circ\text{C} \end{split}$		15	21	mA
ICC	Active Supply Current	$I_{OUT} = 0$ , $f_{(XIN)} = 8$ MHz, $T_A = 25^{\circ}C$		15	21	mA
lq	Quiescent Current	$ \begin{array}{l} I_{OUT}=0, \overline{PS}=0, V_{IN}=0 \text{ or } V_{IN}=V_{CC} \\ f_{(XIN)}=0 \text{ MHz}, T_A=25^\circ\text{C}, X_{IN}=0, \text{CLK}=1 \end{array} $		2	5	mA
I <sub>PS</sub>	Power-Save Current	$ \begin{split} I_{OUT} &= 0, \overline{PS} = 0, V_{IN} = 0 \text{ or } V_{IN} = V_{CC} \\ f_{(XIN)} &= 5.0 \text{ MHz} \text{ , } T_A = 25^{\circ} \end{split} $		5	7	mA
C <sub>IN</sub>	Input Capacitance			6	10	pF
COUT	Output Capacitance			8	12	pF
V <sub>CC</sub>	Power Supply Voltage	(Note 2)	2.4	5	6	v

Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: CPU operation at lower voltages will reduce the maximum operating speed. Operation at voltages other than 5V ±10% is guaranteed by design, not tested.

Symbol	Paramotor	NSC	300-1	NSC	800-3	NSC	800-35	NSC	800-4	Unite	Notos
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
t <sub>X</sub>	Period at XIN and XOUT Pins	500	3333	200	3333	142	3333	125	3333	ns	
Т	Period at Clock Output (=2 t <sub>X</sub> )	1000	6667	400	6667	284	6667	250	6667	ns	
t <sub>R</sub>	Clock Rise Time		110		110		90		80	ns	Measured from 10%–90% of signal
t <sub>F</sub>	Clock Fall Time		70		60		55		50	ns	Measured from 10%–90% of signal
tL	Clock Low Time	435		150		90		80		ns	50% duty cycle, square wave input on XIN
t <sub>H</sub>	Clock High Time	450		145		85		75		ns	50% duty cycle, square wave input on XIN
t <sub>ACC(OP)</sub>	ALE to Valid Data		1340		490		340		300	ns	Add t for each WAIT STATE
t <sub>ACC(MR)</sub>	ALE to Valid Data		1875		620		405		360	ns	Add t for each WAIT STATE
t <sub>AFR</sub>	AD(0–7) Float after RD Falling		0		0		0		0	ns	
t <sub>BABE</sub>	BACK Rising to Bus Enable		1000		400		300		250	ns	
t <sub>BABF</sub>	BACK Falling to Bus Float		50		50		50		50	ns	
tBACL	BACK Fall to CLK Falling	425		125		60		55		ns	
t <sub>BRH</sub>	BREQ Hold Time	0		0		0		0		ns	
t <sub>BRS</sub>	BREQ Set-Up Time	100		50		50		45		ns	
tCAF	Clock Falling ALE Falling	0	70	0	65	0	60	0	55	ns	
t <sub>CAR</sub>	Clock Rising to ALE Rising	0	100	0	100	0	90	0	80	ns	
t <sub>CRD</sub>	Clock Rising to Read Rising		100		90		90		80	ns	
t <sub>CRF</sub>	Clock Rising to Refresh Falling		80		70		70		65	ns	
t <sub>DAI</sub>	ALE Falling to INTA Falling	445		160		95		85		ns	
t <sub>DAR</sub>	ALE Falling to RD Falling	400	575	160	250	100	180	90	160	ns	
t <sub>DAW</sub>	ALE Falling to WR Falling	900	1010	350	420	225	300	200	265	ns	
t <sub>D(BACK)1</sub>	ALE Falling to BACK Falling	2460		975		635		560		ns	Add t for each WAIT state Add t for opcode fetch cycles
tD(BACK)2	BREQ Rising to BACK Rising	500	1610	200	700	140	540	125	475	ns	
t <sub>D(I)</sub>	ALE Falling to INTR, NMI, RSTA-C, PS, BREQ, Inputs Valid		1360		475		284		250	ns	Add t for each WAIT state Add t for opcode fetch cycles
t <sub>DPA</sub>	Rising PS to Falling ALE	500	1685	200	760	140	580	125	510	ns	See <i>Figure 14</i> also
t <sub>D(WAIT)</sub>	ALE Falling to		550		250		170		125	ns	

Symbol	Parameter	NSC	800-1	NSC	800-3	NSC8	00-35	NSC800-4		Units	Notes
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
T <sub>H(ADH)1</sub>	A(8–15) Hold Time During Opcode Fetch	0		0		0		0		ns	
F <sub>H(ADH)2</sub>	A(8–15) Hold Time During Memory or IO, $\overline{RD}$ and $\overline{WR}$	400		100		85		60		ns	
F <sub>H(ADL)</sub>	AD(0–7) Hold Time	100		60		35		30		ns	
Г <sub>Н(WD)</sub>	Write Data Hold Time	400		100		85		75		ns	
INH	Interrupt Hold Time	0		0		0		0		ns	
INS	Interrupt Set-Up Time	100		50		50		45		ns	
NMI	Width of NMI Input	50		30		25		20		ns	
RDH	Data Hold after Read	0		0		0		0		ns	
RFLF	RFSH Rising to ALE Falling	60		50		45		40		ns	
RL(MR)	RD Rising to ALE Rising (Memory Read)	390		100		50		45		ns	
S(AD)	AD(0–7) Set-Up Time	300		45		45		40		ns	
S(ALE)	A(8–15), SO, SI, IO/ $\overline{M}$ Set-Up Time	350		70		55		50		ns	
S(WD)	Write Data Set-Up Time	385		75		35		30		ns	
W(ALE)	ALE Width	430		130		115		100		ns	
WН	WAIT Hold Time	0		0		0		0		ns	
W(I)	Width of INTR, RSTA-C, PS, BREQ	500		200		140		125		ns	
W(INTA)	INTA Strobe Width	1000		400		225		200		ns	Add two t states for first INTA of each interrupt response string Add t for each WAIT state
WL	WR Rising to ALE Rising	450		130		70		70		ns	
W(RD)	Read Strobe Width During Opcode Fetch	960		360		210		185		ns	Add t for each WAIT State Add t/2 for Memo Read Cycles
W(RFSH)	Refresh Strobe Width	1925		725		450		395		ns	
ws	WAIT Set-Up Time	100		70		60		55		ns	
W(WAIT)	WAIT Input Width	550		250		195		175		ns	
W(WR)	Write Strobe Width	985		370		250		220		ns	Add t for each WAIT sta
XCF	XIN to Clock Falling	25	100	15	95	5	90	5	80	ns	
XCB	XIN to Clock Rising	25	85	15	85	5	90	5	80	ns	
Note 1: T Note 2: C	est conditions: t = 1000 ns for NSC output timings are measured with a p	800-1, 40 urely cap	00 ns for acitive lo	NSC800, ad of 100	285 ns f ) pF.	or NSC80	0-35, 250	ns for N	SC800-4		





## **NSC800 HARDWARE**

### 6.0 Pin Descriptions

### 6.1 INPUT SIGNALS

**Reset Input (RESET IN):** Active low. Sets A (8–15) and AD (0–7) to TRI-STATE® (high impedance). Clears the contents of PC, I and R registers, disables interrupts, and activates reset out.

Bus Request (BREQ): Active low. Used when another device requests the system bus. The NSC800 recognizes  $\overline{BREQ}$  at the end of the current machine cycle, and sets A(8–15), AD(0–7), IO/ $\overline{M}$ ,  $\overline{RD}$ , and  $\overline{WR}$  to the high impedance state.  $\overline{RFSH}$  is high during a bus request cycle. The CPU acknowledges the bus request via the  $\overline{BACK}$  output signal.

**Non-Maskable Interrupt (** $\overline{\text{NMI}}$ **):** Active low. The non-maskable interrupt, generated by the peripheral device(s), is the highest priority interrupt. The edge sensitive interrupt requires only a pulse to set an internal flip-flop which generates the internal interrupt request. The  $\overline{\text{NMI}}$  flip-flop is monitored on the same clock edge as the other interrupts. It must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. When the processor accepts the interrupt the flip-flop resets automatically. Interrupt execution is independent of the interrupt enable flip-flop.  $\overline{\text{NMI}}$  execution results in saving the PC on the stack and automatic branching to restart address X'0066 in memory.

**Restart Interrupts, A, B, C (RSTA, RSTB, RSTC):** Active low level sensitive. The CPU recognizes restarts generated by the peripherals at the end of the current instruction, if their respective interrupt enable and master enable bits are set. Execution is identical to NMI except the interrupts vector to the following restart addresses:

Nomo	Restart
Name	Address (X')
NMI	0066
RSTA	003C
RSTB	0034
RSTC	002C
INTR (Mode 1)	0038

The order of priority is fixed. The list above starts with the highest priority.

Interrupt Request (INTR): Active low, level sensitive. The CPU recognizes an interrupt request at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set. INTR is the lowest priority interrupt. Program control selects one of three response modes which determines the method of servicing INTR in conjunction with INTA. See Interrupt Control.

**Wait (WAIT):** Active low. When set low during  $\overline{RD}$ ,  $\overline{WR}$  or  $\overline{INTA}$  machine cycles (during the  $\overline{WR}$  machine cycle, wait must be valid prior to write going active) the CPU extends its machine cycle in increments of t (wait) states. The wait machine cycle continues until the  $\overline{WAIT}$  input returns high.

The wait strobe input will be accepted only during machine cycles that have  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$  or  $\overline{\text{INTA}}$  strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.

**Power-Save (\overline{PS}):** Active low.  $\overline{PS}$  is sampled during the last t state of the current instruction cycle. When  $\overline{PS}$  is low, the

CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when  $\overline{\text{PS}}$  returns high (see Power Save Feature description).

**CRYSTAL (X<sub>IN</sub>, X<sub>OUT</sub>):** X<sub>IN</sub> can be used as an external clock input. A crystal can be connected across X<sub>IN</sub> and X<sub>OUT</sub> to provide a source for the system clock.

#### 6.2 OUTPUT SIGNALS

**Bus Acknowledge (BACK):** Active low. BACK indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device then commands the bus and its control signals.

Address Bits 8–15 [A(8–15)]: Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 address bits gets duplicated onto A(8–15). During a BREQ/BACK cycle, the A(8–15) bus is in the TRI-STATE mode.

**Reset Out (RESET OUT):** Active high. When RESET OUT is high, it indicates the CPU is being reset. This signal is normally used to reset the peripheral devices.

Input/Output/Memory (IO/ $\overline{M}$ ): An active high on the IO/ $\overline{M}$  output signifies that the current machine cycle is an input/ output cycle. An active low on the IO/ $\overline{M}$  output signifies that the current machine cycle is a memory cycle. It is TRI-STATE during <u>BREQ/BACK</u> cycles.

**Refresh (RFSH):** Active low. The refresh output indicates that the dynamic RAM refresh cycle is in progress. RFSH goes low during T3 and T4 states of all M1 cycles. During the refresh cycle, AD(0-7) has the refresh address and A(8-15) indicates the interrupt vector register data. RFSH is high during BREQ/BACK cycles.

Address Latch Enable (ALE): Active high. ALE is active only during the T1 state of any M cycle and also T3 state of the M1 cycle. The high to low transition of ALE indicates that a valid memory, I/O or refresh address is available on the AD(0-7) lines.

**Read Strobe** ( $\overline{\text{RD}}$ ): Active low. The CPU receives data via the AD(0–7) lines on the trailing edge of the  $\overline{\text{RD}}$  strobe. The  $\overline{\text{RD}}$  line is in the TRI-STATE mode during  $\overline{\text{BREQ}}/\overline{\text{BACK}}$  cycles.

Write Strobe ( $\overline{WR}$ ): Active low. The CPU sends data via the AD(0–7) lines while the  $\overline{WR}$  strobe is low. The  $\overline{WR}$  line is in the TRI-STATE mode during  $\overline{BREQ}/\overline{BACK}$  cycles.

**Clock (CLK):** CLK is the output provided for use as a system clock. The CLK output is a square wave at one half the input frequency.

Interrupt Acknowledge ( $\overline{INTA}$ ): Active low. This signal strobes the interrupt response vector from the interrupting peripheral devices onto the AD(0–7) lines. INTA is active during the M1 cycle immediately following the t state where the CPU recognized the INTR interrupt request.

Two of the three interrupt request modes use  $\overline{\text{INTA}}$ . In mode 0 one to four  $\overline{\text{INTA}}$  signals strobe a one to four byte instruction onto the AD(0–7) lines. In mode 2 one  $\overline{\text{INTA}}$  signal strobes the lower byte of an interrupt response vector onto the bus. In mode 1,  $\overline{\text{INTA}}$  is inactive and the CPU response to  $\overline{\text{INTR}}$  is the same as for an NMI or restart interrupt.

## 6.0 Pin Descriptions (Continued)

Status (SO, S1): Bus status outputs provide encoded information regarding the current M cycle as follows:

Machine Cycle		Statu	ıs	Cor RD 0 0 1 0 1 0 1 1 1 1	ntrol	
Machine Oyole	S0	S1	10/M		WR	
Opcode Fetch	1	1	0	0	1	
Memory Read	0	1	0	0	1	
Memory Write	1	0	0	1	0	
I/O Read	0	1	1	0	1	
I/O Write	1	0	1	1	0	
Halt*	0	0	0	0	1	
Internal Operation*	0	1	0	1	1	
Acknowledge of Int**	1	1	0	1	1	

\*ALE is not suppressed in this cycle.

\*\*This is the cycle that occurs immediately after the CPU accepts an interrupt (RSTA, RSTB, RSTC, INTR, NMI).

Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.

Note 2: No early status is provided for interrupt or hardware restarts.

## 7.0 Connection Diagrams



#### 6.3 INPUT/OUTPUT SIGNALS

Multiplexed Address/Data [AD(0-7)]: Active high						
At RD Time:	Input data to CPU.					
At WR Time:	Output data from CPU.					
At Falling Edge	Least significant byte of address					
of ALE Time:	during memory reference cycle. 8-bit port address during I/O reference cycle.					
During BREQ/ BACK Cycle:	High impedance.					

#### Chip Carrier Package





array, interrupt control, timing and control logic. These areas are connected via the 8-bit internal data bus. Detailed descriptions of these blocks ae provided in the following sec-

# 8.0 Functional Description (Continued)

### 8.1 REGISTER ARRAY

The NSC800 register array is divided into two parts: the dedicated registers and the working registers, as shown in *Figure 2*.

Main Reg. Set Alternate Reg. Set					
Accumulator	Flags	Accumulator	Flags		
А	F	A'	F'	`	1
В	С	B'	C′		Working
D	Е	D'	E'		Register
н	L	H'	L'	] ,	

Interrupt Vector I	Memory Refresh R		
Index Regi	ster IX		Dedicated
Index Regi	Index Register IY		
Stack Pointer SP			
Program C	ounter PC		

#### FIGURE 2. NSC800 Register Array

#### **8.2 DEDICATED REGISTERS**

There are 6 dedicated registers in the NSC800: two 8-bit and four 16-bit registers (see *Figure 3*).

Although their contents are under program control, the program has no control over their operational functions, unlike the CPU working registers. The function of each dedicated register is described as follows:

#### **CPU Dedicated Registers**

-	
Program Counter PC	(16)
Stack Pointer SP	(16)
Index Register IX	(16)
Index Register IY	(16)
Interrupt Vector Register I	(8)
Memory Refresh Register R	(8)

### FIGURE 3. Dedicated Registers

#### 8.2.1 Program Counter (PC)

The program counter contains the 16-bit address of the current instruction being fetched from memory. The PC increments after its contents have been transferred to the address lines. When a program jump occurs, the PC receives the new address which overrides the incrementer.

There are many conditional and unconditional jumps, calls, and return instructions in the NSC800's instruction repertoire that allow easy manipulation of this register in controlling the program execution (i.e. JP NZ nn, JR Zd2, CALL NC, nn).

#### 8.2.2 Stack Pointer (SP)

The 16-bit stack pointer contains the address of the current top of stack that is located in external system RAM. The stack is organized in a last-in, first-out (LIFO) structure. The pointer decrements before data is pushed onto the stack, and increments after data is popped from the stack.

Various operations store or retrieve, data on the stack. This, along with the usage of subroutine calls and interrupts, allows simple implementation of subroutine and interrupt nesting as well as alleviating many problems of data manipulation

#### 8.2.3 Index Register (IX and IY)

The NSC800 contains two index registers to hold independent, 16-bit base addresses used in the indexed addressing mode. In this mode, an index register, either IX or IY, contains a base address of an area in memory making it a pointer for data tables.

In all instructions employing indexed modes of operation, another byte acts as a signed two's complement displacement. This addressing mode enables easy data table manipulations.

#### 8.2.4 Interrupt Register (I)

When the NSC800 provides a Mode 2 response to  $\overline{\rm INTR}$ , the action taken is an indirect call to the memory location containing the service routine address. The pointer to the address of the service routine is formed by two bytes, the high-byte is from the I Register and the low-byte is from the interrupting peripheral. The peripheral always provides an even address for the lower byte (LSB=0). When the processor receives the lower byte from the peripheral it concatenates it in the following manner:

I Register	External byte	
8 bits	0	)
	1	

The LSB of the external byte must be zero.

#### FIGURE 4a. Interrupt Register

The even memory location contains the low-order byte, the next consecutive location contains the high-order byte of the pointer to the beginning address of the interrupt service routine.

#### 8.2.5 Refresh Register (R)

For systems that use dynamic memories rather than static RAM's, the NSC800 provides an integral 8-bit memory refresh counter. The contents of the register are incremented after each opcode fetch and are sent out on the lower portion of the address bus, along with a refresh control signal. This provides a totally transparent refresh cycle and does not slow down CPU operation.

The program can read and write to the R register, although this is usually done only for test purposes.

# 8.0 Functional Description (Continued)

#### 8.3 CPU WORKING AND ALTERNATE REGISTER SETS

### 8.3.1 CPU Working Registers

The portion of the register array shown in *Figure 4b* represents the CPU working registers. These sixteen 8-bit registers are general-purpose registers because they perform a multitude of functions, depending on the instruction being executed. They are grouped together also due to the types of instructions that use them, particularly alternate set operations.

The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data. The F register is included because of its interaction with the A register, and its manipulations in the alternate register set operations.

#### 8.3.2 Alternate Registers

The NSC800 registers designated as CPU working registers have one common feature: the existence of a duplicate register in an alternate register set. This architectural concept simplifies programming during operations such as interrupt response, when the machine status represented by the contents of the registers must be saved.

The alternate register concept makes one set of registers available to the programmer at any given time. Two instructions (EX AF, A'F' and EXX), exchange the current working set of registers with their alternate set. One exchange between the A and F registers and their respective duplicates (A' and F') saves the primary status information contained in the accumulator and the flag register. The second exchange instruction performs the exchange between the remaining registers, B, C, D, E, H, and L, and their respective alternates B', C', D', E', H', and L'. This essentially saves the contents of the original complement of registers while providing the programmer with a usable alternate set.

#### **CPU Main Working Register Set**

	-	-		
A	ccumulator A	(8)	Flags F	(8)
R	legister B	(8)	Register C	(8)
R	legister D	(8)	Register E	(8)
R	egister H	(8)	Register L	(8)

#### **CPU Alternate Working Register Set**

Accumulator A'	(8)	Flags F'	(8
Register B'	(8)	Register C'	(8
Register D'	(8)	Register E'	(8
Register H'	(8)	Register L'	(8

#### FIGURE 4b. CPU Working and Alternate Registers

## 8.4 REGISTER FUNCTIONS

### 8.4.1 Accumulator (A Register)

The A register serves as a source or destination register for data manipulation instructions. In addition, it serves as the accumulator for the results of 8-bit arithmetic and logic operations.

The A register also has a special status in some types of operations; that is, certain addressing modes are reserved for the A register only, although the function is available for all the other registers. For example, any register can be loaded by immediate, register indirect, or indexed addressing modes. The A register, however, can also be loaded via an additional register indirect addressing.

Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers. Any register can be rotated; however, while it requires a two-byte instruction to normally rotate any register, a single-byte instruction is available for rotating the contents of the accumulator (A register).

#### 8.4.2 F Register - Flags

The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations. The register can be read by pushing the contents onto the stack and then reading it, however, it cannot be written to. It is classified as a register because of its affiliation with the accumulator and the existence of a duplicate register for use in exchange instructions with the accumulator.

Of the six flags shown in *Figure 5*, only four can be directly tested by the programmer via conditional jump, call, and return instructions. They are the Sign (S), Zero (Z), Parity/ Overflow (P/V), and Carry (C) flags. The Half Carry (H) and Add/Subtract (N) flags are used for internal operations related to BCD arithmetic.



### 8.0 Functional Description (Continued) 8.4.3 Carry (C)

A carry from the highest order bit of the accumulator during an add instruction, or a borrow generated during a subtraction instruction sets the carry flag. Specific shift and rotate instructions also affect this bit.

Two specific instructions in the NSC800 instruction repertoire set (SCF) or complement (CCF) the carry flag.

Other operations that affect the C flag are as follows:

- Adds
- Subtracts
- Logic Operations (always resets C flag)
- Rotate Accumulator
- Rotate and Shifts
- Decimal Adjust
- Negation of Accumulator
- Other operations do not affect the C flag.

#### 8.4.4 Adds/Subtract (N)

This flag is used in conjunction with the H flag to ensure that the proper BCD correction algorithm is used during the decimal adjust instruction (DAA). The correction algorithm depends on whether an add or subtract was previously done with BCD operands.

The operations that set the N flag are:

- Subtractions
- Decrements (8-bit)
- Complementing of the Accumulator
- Block I/O
- Block Searches
- Negation of the Accumulator

The operations that reset the N flag are:

- Adds
- Increments
- Logic Operations
- Rotates
- Set and Complement Carry
- Input Register Indirect
- Block Transfers
- Load of the I or R Registers
- Bit Tests

Other operations do not affect the N flag.

#### 8.4.5 Parity/Overflow (P/V)

The Parity/Overflow flag is a dual-purpose flag that indicates results of logic and arithmetic operations. In logic operations, the P/V flag indicates the parity of the result; the flag is set (high) if the result is even, reset (low) if the result is odd. In arithmetic operations, it represents an overflow condition when the result, interpreted as signed two's complement arithmetic, is out of range for the eight-bit accumulator (i.e. -128 to +127).

The following operations affect the P/V flag according to the parity of the result of the operation:

- Logic Operations
- Rotate and Shift
- Rotate Digits
- Decimal Adjust
- Input Register Indirect

The following operations affect the P/V flag according to the overflow result of the operation.

- Adds (16 bit with carry, 8-bit with/without carry)
- Subtracts (16 bit with carry, 8-bit with/without carry)
- Increments and Decrements
- Negation of Accumulator

The P/V flag has no significance immediately after the following operations.

- Block I/O
- Bit Tests

In block transfers and compares, the P/V flag indicates the status of the BC register, always ending in the reset state after an auto repeat of a block move. Other operations do not affect the P/V flag.

#### 8.4.6 Half Carry (H)

This flag indicates a BCD carry, or borrow, result from the low-order four bits of operation. It can be used to correct the results of a previously packed decimal add, or subtract, operation by use of the Decimal Adjust Instruction (DAA).

The following operations affect the H flag:

- Adds (8-bit)
- Subtracts (8-bit)
- Increments and Decrements
- Decimal Adjust
- Negation of Accumulator
  - Always Set by: Logic AND Complement Accumulator

Bit Testing

- Always Reset By: Logic OR's and XOR's
  - Rotates and Shifts

Set Carry Input Register Indirect

- Block Transfers
- DIUCK ITAIISIEI

Loads of I and R Registers

The H flag has no significance immediately after the following operations.

- 16-bit Adds with/without carry
- 16-Bit Subtracts with carry
- Complement of the carry
- Block I/O
- Block Searches

Other operations do not affect the H flag.

## 8.0 Functional Description (Continued)

#### 8.4.7 Zero Flag (Z)

Loading a zero in the accumulator or when a zero results from an operation sets the zero flag.

- The following operations affect the zero flag.
  - Adds (16-bit with carry, 8-bit with/without carry)
  - Subtracts (16-bit with carry, 8-bit with/without carry)
  - Logic Operations
  - Increments and Decrements
  - Rotate and Shifts
  - Rotate Digits
  - Decimal Adjust
  - Input Register Indirect
  - Block I/O (always set after auto repeat block I/O)
  - Block Searches
  - Load of I and R Registers
  - Bit Tests
  - Negation of Accumulator

The Z flag has no significance immediately after the following operations:

Block Transfers

Other operations do not affect the zero flag.

#### 8.4.8 Sign Flag (S)

The sign flag stores the state of bit 7 (the most-significant bit and sign bit) of the accumulator following an arithmetic operation. This flag is of use when dealing with signed numbers.

The sign flag is affected by the following operation according to the result:

- Adds (16-bit with carry, 8-bit with/without carry)
- Subtracts (16-bit with carry, 8-bit with/without carry)
- Logic Operations
- Increments and Decrements
- Rotate and Shifts
- Rotate Digits
- Decimal Adjust
- Input Register Indirect
- Block Search
- Load of I and R Registers
- Negation of Accumulator

The S flag has no significance immediately after the following operations:

- Block I/O
- Block Transfers
- Bit Tests

Other operations do not affect the sign bit.

#### 8.4.9 Additional General-Purpose Registers

The other general-purpose registers are the B, C, D, E, H and L registers and their alternate register set, B', C', D', E', H' and L'. The general-purpose registers can be used interchangeably.

In addition, the B and C registers perform special functions in the NSC800 expanded I/O capabilities, particularly block I/O operations. In these functions, the C register can address I/O ports; the B register provides a counter function when used in the register indirect address mode.

When used with the special condition jump instruction (DJNZ) the B register again provides the counter function.

## 8.4.10 Alternate Configurations

The six 8-bit general purpose registers (B,C,D,E,H,L) will combine to form three 16-bit registers. This occurs by concatenating the B and C registers to form the BC register, the D and E registers form the DE register, and the H and L registers form the HL register.

Having these 16-bit registers allows 16-bit data handling, thereby expanding the number of 16-bit registers available for memory addressing modes. The HL register typically provides the pointer address for use in register indirect addressing of the memory.

The DE register provides a second memory pointer register for the NSC800's powerful block transfer operations. The BC register also provides an assist to the block transfer operations by acting as a byte-counter for these operations.

#### 8.5 ARITHMETIC-LOGIC UNIT (ALU)

The arithmetic, logic and rotate instructions are performed by the ALU. The ALU internally communicates with the registers and data buffer on the 8-bit internal data bus.

#### 8.6 INSTRUCTION REGISTER AND DECODER

During an opcode fetch, the first byte of an instruction is transferred from the data buffer (i.e. its on the internal data bus) to the instruction register. The instruction register feeds the instruction decoder, which gated by timing signals, generates the control signals that read or write data from or to the registers, control the ALU and provide all required external control signals.

## 9.0 Timing and Control

#### 9.1 INTERNAL CLOCK GENERATOR

An inverter oscillator contained on the NSC800 chip provides all necessary timing signals. The chip operation frequency is equal to one half of the frequency of this oscillator.

The oscillator frequency can be controlled by one of the following methods:

1. Leaving the  $X_{OUT}$  pin unterminated and driving the  $X_{IN}$  pin with an externally generated clock as shown in *Figure* 6. When driving  $X_{IN}$  with a square wave, the minimum duty cycle is 30% high.



# TL/C/5171-13

- Connecting a crystal with the proper biasing network between X<sub>IN</sub> and X<sub>OUT</sub> as shown in *Figure 7*. Recommended crystal is a parallel resonance AT cut crystal.
  - Note 1: If the crystal frequency is between 1 MHz and 2 MHz a series resistor, R<sub>S</sub>, (4701 to 15001) should be connected between X<sub>OUT</sub> and R, XTAL and C<sub>Z</sub>. Additionally, the capacitance of C1 and C2 should be increased by 2 to 3 times the recommended value. For crystal frequencies less than 1 MHz higher values of C1 and C2 may be required. Crystal parameters will also affect the capacitive loading requirements.



FIGURE 7. Use Of Crystal

The CPU has a minimum clock frequency input (@  $X_{IN}$ ) of 300 kHz, which results in 150 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has  $X_{IN}$  low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets these minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current drain will be 2 mA. This current drain an opcode fetch cycle then stopping the clock. For clock stop circuit, see *Figure 8*.



### 9.2 CPU TIMING

The NSC800 uses a multiplexed bus for data and addresses. The 16-bit address bus is divided into a high-order 8-bit address bus that handles bits 8–15 of the address, and a low-order 8-bit multiplexed address/data bus that handles bits 0–7 of the address and bits 0–7 of the data. Strobe outputs from the NSC800 (ALE,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ ) indicate when a valid address or data is present on the bus. IO/ $\overline{\text{M}}$  indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address [AD(0-7)] onto the upper address bus [A(8-15)]. The eight bits of address will stay on A(8-15) for the entire machine cycle and can be used for chip selection directly.

*Figure 9* illustrates the timing relationship for opcode fetch cycles with and without a wait state.



During the opcode fetch, the CPU places the contents of the PC on the address bus. The falling edge of ALE indicates a valid address on the AD(0-7) lines. The WAIT input is sampled during  $t_2$  and if active causes the NSC800 to insert a wait state ( $t_w$ ). WAIT is sampled again during  $t_w$  so

that when it goes inactive, the CPU continues its opcode fetch by latching in the data on the rising edge of  $\overline{\text{RD}}$  from the AD(0–7) lines. During t<sub>3</sub>, RFSH goes active and AD(0–7) has the dynamic RAM refresh address from register R and A(8–15) the interrupt vector from register I.



*Figure 10* shows the timing for memory read (other than opcode fetchs) and write cycles with and without a wait state. The  $\overline{\text{RD}}$  stobe is widened by  $\frac{t}{2}$  (half the machine state) for memory reads so that the actual latching of the input data occurs later.

*Figure 11* shows the timing for input and output cycles with and without wait states. The CPU automatically inserts one wait state into each I/O instruction to allow sufficient time for an I/O port to decode the address.



## 9.0 Timing and Control (Continued) 9.3 INITIALIZATION

RESET IN initializes the NSC800; RESET OUT initializes the peripheral components. The Schmitt trigger at the RESET IN input facilitates using an R-C network reset scheme during power up (see *Figure 12*).

To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:

- Apply power (V<sub>CC</sub> and GND) and set RESET IN active (low). Allow sufficient time (approximately 30 ms if a crystal is used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT goes high as soon as the active RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. RESET OUT signal is available to reset the peripherals.
- Set RESET IN high. RESET OUT then goes low as the inactive RESET IN signal is clocked into the first flip-flop after the on-chip Schmitt trigger. Following this the CPU initiates the first opcode fetch cycle.

**Note:** The NSC800 initialization includes: Clear PC to X'0000 (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTER-RUPTS for more details). The CPU disables maskable interrupts and enters INTR Mode 0. While RESET IN is active (low), the A(8–15) and AD(0–7) lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state (see *Figure 13*).



#### 9.4 POWER-SAVE FEATURE

The NSC800 provides a unique power-save mode by the means of the  $\overline{\text{PS}}$  pin.  $\overline{\text{PS}}$  input is sampled at the last t state of the last M cycle of an instruction. After recognizing an active (low) level on  $\overline{\text{PS}}$ , The NSC800 stops its internal clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The NSC800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address. When  $\overline{\text{PS}}$  returns high, the opcode fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the NSC800 was interrupted simultaneously with  $\overline{\text{PS}}$  (i.e.  $\overline{\text{PS}}$  has priority over a simultaneously occurring interrupt). However, interrupts are not accepted during power save. *Figure 14* illustrates the power save timing.





\*S0, S1 during BREQ will indicate same machine cycle as during the cycle when BREQ was accepted.  $t_Z\!=\!$  time states during which bus and control signals are in high impedance mode.

#### FIGURE 15. Bus Acknowledge Cycle

In the event  $\overline{\text{BREQ}}$  is asserted (low) at the end of an instruction cycle and  $\overline{\text{PS}}$  is active simultaneously, the following occurs:

1. The NSC800 will go into BACK cycle.

2. Upon completion of  $\overline{BACK}$  cycle if  $\overline{PS}$  is still active the CPU will go into power-save mode.

#### 9.5 BUS ACCESS CONTROL

Figure 15 illustrates bus access control in the NSC800. The external device controller produces an active BREQ signal that requests the bus. When the CPU responds with  $\overline{\mathsf{BACK}}$ then the bus and related control strobes go to high impedance (TRI-STATE) and the RFSH signal remains high. It should be noted that (1) BREQ is sampled at the last t state of any M machine cycle only. (2) The NSC800 will not acknowledge any interrupt/restart requests, and will not peform any dynamic RAM refresh functions until after BREQ input signal is inactive high. (3) BREQ signal has priority over all interrupt request signals, should  $\overline{\text{BREQ}}$  and interrupt request become active simultaneously. Therefore, interrupts latched at the end of the instruction cycle will be serviced after a simultaneously occurring BREQ. NMI is latched during an active BREQ.

#### 9.6 INTERRUPT CONTROL

The NSC800 has five interrupt/restart inputs, four are maskable (RSTA, RSTB, RSTC, and INTR) and one is non-maskable (NMI). NMI has the highest priority of all interrupts; the user cannot disable NMI. After recognizing an active input on NMI, the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location X'0066). NMI is intended for interrupts requiring immediate attention, such as power-down, control panel, etc.

RSTA, RSTB and RSTC are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and X'002C, respectively. Note that the CPU response to the NMI and RST (A, B, C) request input is basically identical, except for the restored memory location. Unlike NMI, however, restart request inputs must be enabled.

Figure 16 illustrates NMI and RST interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction then starts from the interrupts restart location. Note: RD does not go low during this dummy opcode fetch. A unique indica-tion of INTA can be decoded using 2 ALEs and RD.



Note 1: This is the only machine cycle that does not have an HD, WH, or INTA strobe but will accept a wait strobe. FIGURE 16. Non-Maskable and Restart Interrupt Machine Cycle

The NSC800 also provides one more general purpose interrupt request input,  $\overline{\rm INTR}$ . When enabled, the CPU responds to  $\overline{\rm INTR}$  in one of the three modes defined by instruction IM0, IM1, and IM2 for modes 0, 1, and 2, respectively. Following reset, the CPU automatically enables mode 0.

Interrupt (INTR) Mode 0: The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. The CPU inserts two wait states during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities (*Figure 18*). This can be any instruction from one to four bytes. The most popular instruction is one-byte call (restart instruction) or a three-byte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two (which do not include wait states) read NN.

Note: If the instruction stored in the ICU doesn't require the PC to be pushed onto the stack (eq. JP nn), then the PC will not be pushed.

Interrupt ( $\overline{\text{INTR}}$ ) Mode 1: Similar to restart interrupts except the restart location is X'0038 (*Figure 18*).

**Interrupt (INTR) Mode 2:** With this mode, the programmer maintains a table that contains the 16-bit starting address of every interrupt service routine. This table can be located anywhere in memory. When the CPU accepts a Mode 2 interrupt (*Figure 17*), it forms a 16-bit pointer to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register. The lower 8 bits of the pointer are supplied by the interrupting device with the LSB forced to zero. The programmer must load the interrupt vector prior to the interrupt occurring. The CPU uses the pointer to get the two adjacent bytes from the interrupt service routine starting address table to complete 16-bit service routine starting address table to complet 16-bit service routine starting address table to complete 16-bit service routine starting address table to complet 16-bit service routine starting address table

dress. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted.

Note that the programmer can change this table at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.

The interrupts have fixed priorities built into the NSC800 as:

66	(Highest Priority)
3C	
34	
2C	
38	(Lowest Priority)
	966 3C 934 92C 938

Interrupt Enable, Interrupt Disable. The NSC800 has two types of interrupt inputs, a non-maskable interrupt and four software maskable interrupts. The non-maskable interrupt ( $\overline{\text{NMI}}$ ) cannot be disabled by the programmer and will be accepted whenever a peripheral device requests an interrupt. The  $\overline{\text{NMI}}$  is usually reserved for important functions that must be serviced when they occur, such as imminent power failure. The programmer can selectively enable or disable maskable interrupts ( $\overline{\text{INT}}$ ,  $\overline{\text{RSTA}}$ ,  $\overline{\text{RSTB}}$  and  $\overline{\text{RSTC}}$ ). This selectivity allows the programmer to disable the maskable interrupts during periods when timing constraints don't allow program interruption.

There are two interrupt enable flip-flops (IFF<sub>1</sub> and IFF<sub>2</sub>) on the NSC800. Two instructions control these flip-flops. Enable Interrupt (EI) and Disable Interrupt (DI). The state of IFF<sub>1</sub> determines the enabling or disabling of the maskable interrupts, while IFF<sub>2</sub> is used as a temporary storage location for the state of IFF<sub>1</sub>.

A reset to the CPU will force both IFF<sub>1</sub> and IFF<sub>2</sub> to the reset state disabling maskable interrupts. They can be enabled by an El instruction at any time by the programmer. When an El instruction is executed, any pending interrupt requests will not be accepted until after the instruction following El has been executed. This single instruction delay is necessary in situations where the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The El instruction sets both IFF<sub>1</sub> and IFF<sub>2</sub>

to the enable state. When the CPU accepts an interrupt, both IFF<sub>1</sub> and IFF<sub>2</sub> are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new EI instruction. Note that for all the previous cases, IFF<sub>1</sub> and IFF<sub>2</sub> are always equal.

The function of IFF<sub>2</sub> is to retain the status of IFF<sub>1</sub> when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, IFF<sub>1</sub> is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of IFF<sub>1</sub> is saved by IFF<sub>2</sub>





so that the complete state of the CPU just prior to the nonmaskable interrupt may be restored. The method of restoring the status of IFF<sub>1</sub> is through the execution of a Return Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is completed, the contents of IFF<sub>2</sub> are now copied back into IFF<sub>1</sub>, so that the status of IFF<sub>1</sub> just prior to the acceptance of the non-maskable interrupt will be automatically restored.

*Figure 19* depicts the status of the flip flops during a sample series of interrupt instructions.

**Interrupt Control Register.** The interrupt control register (ICR) is a 4-bit, write only register that provides the programmer with a second level of maskable control over the four maskable interrupt inputs.

The ICR is internal to the NSC800 CPU, but is addressed through the I/O space at I/O address port X'BB. Each bit in the register controls a mask bit dedicated to each maskable interrupt, RSTA, RSTB, RSTC and INTR. For an interrupt request to be accepted on any of these inputs, the corresponding mask bit in the ICR must be set (= 1) and IFF<sub>1</sub> and IFF<sub>2</sub> must be set. This provides the programmer with control over individual interrupt inputs rather than just a system wide enable or disable.



	Interrupt Enable for intrit
1 IEC	Interrupt Enable for RSTC
2 IEB	Interrupt Enable for RSTB
3 IEA	Interrupt Enable for $\overline{RSTA}$

For example: In order to enable  $\overline{\mbox{PSTB}},$  CPU interrupts must be enabled and IEB must be set.

At reset, IEI bit is set and other mask bits IEA, IEB, IEC are cleared. This maintains the software compatibility between NSC800 and Z80A.

Execution of an I/O block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), r and OUT (N), A.

Operation	IFF <sub>1</sub>	IFF <sub>2</sub>	Comment
Initialize	0	0	Interrupt Disabled
•			
•			
•			
EI	1	1	Interrupt Enabled after
•			next instruction
•			
•			
INTR	0	0	Interrupt Disable and INTR
			Being Serviced
•			
•			
•			
EI	1	1	Interrupt Enabled after
			next instruction
REI	1	1	Interrupt Enabled
•			
•			
•	•		late must Dischlard
NMI	0	1	Interrupt Disabled
•			
•			
			late much Excellent
REIN	1	1	Interrupt Enabled
	~	•	Interrupt Dischlad
	0	0	Interrupt Disabled
•			
•			
NIMI	0	0	Interrupt Disabled and NMI
	0	0	Roing Sonvised
•			Beilig Serviced
•			
RETN	0	٥	Interrupt Disabled and INTR
•	0	0	Being Serviced
•			
•			
FI	1	1	Interrupt Enabled after
	•	•	next instruction
BET	1	1	Interrupt Enabled
•	•	•	
•			
•			
FIGURE 10	FF4 an	d IEE-	States Immediately after the
(	)perati	on has	been Completed

## **NSC800 SOFTWARE**

### **10.0 Introduction**

This chapter provides the reader with a detailed description of the NSC800 software. Each NSC800 instruction is described in terms of opcode, function, flags affected, timing, and addressing mode.

## **11.0 Addressing Modes**

The following sections describe the addressing modes supported by the NSC800. Note that particular addressing modes are often restricted to certain types of instructions. Examples of instructions used in the particular addressing modes follow each mode description.

The 10 addressing modes and 158 instructions provide a flexible and powerful instruction set.

### 11.1 REGISTER

The most basic addressing mode is that which addresses data in the various CPU registers. In these cases, bits in the opcode select specific registers that are to be addressed by the instruction.

Example:

Instruction: Load register B from register C Mnemonic: LD B,C Opcode:



In this instruction, both the B and C registers are addressed by opcode bits.

#### 11.2 IMPLIED

The implied addressing mode is an extension to the register addressing mode. In this mode, a specific register, the accumulator, is used in the execution of the instruction. In particular, arithmetic operations employ implied addressing, since the A register is assumed to be the destination register for the result without being specifically referenced in the opcode.

Example:

Instruction: Subtract the contents of register D from the Accumulator (A register)

Mnemonic: SUB D Opcode:



In this instruction, the D register is addressed with register addressing, while the use of the A register is implied by the opcode.

#### 11.3 IMMEDIATE

The most straightforward way of introducing data to the CPU registers is via immediate addressing, where the data is contained in an additional byte of multi-byte instructions. Example:

Instruction: Load the E register with the constant value

X'7C. Mnemonic: LD

Mnemonic: LD E,X'7C Opcode:



In this instruction, the E register is addressed with register addressing, while the constant X'7C is immediate data in the second byte of the instruction.

#### **11.4 IMMEDIATE EXTENDED**

As immediate addressing allows 8 bits of data to be supplied by the operand, immediate extended addressing allows 16 bits of data to be supplied by the operand. These are in two additional bytes of the instruction.

Example:

Instruction: Load the 16-bit IX register with the constant value X'ABCD.

Mnemonic: LD IX,X'ABCD Opcode:



TL/C/5171-53

In this instruction, register addressing selects the IX register, while the 16-bit quanity X'ABCD is immediate data supplied as immediate extended format.

## 11.0 Addressing Modes (Continued)

#### 11.5 DIRECT ADDRESSING

Direct addressing is the most straightforward way of addressing supplies a location in the memory space. Direct addressing, 16-bits of memory address information in two bytes of data as part of the instruction. The memory address could be either data, source of destination, or a location for program execution, as in program control instructions. Example:

Instruction: Jump to location X'0377

Mnemonic: JP X'0377

Opcode:	
1 1 0 0 0 0 1 1	—Defines jump opcode
0 1 1 1 0 1 1 1	Constant X'0377
0_0_0_0_0_1_1	

This instruction loads the Program Counter (PC) is loaded with the constant in the second and third bytes of the instruction. The program counter contents are transferred via direct addressing.

#### **11.6 REGISTER INDIRECT**

Next to direct addressing, register indirect addressing pro-vides the second most straightforward means of addressing memory. In register indirect addressing, a specified register pair contains the address of the desired memory location. The instruction references the register pair and the register contents define the memory location of the operand. Example:

Instruction: Add the contents of memory location X'0254 to the A register. The HL register contains X'0254.

Mnemonic: ADD A,(HL) Opcode

This instruction uses implied addressing of the A and HL registers and register indirect addressing to access the data pointed to by the HL register.

#### 11.7 INDEXED

The most flexible mode of memory addressing is the indexed mode. This is similar to the register indirect mode of addressing because one of the two index registers (IX or IY) contains the base memory address. In addition, a byte of data included in the instruction acts as a displacement to the address in the index register.

Indexed addressing is particularly useful in dealing with lists of data.

Example

Instruction: Increment the data in memory location X'1020. The IY register contains X'1000.

(IY+X'20) Mnemonic: INC



TL/C/5171-54

The indexed addressing mode uses the contents of index registers IX or IY along with the displacement to form a pointer to memory.

#### 11.8 RELATIVE

Certain instructions allow memory locations to be addressed as a position relative to the PC register. These instructions allow jumps to memory locations which are offsets around the program counter. The offset, together with the current program location, is determined through a displacement byte included in the instruction. The formation of this displacement byte is explained more fully in the "Instructions Set" section.

Example:

Instruction: Jump to a memory location 7 bytes beyond the current location.



0\_0\_0\_0\_0\_1\_0\_1



-Displacement to be applied to the PC

The program will continue at a location seven locations past the current PC.

## 11.0 Addressing Modes (Continued)

### 11.9 MODIFIED PAGE ZERO

A subset of NSC800 instructions (the Restart instructions) provides a code-efficient single-byte instruction that allows CALLs to be performed to any one of eight dedicated locations in page zero (locations X'0000 to X'00FF). Normally, a CALL is a 3-byte instruction employing direct memory addressing.

Example:

Instruction: Perform a restart call to location X'0028. Mnemonic: RST X'28

Opcode:



restart locations TL/C/5171-55

р	00H	08H	10H	18H	20H	28H	30H	38H
t	000	001	010	011	100	101	110	111

Program execution continues at location X'0028 after execution of a single-byte call employing modified page zero addressing.

#### 11.10 BIT

The NSC800 allows setting, resetting, and testing of individual bits in registers and memory data bytes. Example:

Operation: Set bit 2 in the L register Mnemonic: SET 2,L Opcode:





TL/C/5171-56

Bit addressing allows the selection of bit 2 in the L register selected by register addressing.

## **12.0 Instruction Set**

This section details the entire NSC800 instruction set in

- terms of
  - Opcode
  - Instruction
  - Function
  - Timing
  - Addressing Mode

The instructions are grouped in order under the following functional headings:

- 8-Bit Loads
- 16-Bit Loads
- 8-Bit Arithmetic
- 16-Bit Arithmetic
- Bit Set, Reset, and Test
- Rotate and Shift
- Exchanges
- Memory Block Moves and Searches
- Input/Output
- CPU Control
- Program Control

## **12.1 Instruction Set Index**

Alphabetical Assembly Mnemonic	Operation	Page
ADC A,m <sub>1</sub>	Add, with carry, memory location contents to Accumulator	40
ADC A,n	Add, with carry, immediate data n to Accumulator	38
ADC A,r	Add, with carry, register r contents to Accumulator	36
ADC HL,pp	Add, with carry, register pair pp to HL	43
ADD A,m <sub>1</sub>	Add memory location contents to Accumulator	40
ADD A,n	Add immediate data n to Accumulator	38
ADD A,r	Add register r contents to Accumulator	36
ADD HL,pp	Add register pair pp to HL	43
ADD IX,pp	Add register pair pp to IX	43
ADD IY,pp	Add register pair pp to IY	43
ADD ss,pp	Add register pair pp to contents of register pair ss	43
AND m <sub>1</sub>	Logical 'AND' memory contents to Accumulator	41
AND n	Logical 'AND' immediate data to Accumulator	39
AND r	Logical 'AND' register r contents to Accumulator	36
BIT b,m <sub>1</sub>	Test bit b of location m <sub>1</sub>	45
BIT b,r	Test bit b of register r	44
CALL cc,nn	Call subroutine at location nn if condition cc is true	56
CALL nn	Unconditional call to subroutine at location nn	56
CCF	Complement carry flag	38
CP m <sub>1</sub>	Compare memory contents with Accumulator	42
CP n	Compare immediate data n with Accumulator	40
CP r	Compare register r to contents with Accumulator	37
CPD	Compare location (HL) and Accumulator, decrement HL and BC	50
CPDR	Compare location (HL) and Accumulator, decrement HL and BC; repeat until $BC = 0$	51
CPI	Compare location (HL) and Accumulator, increment HL, decrement BC	50
CPIR	Compare location (HL) and Accumulator, increment HL, decrement BC; repeat until $BC = 0$	51
CPL	Complement Accumulator (1's complement)	37
DAA	Decimal adjust Accumulator	38
DEC m <sub>1</sub>	Decrement data in memory location m <sub>1</sub>	42
DEC r	Decrement register r contents	37
DEC rr	Decrement register pair rr contents	44

Alphabetical Assembly Mnemonic	Operation	Page
DI	Disable interrupts	54
DJNZ,d	Decrement B and jump relative $B\neq0$	56
El	Enable interrupts	54
X (SP),ss	Exchange the location (SP) with register ss	50
X AF,A'F'	Exchange the contents of AF and A'F'	49
X DE,HL	Exchange the contents of DE and HL	49
XX	Exchange the contents of BC, DE and HL with the contents of B'C, D'E' and H'L', respectively	50
IALT	Halt (wait for interrupt or reset)	54
V 0	Set interrupt mode 0	54
VI 1	Set interrupt mode 1	55
M 2	Set interrupt mode 2	55
N A,(n)	Load Accumulator with input from device (n)	52
N r,(C)	Load register r with input from device (C)	52
NC m <sub>1</sub>	Increment data in memory location m1	42
NC r	Increment register r	37
NC rr	Increment contents of register pair rr	43
ND	Load location (HL) with input from port (C), decrement HL and B	52
NDR	Load location (HL) with input from port (C), decrement HL and B; repeat until B $=$ 0	54
NI	Load location (HL) with input from port (C), increment HL, decrement B	52
NIR	Load location (HL) with input from port (C), increment HL, decrement B; repeat until $B = 0$	53
P cc,nn	Jump to location nn, if condition cc is true	55
P nn	Unconditional jump to location nn	55
P (ss)	Unconditional jump to location (ss)	55
Rd	Unconditional jump relative to PC + d	55
R kk,d	Jump relative to PC $+ d$ , if kk true	55
.D A,I	Load Accumulator with register I contents	32
.D A,m <sub>2</sub>	Load Accumulator from location m <sub>2</sub>	33
.D A,R	Load Accumulator with register R contents	32
.D I,A	Load register I with Accumulator contents	32
.D m <sub>1</sub> ,n	Load memory with immediate data n	33
.D m <sub>1</sub> ,r	Load memory from register r	32
.D m <sub>2</sub> ,A	Load memory from Accumulator	33
.D (nn),rr	Load memory location nn with register pair rr	34
Dr,m <sub>1</sub>	Load register r from memory	33
Dr,n	Load register with immediate data n	32
.D R,A	Load register H from Accumulator	32
Dr <sub>d</sub> ,r <sub>s</sub>	Load destination register r <sub>d</sub> from source register r <sub>s</sub>	32
Drr,(nn)	Load register pair rr from memory location nn	35
D rr,nn	Load register pair fr with immediate data nn	34
D SP,SS	Load SP from register pair ss	34 50
	Load location (DE) with location (HL), decrement DE, HL and BC repeat until $PC = 0$	50
	Load location (DE) with location (HL), decrement DE and HL decrement $PC$	50
DIR	Load location (DE) with location (HL), increment DE and HL, decrement BC; repeat until BC = 0	51
IEG	Negate Accumulator (2's complement)	38
	No operation	54

Alphabetical		
Assembly Mnemonic	Operation	Page
DR m₁	Logical 'OR' of memory location contents and accumulator	41
) Rn	Logical 'OR' of immediate data n and Accumulator	39
)Rr	Logical 'OR' of register r and Accumulator	37
TDR	Load output port (C) with location (HI) decrement HI and B repeat until $B = 0$	54
DTIR	Load output port (C) with location (HL), increment HL, decrement B; repeat until $B = 0$	53
OUT (C).r	Load output port (C) with register r	52
OUT (n).A	Load output port (n) with Accumulator	53
	Load output port (C) with location (HL) decrement HL and B	53
DUTI	Load output port (C) with location (HL), increment HL, decrement B	52
POP qq	Load register pair qq with top of stack	35
'USH qq	Load top of stack with register pair qq	35
≀ES b,m <sub>1</sub>	Reset bit b of memory location m <sub>1</sub>	44
RES b,r	Reset bit b of register r	44
RET	Unconditional return from subroutine	56
RET cc	Return from subroutine, if cc true	56
RETI	Unconditional return from interrupt	56
RETN	Unconditional return from non-maskable interrupt	57
≀L m <sub>1</sub>	Rotate memory contents left through carry	47
≀L r	Rotate register r left through carry	45
RLA	Rotate Accumulator left through carry	45
RLC m <sub>1</sub>	Rotate memory contents left circular	47
RLCr	Rotate register r left circular	45
RLCA	Rotate Accumulator left circular	45
RLD	Rotate digit left and right between Accumulator and memory (HL)	49
Rm₁	Rotate memory contents right through carry	48
R r	Rotate register r right through carry	46
RA	Rotate Accumulator right through carry	48
RC m <sub>1</sub>	Rotate memory contents right circular	47
RCr	Rotate register r right circular	45
RCA	Rotate Accumulator right circular	46
RD	Rotate digit right and left between Accumulator and memory (HL)	49
IST P	Restart to location P	57
BC A,m <sub>1</sub>	Subtract, with carry, memory contents from Accumulator	41
BC A,n	Subtract, with carry, immediate data n from Accumulator	39
BC A,r	Subtract, with carry, register r from Accumulator	36
BC HL,pp	Subtract, with carry, register pair pp from HL	43
SCF	Set carry flag	38
ET b,m <sub>1</sub>	Set bit b in memory location m <sub>1</sub> contents	44
ET b,r	Set bit b in register r	44
SLA m <sub>1</sub>	Shift memory contents left, arithmetic	48
SLA r	Shift register r left, arithmetic	46
SRA m <sub>1</sub>	Shift memory contents right, arithmetic	48
SRA r	Shift register r right, arithmetic	46
SRL m <sub>1</sub>	Shift memory contents right, logical	48
RL r	Shift register r right, logical	46
SUB m <sub>1</sub>	Subtract memory contents from Accumulator	40
SUB n	Subtract immediate data n from Accumulator	39
iUB r	Subtract register r from Accumulator	36
OR m <sub>1</sub>	Exclusive 'OR' memory contents and Accumulator	42
(OR n	Exclusive 'OR' immediate data n and Accumulator	39
(OB r	Exclusive 'OB' register r and Accumulator	37

## 12.0 Instruction Set (Continued)

#### 12.2 INSTRUCTION SET MNEMONIC NOTATION

In the following instruction set listing, the notations used are shown below.b: Designates one bit in a register or memory location.

- Bit address mode uses this indicator.
- cc: Designates condition codes used in conditional Jumps, Calls, and Return instruction; may be:
  - NZ = Non-Zero (Z flag=0)Z = Zero (Z flag=1)
  - NC = Non-Carry (C flag=0)
  - C = Carry (C flag = 1)
  - PO = Parity Odd or No Overflow (P/V=0)
  - PE = Parity Even or Overflow (P/V=1)
  - P = Positive (S=0)
  - M = Negative (S=1)
- d: Designates an 8-bit signed complement displacement. Relative or indexed address modes use this
- indicator.kk: Subset of cc condition codes used in conjunction with conditional relative jumps; may be NZ, Z, NC or C.
- m1: Designates (HL), (IX+d) or (IY+d). Register indirect or indexed address modes use this indicator.
- m<sub>2</sub>: Designates (BC), (DE) or (nn). Register indirect or direct address modes use this indicator.
- n: Any 8-bit binary number.
- nn: Any 16-bit binary number.
- p: Designates restart vectors and may be the hex values 0, 8, 10, 18, 20, 28, 30 or 38. Restart instructions employing the modified page zero addressing mode use this indicator.
- pp: Designates the BC, DE, SP or any 16-bit register used as a destination operand in 16-bit arithmetic operations employing the register address mode.
- qq: Designates BC, DE, HL, A, F, IX, or IY during operations employing register address mode.
- r: Designates A, B, C, D, E, H or L. Register addressing modes use this indicator.
- rr: Designates BC, DE, HL, SP, IX or IY. Register addressing modes use this indicator.
- ss: Designates HL, IX or IY. Register addressing modes use this indicator.
- X<sub>L</sub>: Subscript L indicates the lower-order byte of a 16-bit register.
- X<sub>H</sub>: Subscript H indicates the high-order byte of a 16-bit register.
- (): parentheses indicate the contents are considered a pointer address to a memory or I/O location.

12.3 ASS	SEMBLED	OBJECT			4
Regist	er Codes:				
r	Register	rp	Register	rs	Register
000	В	00	BC	00	BC
001	С	01	DE	01	DE
010	D	10	HL	10	HL
011	Е	11	SP	11	AF
100	н	рр	Register	qq	Register
101	L	00	BC	00	BC
111	Α	01	DE	01	DE
		10	IX	10	HL
		11	SP	11	AF
Cone	ditions Co	des:			
cc	Mne	emonic	True	Flag C	ondition
000		NZ		Z=0	D
001		Z		Z=	1
010		NC		C=	0
011		С		C=	1
100		PO		P/V=	= 0
101		PE		P/V=	=1
110		Р		S=	0
111		М		S=	1
kk	Mne	monic	True	Flag C	ondition
00		NZ		Z=0	D
01		Z		Z=	1
10		NC		- C=1	0
11		С		C=	1
Resta	rt Address	ses:			
t		т			
000	1	X'00			
001		X'08			
010	1	X'10			
011		X'18			
100	1	X'20			
101		X'28			
110	1	X'30			
111		X'38			

12.4 8-Bit Loads	
REGISTER TO REGISTER	7 6 5 4 3 2 1 0
LD retro	1,1,1,0,1,1,0,1
Load register rd with re:	
$r_d \leftarrow r_s$ No flags affected	0 1 0 1 1 1 1 1 1
7 6 5 4 3 2 1 0	Timing: M cycles — 2
	T states — 9 (4, 5)
Timing Mevelop 1	Addressing Mode: Register
Timing: Micycles — 1	LD R.A
I states — 4	Load Refresh register (R) with contents of the Accumulator.
Addressing Mode. Register	$R \leftarrow A$ No flags affected
LD A,I	7 6 5 4 3 2 1 0
Load Accumulator with the contents of the I register.	1.1.1.0.1.1.0.1
A ← I S: Set if negative result	
2: Set il zero result	0 1 0 0 1 1 1 1 1
P/V: Set according to IEE. (zero if	Timing: M cycles $-2$
interrupt occurs during opera-	T states — 9 (4, 5)
tion)	Addressing Mode: Register
N: Reset	ID rp
C: Not affected	Load register r with immediate data n
7 6 5 4 3 2 1 0	$r \leftarrow n$ No flags affected
1 , 1 , 1 , 0 , 1 , 1 , 0 , 1	7 6 5 4 3 2 1 0
0   1   0   1   0   1   1   1	0,0,r,1,1,0
Timing: M cycles — 2	n
Addressing Mode: Begister	Timing: M cycles — 2
	T states — 7 (4, 3)
LD I, A	Addressing Mode: Source — Immediate
Load interrupt vector register (i) with the contents of A. $\leftarrow \Delta$ No flags affected	Destination — Register
7 6 5 4 3 2 1 0	REGISTER TO MEMORY
	LD m <sub>1</sub> , r
	Load memory from reigster r.
0   1   0   0   1   1   1	m <sub>1</sub> ← r No flags affected 7 6 5 4 3 2 1 0
Timing: M cycles — 2	
T states — 9 (4, 5)	
Addressing Mode: Register	Timing: Micycles — 2
LD A, R	Addressing Meder Source Degister
Load Accumulator with contents of R register.	Addressing Mode. Source — Register
A ← R S: Set if negative result	7 6 5 4 3 2 1 0
Z: Set if zero result	$\begin{bmatrix} 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$ LD (IX+d), r(for N <sub>X</sub> =0)
H: Reset	$[1, 1]$ $[N_X + 1]$ $[1, 1]$
P/V: Set according to IFF <sub>2</sub> (zero if interrupt occurs during opera-	0 1 1 1 1 0 r
N: Reset	d
C: Not affected	
O. NOL ANELIEU	Timing: M cycles — 2
	T states — 19 (4, 4, 3, 5, 3)
	Addressing Mode: Source — Register
	Dentionation Indexed
	Destination — Indexed
	Destination — Indexed







12.5 16-Bit Load	S (Continued)		
PUSH qq		7 6 5 4 3 2 1	0 LD BC, (nn)
Push the contents of re	gister pair qq onto the memory	1,1,1,0,1,1,0	LD HL (nn)
$(SP - 1) \leftarrow qq_H$ $(SP - 2) \leftarrow qq_L$ $SP \leftarrow SP - 2$	No flags affected	0 1 rp 0 0 1	1 LD SP, (nn)
7 6 5 4 3 2 1	0 PUSH BC	n (low-order byte)	
1 1 rs 0 1 0	1 PUSH DE	n (high-order byte)	
	PUSH HL PUSH AF	Timing:	M cycles—6
Timing:	M cycles—3 T states—11 (5, 3, 3)	Addressing Mode:	T states—20 (4, 4, 3, 3, 3, 3) Source—Direct Destination—Register
Addressing Mode:	Source—Register	7654321	$\frac{0}{0} = \int D \left[ X \left( nn \right) \right] (for N_{\rm Y} = 0)$
	Destination—Register Indirect (Stack)	1 1 N <sub>X</sub> 1 1 1 0	$LD IY, (nn) (for N_X = 1)$
7 6 5 4 3 2 1	<b>0</b> PUSH IX (for N <sub>X</sub> =0)	0 0 1 0 1 0 1	0
1,1,N <sub>X</sub> ,1,1,1,0	PUSH IY (for $N_X = 1$ )	n (low-order byte)	
Timing:	M cycles—3	n (high-order byte)	
-	T states—15 (4, 5, 3, 3)	Timing:	M cycles—6
Addressing Mode:	Source—Register	Addrossing Mode:	T states—20 (4, 4, 3, 3, 3, 3)
	(Stack)	Addressing Mode.	Destination—Register
MEMORY TO REGISTER	х ,	POP qq	0
LD rr, (nn)		Pop the contents of the n	nemory stack to register qq.
LD rr, (nn) Load 16-bit register from	memory location nn.	Pop the contents of the n $qq_L \leftarrow (SP)$	nemory stack to register qq. No flags affected
LD rr, (nn) Load 16-bit register from $rr_{L} \leftarrow (nn)$	memory location nn. No flags affected	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$	nemory stack to register qq. No flags affected
$\begin{array}{llllllllllllllllllllllllllllllllllll$	memory location nn. No flags affected 0	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b>	nemory stack to register qq. No flags affected <b>0</b> POP BC
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected <b>0</b> LD HL, (nn)	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> <b>1</b> 1 rs 0 0 0 0	O POP BC     POP DE     POP UE
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected <b>0</b> LD HL, (nn) (note an alternate opcode below)	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1, 1, r_{S}, 0, 0, 0	POP BC     POP DE     POP HL     POP AF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected D LD HL, (nn) (note an alternate opcode below)	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 rs 0 0 0	POP BC     POP DE     POP HL     POP AF
$ \begin{array}{c c} LD & rr, (nn) \\ Load 16-bit register from \\ rr_{L} \leftarrow (nn) \\ rr_{H} \leftarrow (nn + 1) \\ \hline 7 & 6 & 5 & 4 & 3 & 2 & 1 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ \hline n (low-order byte) \\ \hline \end{array} $	memory location nn. No flags affected <b>0</b> LD HL, (nn) (note an alternate opcode below)	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r s 0 0 0	POP BC     POP DE     POP HL     POP AF     M cycles—3     T states—10 (4, 3, 3)
	memory location nn. No flags affected 0 LD HL, (nn) 0 (note an alternate opcode below)	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> <b>1 1 r s 0 0 0</b>	<ul> <li>nemory stack to register qq.</li> <li>No flags affected</li> <li>POP BC</li> <li>POP DE</li> <li>POP HL</li> <li>POP AF</li> <li>M cycles—3</li> <li>T states—10 (4, 3, 3)</li> <li>Source—Register Indirect</li> </ul>
LD       rr, (nn)         Load 16-bit register from         rr_L       (nn)         rr_H       (nn)         7       6       5       4       3       2       1         0       0       1       0       1       0       1         n       (low-order byte)         n       (high-order byte)         Timing:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3)	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> <b>1 1 r</b> s <b>0 0 0</b>	<ul> <li>nemory stack to register qq. No flags affected</li> <li>POP BC</li> <li>POP DE</li> <li>POP HL</li> <li>POP AF</li> <li>M cycles—3</li> <li>T states—10 (4, 3, 3)</li> <li>Source—Register Indirect (Stack)</li> </ul>
	memory location nn. No flags affected D LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r s 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b>	<ul> <li>nemory stack to register qq. No flags affected</li> <li>POP BC</li> <li>POP DE</li> <li>POP HL</li> <li>POP AF</li> <li>M cycles—3</li> <li>T states—10 (4, 3, 3)</li> <li>Source—Register Indirect (Stack)</li> <li>Destination—Register</li> <li>0</li> </ul>
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r s 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 Nx 1 1 1 0	<ul> <li>nemory stack to register qq. No flags affected</li> <li>POP BC POP DE POP HL POP AF</li> <li>M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register</li> <li>POP IX (for N<sub>X</sub>=0)</li> </ul>
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected <b>0</b> LD HL, (nn) 0 (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r, <b>8</b> 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 N <sub>X</sub> 1 1 1 1 0	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IY (for N <sub>X</sub> = 1)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> <b>1</b> 1 rs 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> <b>1</b> 1 Nx 1 1 1 0 <b>1</b> 1 1 0 0 0 0	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IY (for N <sub>X</sub> = 1)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	memory location nn. No flags affected U LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r s 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 1 N <sub>X</sub> 1 1 1 0 1 1 1 0 0 0 0 Timing:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IY (for N <sub>X</sub> = 1) M cycles—4
LD       rr, (nn)         Load 16-bit register from         rr_L ← (nn)         rr_H ← (nn + 1)         7       6       5       4       3       2       1         0 _ 0 _ 1 _ 0 _ 1 _ 0 _ 1 _ 0 _ 1 _ 0 _ 1       0 _ 1       0 _ 1       1       0 _ 1         m (low-order byte)	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 <b>1 r</b> s <b>0 0 0 0</b> Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 <b>1 1 N</b> X <b>1 1 1 1 0</b> 1 <b>1 1 0 0 0 0</b> Timing: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP DE POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IX (for N <sub>X</sub> = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect (Stack)
LD rr, (nn) Load 16-bit register from rr_ ← (nn) + 1) 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 0 1 n (low-order byte) 1 m (high-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 rs 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 1 rs 0 0 0 0 Timing: Addressing Mode: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IX (for N <sub>X</sub> = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect (Stack) Destination—Register
LD rr, (nn) Load 16-bit register from rr_ ← (nn) rr <sub>H</sub> ← (nn + 1) 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 0 1 n (low-order byte) Timing: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the r $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r r 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 1 N <sub>X</sub> 1 1 1 1 0 1 1 1 0 0 0 0	nemory stack to register qq.         No flags affected         0       POP BC         1       POP DE         POP AF         M cycles—3         T states—10 (4, 3, 3)         Source—Register Indirect (Stack)         Destination—Register         0       POP IX (for N <sub>X</sub> = 0)         1       POP IY (for N <sub>X</sub> = 1)         1       M cycles—4         T states—14 (4, 4, 3, 3)         Source—Register Indirect (Stack)         Destination—Register
LD rr, (nn) Load 16-bit register from rrL ← (nn) + 1) 7 6 5 4 3 2 1 0 0 1 0 1 0 1 0 1 0 1 n (low-order byte) 1 ming: Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r s 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 1 r_1 0 0 0 0 1 1 1 1 0 0 0 0 Timing: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP HL POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IX (for N <sub>X</sub> = 1) POP IY (for N <sub>X</sub> = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect (Stack) Destination—Register
LD       rr, (nn)         Load 16-bit register from         rr_L ← (nn)         rr_H ← (nn + 1)         7       6       5       4       3       2       1         0 , 0 , 1 , 0 , 1 , 0 , 1 , 0 , 1       0 , 1 , 0 , 1 , 0 , 1         m (low-order byte)         Timing:         Addressing Mode:	memory location nn. No flags affected LD HL, (nn) (note an alternate opcode below) M cycles—5 T states—16 (4, 3, 3, 3, 3) Source—Direct Destination—Register	Pop the contents of the n $qq_{L} \leftarrow (SP)$ $qq_{H} \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$ <b>7 6 5 4 3 2 1</b> 1 1 r; 0 0 0 0 Timing: Addressing Mode: <b>7 6 5 4 3 2 1</b> 1 1 N <sub>X</sub> 1 1 1 1 0 1 1 1 0 0 0 0 Timing: Addressing Mode:	nemory stack to register qq. No flags affected POP BC POP DE POP DE POP AF M cycles—3 T states—10 (4, 3, 3) Source—Register Indirect (Stack) Destination—Register POP IX (for N <sub>X</sub> = 0) POP IX (for N <sub>X</sub> = 1) POP IY (for N <sub>X</sub> = 1) M cycles—4 T states—14 (4, 4, 3, 3) Source—Register Indirect (Stack) Destination—Register

## 12.6 8-Bit Arithmetic

#### REGISTER ADDRESSING ARITHMETIC

Ор	C Before DAA	Hex Value In Upper Digit	H Before DAA	Hex Value In Lower Digit	Number Added To Byte	C After DAA	1,0,0,0,1 Timing: Addressing Mode:	r M cycles—1 T states—4 Source—Register Destination—Implied
		(DIIS /-4)	)	(BIIS 3-0)	)		SUB r	
	0	0-9	0	0-9	00	0	Subtract the contents	of register r from the Accumulat
	0	0-8	0	A-F	06	0	$A \leftarrow A - r$	S: Set if result is negative
	0	0-9	1	0-3	06	0		7. Set if result is zero
ADD	0	A-F	0	0-9	60	1		H: Set if borrow from bit 4
	0	9-F	1	A-F	66	1		P/V: Set if result exceeds 8 bi
INC	1	A-F	0	0-3	60	1		complement range
	1	0-2	0	0-9 A_E	66	1		N: Set
	1	0-2	1	0-3	66	1		C: Set according to borrow
						-	765432	1 0
SUB	0	0-9	0	0-9	00	0		
SBC	0	0-8	1	6-F	FA	0		r
DEC	1	7-F	1	0-9	AU	1	Timing:	M cycles—1
NEG	1	0-F	1	0-F	ЭA			T states—4
ADD	A, r						Addressing Mode:	Source—Register
Add cor	ntents o	reaister	r to the				-	Destination-Implied
Accum	ulator.	9						·
$A \leftarrow A + r$ S: Se				negative	result		Subtract contants of r	aciator r and the corru hit C from
			Z: Set if	zero resu	lt			egister r and the carry bit C from
			H: Set if	carry fron	n bit 3		$A \leftarrow A - r - CV$	S: Set if result is pegative
P/V: Set according to overfl				o overflov	v		7: Set if result is zero	
			condit	ion		-		2. Set if fearent from hit 4
			N: Reset					H: Set II borrow from bit 4
76	54	321	C: Set if	carry fron	n bit 7			complement range
							N: Set	
1 0	0 0	0 r						C: Set according to borrow
Timing:			M cyc	les—1			765432	1 0
			T stat	es—4			1,0,0,1,1	r ,
Addres	sing Mod	le:	Sourc	e—Regis	ter		Timina	M cycles_1
	0		Destir	nation—In	nplied		r in ning.	T states1
	<b>.</b> .						Addrossing Mode:	Source Perister
ADC A, r						Addressing Mode.		
Add Col	ntents o	register	r, plus th	e carry ti	ag, to the	Accu-		Destination—Implied
nulator	A ⊥ r ⊥	CV	S. Sat if	nogativo	rogult		AND r	
^ ←	<b>^</b> י י	01	Z: Set if	zero resu	lt		Logically AND the con mulator.	tents of the r register and the A
A ← ,				carry fron	n bit 3		A 🔶 A $\wedge$ r	S: Set if result is negative
A ← .			H: Set if	ouny non				
4 ← 1		P/	H: Set if 'V: Set if	result ex	ceeds 2's	com-		Z: Set if result is zero
A ← .		P/	H: Set if V: Set if pleme	result ex nt range	ceeds 2's	com-		Z: Set if result is zero H: Set
A ← .		P/	H: Set if V: Set if pleme N: Reset	result ex ent range	ceeds 2's	com-		Z: Set if result is zero H: Set P/V: Set if result parity is even
A		P/	H: Set if V: Set if pleme N: Reset C: Set if	result ex ent range carry fron	ceeds 2's n bit 7	com-		Z: Set if result is zero H: Set P/V: Set if result parity is even N: Reset
A -		P/	H: Set if V: Set if pleme N: Reset C: Set if	carry from	ceeds 2's n bit 7	com-		Z: Set if result is zero H: Set P/V: Set if result parity is even N: Reset C: Reset

7 6 5 4 3 2 1 0
105432			
1,0,1,0,0	, r ,	0 0 r 1	
Timing:	M cycles—1	Timing:	M cycles—1
	T states—4		T states—4
Addressing Mode:	Source—Register	Addressing Mode:	Source—Register
	Destination—Implied		Destination—Register
OR r		CP r	
Logically OR the contator.	tents of the r register and the Accumu-	Compare the content and set the flags accord	ts of register r with the Accumulate
A ← A ∨ r	S: Set if result is negative	A – r	S: Set if result is negative
	Z: Set if result is zero		Z: Set if result is zero
	H: Reset		H: Set if borrow from bit 4
	P/V: Set if result parity is even		P/V: Set if result exceeds 8-bit 2
	N: Reset		complement range
	C: Reset		N: Set
7 6 5 4 3 2	1 0		C: Set according to borrow
1 0 1 1 0	r	7 6 5 4 3 2	1 0
		1.0.1.1.1	. <b>r</b> .
Timing:	M cycles—1		
	T states—4	l iming:	M cycles—1
Addressing Mode:	Source—Register		I states—4
	Destination—Implied	Addressing Mode:	Source—Register
XOR r			Destination—Implied
Logically exclusively	OR the contents of the r register with	DEC r	
he Accumulator.		Decrement the conter	nts of register r.
A ← A ⊕ r	S: Set if result is negative	r ← r – 1	S: Set if result is negative
	Z: Set if result is zero		Z: Set if result is zero
	H: Reset		H: Set according to a borrow fro
	P/V: Set if result parity is even		bit 4
	N: Reset		P/V: Set only if r was X'80 prior
	C: Reset		operation
7 6 5 4 3 2	1 0		N: Set
1,0,1,0,1	, r ,	765499	
Timina:		7 6 5 4 3 2	1 0
r in ning.	T states 4	0,0 r, 1	0 1
Addrossing Modo:	Source Degister	Timing:	M cycles—1
Addressing Mode.			T states—4
	Desunation—Implied	Addressing Mode:	Source—Register
NC r			Destination—Register
ncrement register r.		CPI	-
· ← r + 1	S: Set if result is negative	Complement the Acc	imulator (1's complement)
	Z: Set if result is zero	$\Delta \leftarrow \overline{\Delta}$	S· N/A
	H: Set if carry from bit 3		Z: N/A
	P/V: Set only if r was X'7F before		H: Set
	operation		
			N: Set
	C: N/A		
			0. N/A

<u> </u>		DAA	
0_0_1_0_1_1_1_1 "iming: Addressing Mode:	 M cycles—1 T states—4 Implied	Adjust the Accumulation operations. To be exercised upon the standar DEC or NEG instruction metic?' table)	or for BCD addition and subtractio cuted after BCD data has been ope d binary ADD, ADC, INC, SUB, SBC ons (see "Register Addressing Arith
JEC			S: Set according to bit 7 of resul
legate the Accumulator (2'	s complement)		Z: Set if result is zero
$A \leftarrow 0 - A$ S.	Set if result is negative		H: Set according to instructions
7.	Set if result is zero		P/V: Set according to parity of resu
—	Set according to borrow from		N: N/A
	bit 4		C: Set according to instructions
P/V:	Set only if Accumulator was	7 6 5 4 3 2	1 0
	X'80 prior to operation	0,0,1,0,0,1	1,1
N:	Set	Timina <sup>.</sup>	M cycles—1
C:	Set only if Accumulator was not	· · · · · · · · · · · · · · · · · · ·	T states—4
7 6 5 4 3 2 1 (		Addressing Mode:	Implied
<u> </u>			ESSED ABITHMETIC
0 1 0 0 0 1 0 0	,	ADD A, fi	to a to the Accumulator
		Add the initiate date $\Delta \leftarrow \Delta \perp n$	S: Set if result is pegative
iming:	M Cycles—2		7: Set if result is zero
Advoccing Mode	I states—8 (4, 4)		H: Set if carry from bit 3
	Implied		P/V: Set if result exceeds 8-bit 2'
CF			complement range
complement the carry flag.	N1 / A		N: Reset
Ji ← Ci S:			C: Set if carry from bit 7
2. H·	Previous carry	7 6 5 4 3 2	1 0
P/V·	N/A	1 1 0 0 0 1	1 0
N:	Reset		
C:	Complement of previous carry	n	
7 6 5 4 3 2 1 0	)	Timing:	M cycles—2
0.0.1.1.1.1.1.1	7		T states-7 (4, 3)
		Addressing Mode:	Source-Immediate
inning.	T states 4		Destination—Implied
Addressing Mode:	Implied	ADC A, n	
	Implied	Add, with carry, the im	mediate data n and the Accumulato
jCF		$A \leftarrow A + n + CY$	S: Set if result is negative
	N//A		Z: Set if result is zero
7.			H: Set if carry from bit 3
۲. H·	Reset		P/V: Set if result exceeds 8-bit 2'
P/V:	N/A		Complement range
N:	Reset		C: Set according to carry from h
C:	Set		7
7 6 5 4 3 2 1 0			
0,0,1,1.0.1.1.1			
	⊥ Moveles_1		
y.	T etate		
	1 310103-4		



1,1,1,0,1,1,	1 0	1 1 N <sub>X</sub> 1 1 1	$0 \downarrow 1$ ADD A (IX + d) (for N <sub>1</sub> = 1)
n		1 0 0 0 0 1	1 0
Fiming:	M cycles—2	d	
Advession Meder	I states—7 (4, 3)	Timing	
Addressing Mode:	Source—Immediate	rinnig.	T states $19(4, 4, 3, 5, 3)$
	Destination—implied	Addressing Mode:	Source—Indexed
ле п Compare the immediat	a data n with the contents of the Ac-	<u>.</u>	Destination-Implied
cumulator via subtract	ion and return the appropriate flags.	ADC A.m1	
The contents of the Ad	ccumulator are not affected.	Add the contents of the	e memory location m <sub>1</sub> plus the carr
A − n	S: Set if result is negative	to the Accumulator.	
	Z: Set if result is zero	$A \leftarrow A + m_1 + CY$	S: Set if result is negative
	H: Set if borrow from bit 4		Z: Set if result is zero
	r/v: Set if result exceeds 8-bit 2's complement range		H: Set if carry from bit 3
	N: Set	F	P/V: Set if result exceeds 8-bit 2's complement range
	C: Set according to borrow condi-		N: Reset
	tion		C: Set according to carry from bi
7 6 5 4 3 2	1 0		7
1,1,1,1,1,1,1,	1 0	7 6 5 4 3 2	1 0
		1,0,0,0,1,1	1 0 ADC A, (HL)
n		Timing:	M cycles—2
Fiming:	M cycles—2		T states—7 (4, 3)
	l states—7 (4, 3)	Addressing Mode:	Source—Register Indirect
		7654321	Destination—Implied
MEMORY ADDRESSE	DARITHMETIC		ADC A, (IX + d) (for N <sub>X</sub> =0)
ADD A, m1			ADC A, (IY + d) (for N <sub>X</sub> =1)
add the contents of the	e memory location m <sub>1</sub> to the Accumu-	1000111	0
$A \leftarrow A + m_1$	S: Set if result is negative		
	Z: Set if result is zero	d	
	H: Set if carry from bit 3	Timina:	M cvcles—5
	P/V: Set if result exceeds 8-bit 2's		T states—19 (4, 4, 3, 5, 3)
	complement range	Addressing Mode:	Source—Indexed
	N: Hesei		Destination—Implied
	7	SUB m1	
7 6 5 4 3 2	1 0	Subtract the contents of	of memory location m <sub>1</sub> from the Ac
1,0,0,0,0,1,	1 , 0 ADD A, (HL)	cumulator.	
Timina:	M cvcles—2	$A \leftarrow A - m_1$	S: Set if result is negative
	T states—7 (4, 3)		2: Set if fesult is zero
Addressing Mode:	Source—Register Indirect	,	P/V: Set if result exceeds 8-bit 2'
	Destination—Implied	·	complement range
			N: Set
			C: Set according to borrow condi
			tion

1054321		AND m <sub>1</sub>	
1 0 0 1 0 1 1 Timing:	_0_SUB (HL)	The data in memory lo Accumulator.	ocation m <sub>1</sub> is logically AND'ed to the
r inning.	T states— $7$ (4, 3)	$A \twoheadleftarrow A \land m_1$	S: Set if result is negative
Addressina Mode:	Source—Register Indirect		Z: Set if result is zero
	Destination—Implied		H: Set
7 6 5 4 3 2 1			P/V: Set if result parity is even
1,1,N <sub>X</sub> ,1,1,1,0	SOB $(IX + d)$ (for $N_X = 0$ )		N: Reset
	$\square$ SUB (IY + d) (for N <sub>X</sub> =1)	765432	C: Reset
1,0,0,1,0,1,1	_ 0		1 0 AND (HL)
d		Timing:	M cycles—2
Timina:	M cycles_5		T states-7 (4, 3)
r inning.	T states—19 (4 4 3 5 3)	Addressing Mode:	Source—Register Indirect
Addressina Mode:	Source—Indexed		Destination—Implied
Ū	Destination-Implied	765432	1 0  AND (IX + d) (for N <sub>X</sub> =0)
SBC A.m1	·	1 1 N <sub>X</sub> 1 1 1	$0 1 \text{ AND } ( Y + d) \text{ (for } N_{Y} = 1)$
Subtract, with carry, the	contents of memory location m1		
from the Accumulator.		1 0 1 0 0 1	1 0
$A \leftarrow A - m_1 - CY$	S: Set if result is negative	d	
	Z: Set if result is zero	u	
	H: Set if carry from bit 3	Timing:	M cycles—5
P/	complement range	Addrossing Mode	1 states—19 (4, 4, 3, 5, 3)
	N: Set	Addressing Mode.	Destination—Implied
	C: Set according to borrow	0.P. m.	Bootination implied
	condition	The data in memory lo	ecation my is logically OR'ed with the
7 6 5 4 3 2 1	0	Accumulator.	
1 0 0 1 1 1 1	0 SBC A, (HL)	$A \leftarrow A \lor m_1$	S: Set if result is negative
Timing:	M cycles—2		Z: Set if result is zero
	T states—7 (4, 3)		H: Reset
Addressing Mode:	Source—Register Indirect		P/V: Set if result parity is even
	Destination—Implied		N: Reset
7654321	SBC A, (IX + d) (for N <sub>X</sub> =0)	765422	C: Reset
1,1,N <sub>X</sub> ,1,1,1,0	$\_$ SBC A, (IY + d) (for N <sub>X</sub> =1)	705432	
1 0 0 1 1 1 1			1 0 OR (HL)
	0	Timing:	M cycles—2
d			T states—7 (4, 3)
Timina		Addressing Mode:	Source—Register Indexed
nming:	M cycles—5 T states $10(4, 4, 2, 5, 2)$	765432	Destination—Implied
Addressing Mode	Source—Indexed		OR (IX + d) (for N <sub>X</sub> =0)
radiocomy mode.	Destination—Implied	$1, 1, N_X, 1, 1, 1$	$OR (IY + d) (for N_X = 1)$
		1,0,1,1,0,1	1,0
		d	
		¥	
		Timing:	M cycles—5 T states $10(4,4,2,5,0)$
			1 States 19 (4, 4, 3, 5, 3)
		Addressing Mode	Source_Indexed
		Addressing Mode:	Source—Indexed

12.6 8-Bit Arithmetic (Continued)		
XOR m <sub>1</sub>	Timing: M cycles—5	
The data in memory location m <sub>1</sub> is exclusively OR'ed with	T states—19 (4, 4,	3, 5, 3)
the data in the Accumulator.	Addressing Mode: Source—Indexed	
$A \leftarrow A \oplus m_1$ S: Set if result is negative	Destination—Implie	d
Z: Set if result is zero	INC m <sub>1</sub>	
H: Reset	Increment data in memory location m <sub>1</sub> .	
P/V: Set if result parity is even	$m_1 \leftarrow m_1 + 1$ S: Set if result is nega	tive
N: Reset	Z: Set if result is zero	
C: Reset 7 6 5 4 3 2 1 0	H: Set according to ca 3	arry from bit
1 0 1 0 1 1 1 1 0 XOR (HL)	P/V: Set if data was X'7F	before op-
Timing: M cycles—2	eration	
T states—7 (4, 3)		
Addressing Mode: Source—Register Indexed	7 6 5 4 3 2 1 0	
Destination—Implied		
$\frac{7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0}{XOB (IX + d) (for N_{Y} = 0)}$		
$1 1 1 N_X 1 1 1 0 1$	Timing: M cycles—3	
$XOR (IY + d) (for N_X = 1)$	T states—11 (4, 4,	3)
1,0,1,0,1,1,1,0	Addressing Mode: Source—Register Ir	ndexed
	Destination—Regist	ter Indexed
d	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	or N <sub>X</sub> =0)
Timing: M cycles—5	INC (IY + d) (f	or N <sub>X</sub> =1)
Addressing Mode: Source_Indexed	0 0 1 1 0 1 0 0	
Destination—Implied		
CD m.	d	
Compare the data in memory location my with the data in	Timing: M cycles—6	
the Accumulator via subtraction.	T states—23 (4, 4,	3, 5, 4, 3)
A - m <sub>1</sub> S: Set if result is negative	Addressing Mode: Source—Indexed	
Z: Set if result is zero	Destination—Indexe	ed
H: Set if borrow from bit 4	DEC m <sub>1</sub>	
P/V: Set if result exceeds 8-bit 2's	Decrement data in memory location m <sub>1</sub> .	
complement range	$m_1 \leftarrow m_1 - 1$ S: Set if result is negative statements of the set of the se	tive
N: Set	Z: Set if result is zero	
C: Set according to borrow condition	H: Set according to b bit 4	orrow from
	P/V: Set only if m <sub>1</sub> was	X'80 before
<u> </u>	N: Sat	
Timing: M cycles—2	C: N/A	
T states-7 (4, 3)	0.1174	
Addressing Mode: Source—Register Indirect		
Destination—Implied		
7 6 5 4 3 2 1 0 CP (IX + d) (for N <sub>X</sub> =0)		
$1 1 N_X 1 1 1 1 0 1 CP (IY + d) (for N_X = 1)$		
1 0 1 1 1 1 1 1 0		
u		



















12.11 Memory Block Moves and Searches (Continued) 7 6 5 4 3 2 1 0 CPIR 1,1,1,0,1,1,0,1 1,0,1,0,1,0,0,1 A - (HL)Timing: M cycles - 4  $HL \leftarrow HL + 1$ T states - 16 (4, 4, 3, 5) BC ← BC - 1 Register Indirect Addressing Mode: Repeat until BC = 0 **REPEAT OPERATIONS** or A = (HL)Move data from memory location (HL) to memory location (DE), increment memory pointers, decrement byte counter BC, and repeat until BC = 0. (DE) ← (HL) S: N/A  $DE \leftarrow DE + 1$ Z: N/A  $HL \leftarrow HL + 1$ H: Reset BC ← BC - 1 P/V: Reset Repeat until N: Reset BC = 0C: N/A Timing: 7 6 5 4 3 2 1 0 1 1 1 0 1 1 0 1 1,0,1,1,0,0,0 Addressing Mode: Timing: For BC  $\neq$  0 M cycles — 5 T states - 21 (4, 4, 3, 5, 5) For BC=0 M cycles - 4 CPDR T states — 16 (4, 4, 3, 5) Addressing Mode: Register Indirect (Note that each repeat is accomplished by a decrement of the Accumulator. the BC, so that refresh, etc. continues for each cycle.) A – (HL) LDDR HL ← HL – 1 Move data from memory location (HL) to memory location BC ← BC - 1 (DE), decrement memory pointers and byte counter BC, and Repeat until BC = 0 repeat until BC = 0. or A = (HL)(DE) ← (HL) S: N/A DE ← DE - 1 Z: N/A HL ← HL – 1 H: Reset BC ← BC - 1 P/V: Reset Repeat until N<sup>.</sup> Reset BC = 0C: N/A 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 1,1,1,0,1,1,0,1 1 1 1 0 1 1 0 1 1,0,1,1,1,0,0,1 1,0,1,1,1,0,0,0 Timing: For BC  $\neq$  0 For BC≠0 M cycles - 5 Timing: T states - 21 (4, 4, 3, 5, 5) For BC=0 M cycles - 4 T states — 16 (4, 4, 3, 5) Addressing Mode: Addressing Mode: Register Indirect (Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)

#### Compare data in memory location (HL) to the Accumulator, increment the memory, decrement the byte counter BC, and repeat until BC = 0 or (HL) equals A. S: Set if sign of subtraction performed for comparison is negative Z: Set if A = (HL), otherwise reset H: Set according to borrow from bit 4 P/V: Set if BC $-1 \neq 0$ , otherwise reset N: Set C: N/A 7 6 5 4 3 2 1 0 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 1,0,1,1,0,0,0,1 For BC $\neq$ 0 M cycles - 5 T states - 21 (4, 4, 3, 5, 5) For BC = 0M cycles — 4 T states — 16 (4, 4, 3, 5) Register Indirect (Note that each repeat is accomplished by a decrement of the PC, so that refresh, etc. continues for each cycle.) Compare data in memory location (HL) to the contents of the Accumulator, decrement the memory pointer and byte counter BC, and repeat until BC = 0, or until (HL) equals S: Set if sign of subtraction performed for comparison is negative Z: Set according to equality of A and (HL), set if true H: Set according to borrow from bit 4 P/V: Set if BC $- 1 \neq 0$ , otherwise reset N: Set

T states - 21 (4, 4, 3, 5, 5) For BC = 0M cycles — 4 T states - 16 (4, 4, 3, 5) Register Indirect (Note that each repeat is accomplished by a decrement of the BC, so that refresh, etc. continues for each cycle.)

C: N/A

M cycles — 5





#### OUT (n), A

OUTD

(C) ← (HL)

B ← B - 1

HL ← HL – 1

counter B are decremented.

7 6 5 4 3 2 1 0

1,1,1,0,1,1,0,1

1,0,1,0,1,0,1,1

Output the Accumulator to the I/O device at address n. No flags affected

Data is output from memory location (HL) to the I/O device

at port address (C), and the HL memory pointer and byte

S: Undefined

H: Undefined

M cycles - 4

T states - 16 (4, 5, 3, 4) Implied/Source - Register In-

Destination — Register Indirect

P/V: Undefined

N: Set

C: N/A

Z: Set if B-1=0, otherwise reset



#### 7 6 5 4 3 2 1 0 1,1,1,0,1,1,0,1 1,0,1,1,0,0,1,0 Timina: For $B \neq 0$ M cycles - 5 T states - 21 (4, 5, 3, 4, 5) M cycles — 4 For B = 0T states — 16 (4, 5, 3, 4) Addressing Mode: Implied/Source - Register Indirect Destination — Register Indirect

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

#### OTIR

Γ

Data is output to the I/O device at port address (C) from memory location (HL), the HL memory pointer is incremented, and the byte counter B is decremented. The cycles are repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

• •	
(C) ← (HL) S	Undefined
$HL \leftarrow HL + 1$ $H_1$	Undefined
B ← B − 1 Z	Set
Repeat until B = 0 P/V	: Undefined
N	Set
C	N/A
7 6 5 4 3 2 1	0
1,1,1,0,1,1,0,	1
1 0 1 1 0 0 1	1
Timing: For $B \neq 0$	M cycles — 5
	T states — 21 (4, 5, 3, 4, 5)
For $B = 0$	M cycles — 4
	T states — 16 (4, 5, 3, 4)
Addressing Mode:	Implied/Source — Register In- direct
	Destination — Register Indirect
(Nista that at the and of as	ala data tuanafan ayala tutannyata

(Note that at the end of each data transfer cycle, interrupts may be recognized and two refresh cycles will be performed.)

INIR

Timing:

Addressing Mode:

Data is input from the I/O device at port address (C) to memory location (HL), the HL memory pointer is incremented, and the byte counter B is decremented. The cycle is repeated until B = 0.

direct

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(HL) ← (C)	S: Undefined
HL ← HL + 1	Z: Set
B ← B - 1	H: Undefined
Repeat until $B = 0$	P/V: Undefined
	N: Set
	C: N/A

# 12.12 Input/Output (Continued)

#### INDR

Data is input from the I/O device at address (C) to memory location (HL), then the HL memory pointer is byte counter B are decremented. The cycle is repeated until B = 0. (Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.) (HL) ← (C) S: Undefined  $HL \leftarrow HL - 1$ Z: Set B ← B – 1 H. Indefined R

Repeat until B = 0 P/V: Undefined
N: Set
C: N/A
7 6 5 4 3 2 1 0
1 1 1 0 1 1 0 1
1,0,1,1,0,0,1,0
Timing: For $B \neq 0$ M cycles — 5
T states — 21 (4, 5, 3, 4, 5)
For $B = 0$ M cycles — 4
T states — 16 (4, 5, 3, 4)
Addressing Mode: Implied/Source — Register In- direct
Destination — Register Indirect

(Note that after each data transfer cycle, interrupts may be recognized and two refresh cycles are performed.)

#### OTDR

Data is output from memory location (HL) to the I/O device at port address (C), then the HL memory pointer and byte counter B are decremented. The cycle is repeated until B = 0.

(Note that B is tested for zero after it is decremented. By loading B initially with zero, 256 data transfers will take place.)

(C) ← (HL) S:	Undefined
$HL \leftarrow HL - 1$ Z:	Set
B ← B − 1 H:	Undefined
Repeat until B = 0 P/V:	Undefined
N:	Set
C:	N/A
7 6 5 4 3 2 1	0
1,1,1,0,1,1,0	1
1,0,1,1,1,0,1	1
Timing: For $B \neq 0$	M cycles — 5
	T states — 21 (4, 5, 3, 4, 5)
For $B = 0$	M cycles — 4
	T states — 16 (4, 5, 3, 4)
Addressing Mode:	Implied/Source — Register In- direct
	Destination — Register Indirect
(Note that after each data accept interrupts and perfo	transfer cycle the NSC800 will rm two refresh cycles.)

## 12.13 CPU Control

#### NOP

The CPU performs no operation.

No flags affected 7 6 5 4 3 2 1 0

Addressing Mode:

#### HALT

The CPU halts execution of the program. Dummy op-code fetches are performed from the next memory location to keep the refresh circuits active until the CPU is interrupted or reset from the halted state.

N/A

	No flags affected
7 6 5 4 3 2 1	0
0 1 1 1 0 1 1	0
Timing:	M cycles — 1
	T states — 4
Addressing Mode:	N/A
DI	
Disable system level interre	upts.
$IFF_1 \leftarrow 0$	No flags affected
$IFF_2 \leftarrow 0$	
7 6 5 4 3 2 1	0
1,1,1,1,0,0,1,	1
Timing:	M cycles — 1
	T states — 4
Addressing Mode:	N/A
EI	
The system level interrupts this instruction, and the ne	are enabled. During ext one, the maskat

execution of ble interrupts will be disabled.

IFF <sub>1</sub>	←	- 1					N	o flags affected
IFF <sub>2</sub>	←	- 1						
7	6	5	4	3	2	1	0	
1	1	1	1	1	0	1	1	
Timir	ng:						Ν	l cycles — 1
							Т	states — 4
Addr	ess	ing	Мо	de:			Ν	/A
IM	0							
The	CPI	J is	pla	ced	in i	inter	rup	t mode 0.
							Ν	o flags affected
7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	
0	1	0	0	0	1	1	0	
Timir	ng:						Ν	l cycles — 2
							Т	states - 8 (4, 4)
Addr	ess	ing	Мо	de:			Ν	/A

7 6 5 4 3 2 1 0 12.13 CPU Control (Continued) JP (IX) (for  $N_X = 0$ )  $\label{eq:rescaled_state} \boxed{1 \ , \ 1 \ , \ N_X \ , \ 1 \ , \ 1 \ , \ 1 \ , \ 0 \ , \ 1}} \quad JP \ (IY) \ (for \ N_X = 1)$ IM 1 The CPU is placed in interrupt mode 1. 1 1 1 0 1 0 0 1 No flags affected 7 6 5 4 3 2 1 0 Timing: M cycles - 2 T states - 8 (4, 4) 1 1 1 0 1 1 0 1 Addressing Mode: Register Indirect 0 1 0 1 0 1 1 0 JP cc, nn Conditionally jump to program location nn based on testable Timing: M cycles — 2 flag states. T states - 8 (4, 4) If cc true, No flags affected Addressing Mode: N/A PC ← nn, IM 2 otherwise continue The CPU is placed in interrupt mode 2. 7 6 5 4 3 2 1 0 No flags affected 1 1 cc 0,1,0 7 6 5 4 3 2 1 0 1 1 1 0 1 1 0 1 n (low-order byte) 0,1,0,1,1,1,1,0 n (high-order byte) Timing: M cycles — 2 Timing: M cycles — 3 T states - 8 (4, 4) T states - 10 (4, 3, 3) Addressing Mode: N/A Addressing Mode: Direct JR 12.14 Program Control d Unconditional jump to program location calculated with re-JUMPS spect to the program counter and the displacement d. JP nn  $PC \leftarrow PC + d$ No flags affected Unconditional jump to program location nn. 7 6 5 4 3 2 1 0 PC 🔶 nn No flags affected 0,0,0,1,1,0,0,0 7 6 5 4 3 2 1 0 1 1 0 0 0 0 1 1 d-2Timing: M cycles — 3 n (low-order byte) T states — 12 (4, 3, 5) Addressing Mode: PC Relative n (high-order byte) JR kk, d Timing: M cycles - 3 Conditionally jump to program location calculated with re-T states - 10 (4, 3, 3) spect to the program counter and the displacement d, Addressing Mode: Direct based on limited testable flag states. No flags affected If kk true, JP (ss)  $PC \leftarrow PC + d$ , Unconditional jump to program location pointed to by regisotherwise continue ter ss. 7 6 5 4 3 2 1 0 PC ← ss No flags affected 7 6 5 4 3 2 1 0 0 0 1 kk 0 0 0 1 1 1 1 0 1 0 0 1 JP (HL) d – 2 Timing: M cycles - 1 T states — 4 Timing: if kk met M cycles — 3 Addressing Mode: Register Indirect T states — 12 (4, 3, 5) (true) if kk not met M cycles — 2 (not true) T states - 7 (4, 3) Addressing Mode: PC Relative

55

12.14 Program Control (Continued) DJNZ d Decrement the B register and conditionally jump to program RET location calculated with respect to the program counter and the displacement d, based on the contents of the B register. B ← B – 1 No flags affected If B = 0 continue, else PC  $\leftarrow$  PC + d 7 6 5 4 3 2 1 0 0 0 0 1 0 0 0 0 d – 2 If  $B \neq 0$ Timing: M cycles - 3 T states - 13 (5, 3, 5) If B = 0M cycles - 2 T states - 8 (5, 3) Addressing Mode: PC Relative CALLS CALL nn Unconditional call to subroutine at location nn.  $(\mathsf{SP}-\mathsf{1}) \twoheadleftarrow \mathsf{PC}_\mathsf{H}$ No flags affected  $(SP - 2) \leftarrow PC_L$ SP ← SP - 2 PC ← nn 7 6 5 4 3 2 1 0 1,1,0,0,1,1,0,1 n (low-order byte) n (high-order byte) Timing: M Cycles - 5 T states - 17 (4, 3, 4, 3, 3) Addressing Mode: Direct CALL cc. nn Conditional call to subroutine at location nn based on testable flag stages. If cc true, No flags affected (SP - 1) ← PC<sub>H</sub> (SP - 2) ← PC<sub>L</sub> SP ← SP - 2 PC ← nn, else continue 765 4 3 2 1 0 1,0,0 1,1 , cc , n (low-order byte) n (high-order byte) Timing: If cc true M cycles — 5 T states 17 (4, 3, 4, 3, 3) M cycles — 3 If cc not true T states - 10 (4, 3, 3)

Direct

Addressing Mode:

## RETURNS

Unconditional return from subroutine or other return to program location pointed to by the top of the stack. No flags affected  $PC_L \leftarrow (SP)$  $PC_{H} \leftarrow (SP + 1)$  $SP \leftarrow SP + 2$ 7 6 5 4 3 2 1 0 1 1 0 0 1 0 0 1 Timing: M cycles — 3 T states - 10 (4, 3, 3) Addressing Mode: Register Indirect RET cc Conditional return from subroutine or other return to program location pointed to by the top of the stack. If cc true, No flags affected  $\mathsf{PC}_\mathsf{L} \twoheadleftarrow (\mathsf{SP})$  $PC_{H} \leftarrow (SP + 1)$  $SP \leftarrow SP + 2.$ else continue 7 6 5 4 3 2 1 0 \_cc\_ 0\_0\_0 1,1 Timing: If cc true M cycles — 3 T states — 11 (5, 3, 3) M cycles - 1 If cc not true T states — 5 Register Indirect Addressing Mode: RETI Unconditional return from interrupt handling subroutine. Functionally identical to RET instruction. Unique opcode allows monitoring by external hardware.  $\begin{array}{l} \mathsf{PC}_{\mathsf{L}} \leftarrow (\mathsf{SP}) \\ \mathsf{PC}_{\mathsf{H}} \leftarrow (\mathsf{SP}+1) \end{array}$ No flags affected SP ← SP + 2 7 6 5 4 3 2 1 0 1 1 1 0 1 1 0 1 0 1 0 0 1 1 0 1 Timing: M cycles — 4 T states - 14 (4, 4, 3, 3) Addressing Mode: Register Indirect

## 12.14 Program Control (Continued)

#### RETN

Unconditional return from non-maskable interrupt handling subroutine. Functionally similar to RET instruction, except interrupt enable state is restored to that prior to non-maskable interrupt.

 $PC_{L} \leftarrow (SP)$  $PC_{H} \leftarrow (SP + 1)$ No flags affected  $SP \leftarrow SP + 2$ 1 1 1 0 1 1 0 1 0 1 0 0 0 1 0 1

Timing:

# M cycles — 4

Addressing Mode:



## RESTARTS

#### RST P

The present contents of the PC are pushed onto the memo-ry stack and the PC is loaded with dedicated program loca-tions as determined by the specific restart executed.

(SP - 1) ← PC<sub>H</sub> No flags affected  $(SP - 2) \leftarrow PC_L$  $SP \leftarrow SP - 2$   $PC_{H} \leftarrow 0$   $PC_{L} \leftarrow P$ 7 6 5 4 3 2 1 0 1 1 t 1 1 1 Timing: M cycles — 3 T states - 11 (5, 3, 3) Modified Page Zero Addressing Mode:

р	00H	08H	10H	18H	20H	28H	30H	38H
t	000	001	010	011	100	101	110	111

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, (HL)	8E	BIT	0, B	CB 40
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, (IX+d)	DD 8Ed	BIT	0, C	CB 41
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, (IY+d)	FD 8Ed	BIT	0, D	CB 42
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, A	8F	BIT	0, E	CB 43
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, B	88	BIT	0, H	CB 44
DC         A, D         BA         BIT         1, (HL)         CB 4E           DC         A, E         BB         BIT         1, (X+d)         DC 0294           DC         A, H         BC         BIT         1, (X+d)         DC 0294           DC         A, L         BD         BIT         1, A         CB 4F           DC         A, n         CE n         BIT         1, B         CB 4F           DC         HL, BC         ED 5A         BIT         1, C         CB 4A           DC         HL, HL         ED 5A         BIT         1, L         CB 4A           DC         HL, HL         B6         BIT         1, L         CB 4A           DC         HL, HL         B6         BIT         1, L         CB 4A           DD         A, (K+d)         DD 66d         BIT         2, (IK+d)         FD CBd5           DD         A, C         81         BIT         2, C         CB 51           DD         A, C         81         BIT         2, C         CB 52           DA         A, B         80         BIT         2, L         CB 52           DD         A, C         85         BIT<	ADC	A, C	89	BIT	0, L	CB 45
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, D	8A	BIT	1, (HL)	CB 4E
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A.E	8B	BIT	1. $( X + d )$	DD CBd4
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, H	8C	BIT	1, $(IY + d)$	FD CBd4E
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, L	8D	BIT	1, A	CB 4F
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	A, n	CE n	BIT	1, B	CB 48
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	HL. BC	ED 4A	BIT	1. C	CB 49
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADC	HL, DE	ED 5A	BIT	1, D	CB 4A
DC         HL, SP         ED 7A         BIT         1, H         CB 4C           DD         A, (HL)         86         BIT         1, L         CB 4D           DD         A, (HL)         86         BIT         1, L         CB 4D           DD         A, (HL)         BD 86d         BIT         2, (HL)         CB 56           DD         A, (IY + d)         FD 68dd         BIT         2, (IX + d)         DD CBd6           DD         A, C         81         BIT         2, (IX + d)         DD CBd6           DD         A, C         81         BIT         2, (IX + d)         FD CBd6           DD         A, C         81         BIT         2, (IX + d)         FD CBd6           DD         A, C         81         BIT         2, (IX + d)         FD CBd6           DD         A, C         81         2, E         CB 57         C         CB 51           DD         A, L         85         BIT         2, H         CB 54           DD         A, L         85         BIT         3, (IL)         CB 54           DD         HL, BC         09         BIT         3, (IX + d)         DD CBd54           <	ADC	HL. HL	ED 6A	BIT	1. E	CB 4B
DD       A, (HL)       86       BIT       1, L       CB 4, (HL)       CB 5, (HL)	ADC	HL. SP	ED 7A	BIT	1. H	CB 4C
DD       A, $(X + d)$ DD 86d       BIT       2, $(HL)$ CB 56         DD       A, $(Y + d)$ FD 86d       BIT       2, $(X + d)$ DD CBd6         DD       A, A       87       BIT       2, $(Y + d)$ FD CBd5         DD       A, B       80       BIT       2, $(X + d)$ DD CBd6         DD       A, C       81       BIT       2, A       CB 57         DD       A, C       81       BIT       2, A       CB 57         DD       A, C       81       BIT       2, C       CB 51         DD       A, E       83       BIT       2, L       CB 54         DD       A, L       85       BIT       2, L       CB 54         DD       HL, BC       9       BIT       3, (X + d)       DD CBd6         DD       HL, BC       9       BIT       3, (X + d)       DD CBd6         DD       HL, SC       DD 09       BIT       3, (X + d)       DD CBd6         DD       HL, SP       39       BIT       3, A       CB 55         DD       IX, SP       D19       BIT       3, L       CB 55         DD       IX, SP	ADD	A. (HL)	86	BIT	1. L	CB 4D
DD       A, (IY+d)       FD 86d       BIT       2, (IX+d)       DD CBdE         DD       A, (IY+d)       FD 86d       BIT       2, (IX+d)       DD CBdE         DD       A, B       80       BIT       2, (IX+d)       FD CBd5         DD       A, C       81       BIT       2, (IX+d)       FD CBd5         DD       A, C       81       BIT       2, (IX+d)       FD CBd5         DD       A, C       81       BIT       2, C       CB 52         DD       A, L       85       BIT       2, L       CB 52         DD       A, L       85       BIT       2, H       CB 55         DD       HL, BC       9       BIT       3, (IX+d)       DD CBd5         DD       HL, BE       19       BIT       3, (IX+d)       DD CBd5         DD       HL, BE       19       BIT       3, (IX+d)       DD CBd5         DD       HL, SP       39       BIT       3, C       CB 58         DD       IX, IX       DD 29       BIT       3, D       CB 58         DD       IX, SP       D0 38       BIT       3, L       CB 50         DD       IY, SP		A $(IX+d)$	DD 86d	BIT	2 (HL)	CB 56
Diam       A, A       87       Bit       2, (W + d)       FD CBd2         DD       A, B       80       Bit       2, (W + d)       FD CBd5         DD       A, C       81       Bit       2, (W + d)       FD CBd5         DD       A, C       81       Bit       2, (W + d)       FD CBd5         DD       A, C       81       Bit       2, C       CB 51         DD       A, E       83       Bit       2, C       CB 52         DD       A, H       84       Bit       2, C       CB 53         DD       A, I       65       Bit       2, H       CB 54         DD       A, n       C6 n       Bit       3, (HL)       CB 55         DD       HL, BE       19       Bit       3, (HL)       CB 55         DD       HL, SP       39       Bit       3, A       CB 55         DD       IX, BC       DD 09       Bit       3, C       CB 58         DD       IX, IX       DD 29       Bit       3, L       CB 56         DD       IX, IX       DD 29       Bit       4, (HL)       CB 66         DD       IX, IX       DD 29 <td< td=""><td></td><td>A <math>(IY+d)</math></td><td>ED 86d</td><td>BIT</td><td>2, <math>(1X+d)</math></td><td>DD CBd56</td></td<>		A $(IY+d)$	ED 86d	BIT	2, $(1X+d)$	DD CBd56
DD         A, B         S0         Bit         2, A         CB 56           DD         A, B         80         Bit         2, A         CB 57           DD         A, C         81         Bit         2, B         CB 57           DD         A, C         81         Bit         2, C         CB 51           DD         A, E         83         Bit         2, D         CB 52           DD         A, H         84         Bit         2, C         CB 53           DD         A, H         85         Bit         2, L         CB 55           DD         HL, BC         09         Bit         3, (HL)         CB 55           DD         HL, BC         19         Bit         3, (IX+d)         DD CBd5           DD         HL, SP         39         Bit         3, A         CB 58           DD         IX, SP         DD 29         Bit         3, D         CB 58           DD         IX, SP         DD 29         Bit         3, D         CB 56           DD         IX, SP         DD 29         Bit         3, L         CB 50           DD         IY, SP         FD 29         Bit	ADD	A. A	87	BIT	2. $( Y+d )$	FD CBd56
DD         A, C         BIT         2, B         CB 50           DD         A, C         81         BIT         2, B         C         CB 51           DD         A, E         83         BIT         2, C         CB 51           DD         A, H         84         BIT         2, C         CB 53           DD         A, L         85         BIT         2, L         CB 54           DD         A, L         85         BIT         2, L         CB 54           DD         A, L         85         BIT         3, (ML)         CB 55           DD         HL, BE         19         BIT         3, (ML)         CB 55           DD         HL, HL         29         BIT         3, (ML)         DD CBd5           DD         HL, SP         39         BIT         3, B         CB 57           DD         IX, JD         DD 29         BIT         3, C         CB 58           DD         IX, JN         DD 29         BIT         3, L         CB 50           DD         IX, JN         DD 29         BIT         3, L         CB 50           DD         IX, JN         DD 29         BIT	ADD	A. B	80	BIT	2. A	CB 57
DD       A, D       S1       Bit       L, D       GB 50         DD       A, D       S2       Bit       2, C       CB 51         DD       A, E       83       Bit       2, C       CB 51         DD       A, E       83       Bit       2, C       CB 55         DD       A, L       85       Bit       2, H       CB 54         DD       A, n       C6 n       Bit       2, L       CB 55         DD       HL, BC       09       Bit       3, (HL)       CB 55         DD       HL, BC       09       Bit       3, (HL)       CB 55         DD       HL, SP       39       Bit       3, (HL)       CB 55         DD       HL, SP       39       Bit       3, A       CB 57         DD       HL, SP       39       Bit       3, A       CB 58         DD       IX, NC       DD 29       Bit       3, D       CB 54         DD       IX, IX       DD 29       Bit       3, L       CB 55         DD       IY, NC       FD 29       Bit       4, (HL)       CB 66         DD       IY, IY       FD 29       Bit       4, IX	ADD	A C	81	BIT	2 B	CB 50
DD         A, E         B3         BIT         2, D         CB 52           DD         A, E         83         BIT         2, D         CB 52           DD         A, H         84         BIT         2, E         CB 53           DD         A, L         85         BIT         2, H         CB 52           DD         A, n         C6 n         BIT         2, L         CB 55           DD         HL, DE         19         BIT         3, (HL)         CB 55           DD         HL, SC         D0         BIT         3, (IX + d)         DD CBd5           DD         HL, SC         DD 09         BIT         3, A         CB 55           DD         HL, SC         DD 09         BIT         3, A         CB 58           DD         HL, SC         DD 09         BIT         3, A         CB 58           DD         IX, SC         DD 09         BIT         3, C         CB 58           DD         IX, SP         DD 29         BIT         3, H         CB 50           DD         IY, SC         FD 9         BIT         3, H         CB 66           DD         IY, SP         FD 29         <	ADD	A. D	82	BIT	2, C	CB 51
A, H       8d       Bit       2, E       CB 53         DD       A, L       85       BIT       2, H       CB 53         DD       A, L       85       BIT       2, H       CB 53         DD       A, L       85       BIT       2, H       CB 54         DD       HL, BC       09       BIT       3, (HL)       CB 55         DD       HL, DE       19       BIT       3, (IX + d)       DD CBd5         DD       HL, SP       39       BIT       3, A       CB 55         DD       HL, SP       39       BIT       3, A       CB 56         DD       HL, SP       39       BIT       3, C       CB 59         DD       IX, DE       DD 19       BIT       3, C       CB 59         DD       IX, IX       DD 29       BIT       3, H       CB 55         DD       IY, BC       FD 09       BIT       3, H       CB 55         DD       IY, SP       FD 39       BIT       4, (HL)       CB 66         ND       IY, SP       FD 39       BIT       4, IX + d)       DD CBd6         ND       A       A7       BIT       4, E		A F	83	BIT	2,0	CB 52
DD       A, L       BS       BIT       2, H       CB 54         DD       A, n       C6 n       BIT       2, H       CB 54         DD       HL, BC       09       BIT       3, (HL)       CB 55         DD       HL, BC       09       BIT       3, (IY+d)       DD CBdE         DD       HL, DE       19       BIT       3, (IY+d)       DD CBdE         DD       HL, SC       DD 09       BIT       3, A       CB 55         DD       HL, SC       DD 09       BIT       3, A       CB 56         DD       HL, SC       DD 09       BIT       3, A       CB 58         DD       IX, BC       DD 19       BIT       3, A       CB 58         DD       IX, SP       DD 39       BIT       3, E       CB 58         DD       IY, BC       FD 09       BIT       3, H       CB 50         DD       IY, SP       FD 29       BIT       4, (IX+d)       DD CBde         DD       IY       FD 29       BIT       4, I(X+d)       DC CBde         ND       IX       A       A7       BIT       4, IC       CB 60         ND       A <t< td=""><td></td><td>А. Н</td><td>84</td><td>BIT</td><td>2, D 2 F</td><td>CB 53</td></t<>		А. Н	84	BIT	2, D 2 F	CB 53
DD       A, n       CG       N, L       CG       ST       L, I, L       CG       ST       L, L       CG       ST       ST       L, L       CG       ST       ST       S, (IX + d)       DD CBdE       DD       ST       S, (IX + d)       DD CBdE       DD CBdE       DD       HL, SP       39       BIT       3, (IX + d)       DD CBdE       T       S, S       S       DD CBDE       T       S, S       S       DD CBDE       T       S, S       DD CBDE       T       S, S       S       DD CBDE       T       S, S       S       DD CBDE       T       S, S       DD CBDE       T       S, S       S       DD CBDE       DD CBdE       DD CBdE       DD CBdE		A I	85	BIT	2, E 2 H	CB 54
DD       HL, BC       09       BIT       3, (HL)       CB 56         DD       HL, DE       19       BIT       3, (HL)       CB 56         DD       HL, NDE       19       BIT       3, (HL)       CB 56         DD       HL, SP       39       BIT       3, (IY+d)       PD CBd5         DD       HL, SP       39       BIT       3, (IY+d)       FD CBd5         DD       HL, SP       39       BIT       3, C       CB 58         DD       IX, DE       DD 19       BIT       3, D       CB 56         DD       IX, IX       DD 29       BIT       3, D       CB 56         DD       IX, SP       DD 39       BIT       3, L       CB 55         DD       IY, SP       FD 29       BIT       4, (HL)       CB 66         DD       IY, SP       FD 29       BIT       4, (IX+d)       DD CBd6         ND       IK+       A       CB 67       BIT       4, C       CB 61         ND       A       A7       BIT       4, C       CB 61         ND       A       A7       BIT       4, C       CB 63         ND       A       A7 <td></td> <td>An</td> <td>C6 n</td> <td>BIT</td> <td>2  </td> <td>CB 55</td>		An	C6 n	BIT	2	CB 55
DD       HL, DC       19       DI       DI       S, (X+d)       DD       DD         DD       HL, NL       29       BIT       3, (X+d)       DD       CBd5         DD       HL, SP       39       BIT       3, A       CB 5F         DD       HL, DE       DD 09       BIT       3, A       CB 5F         DD       IX, BC       DD 09       BIT       3, C       CB 58         DD       IX, IX       DD 29       BIT       3, C       CB 5A         DD       IX, SP       DD 39       BIT       3, C       CB 5A         DD       IX, SP       DD 39       BIT       3, L       CB 5D         DD       IY, BC       FD 19       BIT       3, L       CB 5D         DD       IY, SP       FD 29       BIT       4, (IX+d)       DD CBd6         ND       (IY+d)       FD A6d       BIT       4, A       CB 67         ND       (IY+d)       FD A6d       BIT       4, C       CB 61         ND       A       A7       BIT       4, C       CB 62         ND       A       A7       BIT       4, C       CB 63         ND	חחע	HL BC	09	BIT	2, E 3 (HL)	CB 5E
De       HL, HL       29       BT       3, (Y+d)       FD CBd5         DD       HL, SP       39       BT       3, A       CB 5F         DD       IX, BC       DD 09       BIT       3, A       CB 58         DD       IX, DE       DD 19       BIT       3, C       CB 58         DD       IX, IX       DD 29       BIT       3, C       CB 58         DD       IX, SP       DD 39       BIT       3, C       CB 55         DD       IY, BC       FD 09       BIT       3, H       CB 5C         DD       IY, DE       FD 19       BIT       3, L       CB 5D         DD       IY, SP       FD 39       BIT       4, (IX+d)       DD CBd6         ND       IX+d)       DD A6d       BIT       4, C       CB 61         ND       A       A7       BIT       4, C       CB 63         ND       A       A7       BIT       4, C       CB 64         ND       A       A7       BIT       4, C       CB 63         ND       A       A7       BIT       4, C       CB 63         ND       A       A7       BIT       4, C		HL DE	19	BIT	3(1X+d)	DD CBd5
DD       HL, SP       39       BIT       3, A       CB 5F         DD       HL, SP       39       BIT       3, A       CB 5F         DD       IX, DE       DD 09       BIT       3, B       CB 5F         DD       IX, DE       DD 19       BIT       3, C       CB 59         DD       IX, IX       DD 29       BIT       3, D       CB 5A         DD       IY, BC       FD 09       BIT       3, H       CB 5C         DD       IY, BC       FD 09       BIT       3, H       CB 5C         DD       IY, BC       FD 29       BIT       3, H       CB 5D         DD       IY, SP       FD 39       BIT       4, (IX+d)       DD CBd6         ND       (IX+d)       DD A6d       BIT       4, B       CB 67         ND       IX+d       A       CB 67       BIT       4, IV+d)       FD CBd6         ND       A       A7       BIT       4, C       CB 61         ND       B       A0       BIT       4, A       CB 62         ND       A       A7       BIT       4, L       CB 63         ND       A       A3       BI		HI HI	29	BIT	3 ( Y+d )	ED CBd5F
DD       IX, BC       DD 09       BIT       3, B       CB 58         DD       IX, DE       DD 19       BIT       3, C       CB 58         DD       IX, IX       DD 29       BIT       3, C       CB 58         DD       IX, SP       DD 39       BIT       3, E       CB 58         DD       IX, SP       DD 39       BIT       3, E       CB 58         DD       IY, SP       FD 99       BIT       3, H       CB 56         DD       IY, DE       FD 19       BIT       3, H       CB 56         DD       IY, SP       FD 29       BIT       4, (HL)       CB 66         DD       IY, SP       FD 39       BIT       4, (IX+d)       DD CBd6         ND       (HL)       A6       BIT       4, (IY+d)       FD CBd6         ND       (IX+d)       DD A6d       BIT       4, A       CB 67         ND       A       A7       BIT       4, C       CB 61         ND       B       A0       BIT       4, A       CB 62         ND       C       A1       BIT       5, (HL)       CB 64         ND       A       A2       BIT		HI SP	39	BIT	3 Δ	CB 5E
DD       IX, DC       DD 000       DD 19       BIT       3, C       CB 53         DD       IX, IX       DD 29       BIT       3, C       CB 54         DD       IX, IX       DD 29       BIT       3, C       CB 55         DD       IX, IX       DD 29       BIT       3, E       CB 55         DD       IY, SP       DD 39       BIT       3, H       CB 55         DD       IY, DE       FD 19       BIT       3, H       CB 55         DD       IY, SP       FD 39       BIT       4, (IX+d)       DD CBd6         ND       (IX+d)       DD A6d       BIT       4, (IY+d)       FD CBd6         ND       (IX+d)       DD A6d       BIT       4, D       CB 62         ND       (IY+d)       FD A6d       BIT       4, D       CB 64         ND       A       A7       BIT       4, D       CB 62         ND       C       A1       BIT       4, E       CB 63         ND       D       A2       BIT       4, H       CB 64         ND       D       A2       BIT       5, (HL)       CB 65         ND       H       A4	םם- חחנ	IX BC	00 00	BIT	3, A 3 B	CB 58
DD       IX, IX       DD 29       BIT       3, D       CB 53         DD       IX, IX       DD 29       BIT       3, E       CB 53         DD       IX, SP       DD 39       BIT       3, E       CB 55         DD       IY, BC       FD 09       BIT       3, H       CB 55         DD       IY, DE       FD 19       BIT       3, L       CB 56         DD       IY, SP       FD 39       BIT       4, (IX+d)       DD CBd6         ND       (IX+d)       DD A6d       BIT       4, (IX+d)       DD CBd6         ND       (IX+d)       DD A6d       BIT       4, C       CB 67         ND       (IY+d)       FD A6d       BIT       4, B       CB 60         ND       A       A7       BIT       4, C       CB 61         ND       A       A7       BIT       4, C       CB 62         ND       A       A7       BIT       4, E       CB 63         ND       D       A2       BIT       4, H       CB 64         ND       D       A2       BIT       4, H       CB 65         ND       L       A5       BIT       5, (I			DD 00	BIT	3.0	CB 59
DDIX, IXDD 20BIT3, ECB 5ADDIX, SPDD 39BIT3, HCB 5CDDIY, BCFD 09BIT3, HCB 5CDDIY, DEFD 19BIT3, LCB 5DDDIY, IYFD 29BIT4, (HL)CB 66DDIY, SPFD 39BIT4, (IX + d)DD CBd6ND(IX + d)DD A6dBIT4, ACB 67ND(IY + d)FD A6dBIT4, BCB 60NDAA7BIT4, CCB 61NDBA0BIT4, DCB 62NDCA1BIT4, CCB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (HL)CB 6ENDLA5BIT5, (IX + d)DD CBd6NDnE6 nBIT5, ACB 6FT0, (IX + d)DD CBd46BIT5, ACB 6FT0, (IX + d)DD CBd46BIT5, DCB 6AT0, (IY + d)FD CBd46BIT5, DCB 6Atot) $d=$ signed displacementBIT5, DCB 6A			DD 19 29	BIT	3 D	CB 5A
DDIY, BCFD 09BIT3, HCB 50DDIY, DEFD 19BIT3, LCB 50DDIY, IYFD 29BIT4, (HL)CB 66DDIY, SPFD 39BIT4, (IX + d)DD CBd6ND(HL)A6BIT4, ACB 67ND(IY + d)DD A6dBIT4, ACB 67ND(IY + d)FD A6dBIT4, CCB 61NDBA0BIT4, CCB 61NDDA2BIT4, CCB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (HL)CB 6ENDLA5BIT5, (IX + d)DD CBd6NDnE6 nBIT5, ACB 6FT0, (IY + d)FD CBd46BIT5, BCB 68T0, (IY + d)DC CBd46BIT5, DCB 6As of memory locationd=signed displacementBIT5, DCB 6A		IX SP	DD 39	BIT	3 F	CB 5B
DDIY, DEFD 19BIT3, LCB 50DDIY, IYFD 29BIT4, (HL)CB 66DDIY, SPFD 39BIT4, (IX+d)DD CBd6ND(HL)A6BIT4, (IX+d)DD CBd6ND(IX+d)DD A6dBIT4, ACB 67ND(IY+d)FD A6dBIT4, CCB 60NDAA7BIT4, CCB 61NDBA0BIT4, DCB 62NDCA1BIT4, ECB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (HL)CB 62NDLA5BIT5, (IX+d)DD CBd66NDnE6 nBIT5, (IX+d)DD CBd66T0, (IX+d)DD CBd46BIT5, BCB 68T0, (IX+d)DD CBd46BIT5, DCB 68T0, ACB 47BIT5, DCB 64bit $d=$ signed displacementBIT5, DCB 6A		IY BC	ED 09	BIT	3 H	CB 5C
DDII, BLIDI			FD 19	BIT	3	CB 5D
DDII, IIID 20DI4, (IL)OD 00DDIY, SPFD 39BIT4, (IL)DD 08deND(HL)A6BIT4, (IL)HD 08deND(IX+d)DD A6dBIT4, ACB 67ND(IY+d)FD A6dBIT4, BCB 60NDAA7BIT4, CCB 61NDBA0BIT4, DCB 62NDCA1BIT4, ECB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (IL)CB 66NDLA5BIT5, (IL)CB 66NDnE6 nBIT5, (IL)CB 66T0, (IL)CB 46BIT5, ACB 66T0, (IL)CB 46BIT5, BCB 68T0, (IL)CB 46BIT5, DCB 68T0, ACB 47BIT5, DCB 68s of memory locationd=signed displacementBIT5, DCB 6A			FD 29	BIT	0, E 4 (HL)	CB 66
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	חחע	IV SP	FD 39	BIT	$(1)^{(1)}$	
ND $(1x+d)$ DD A6d       BIT       4, A       CB 67         ND $(1Y+d)$ FD A6d       BIT       4, A       CB 67         ND $(1Y+d)$ FD A6d       BIT       4, B       CB 67         ND       A       A7       BIT       4, C       CB 61         ND       B       A0       BIT       4, C       CB 62         ND       C       A1       BIT       4, E       CB 63         ND       D       A2       BIT       4, H       CB 64         ND       E       A3       BIT       4, L       CB 65         ND       H       A4       BIT       5, (HL)       CB 66         ND       L       A5       BIT       5, (IX+d)       DD CBd66         ND       n       E6 n       BIT       5, A       CB 6F         T       0, (IX+d)       DD CBd46       BIT       5, B       CB 68         T       0, (IX+d)       DD CBd46       BIT       5, D       CB 6A         T       0, A       CB 47       BIT       5, D       CB 6A         s of memory location       d=signed displacement       bit)		(HL)	A6	BIT	(1Y + d)	ED CBd6
ND(IX + d)FD A6dBIT4, NGD 60NDAA7BIT4, BCB 60NDAA7BIT4, CCB 61NDBA0BIT4, DCB 62NDCA1BIT4, ECB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (HL)CB 66NDLA5BIT5, (IX+d)DD CBd66NDnE6 nBIT5, (IX+d)DD CBd66T0, (IX+d)DD CBd46BIT5, ACB 67T0, (IX+d)DD CBd46BIT5, CCB 69T0, ACB 47BIT5, DCB 6As of memory locationd=signed displacementbit)d=signed displacement		(1X + d)		BIT	4, (Π · α) Λ Δ	CB 67
NDAA7BIT4, DCB 60NDAA7BIT4, CCB 61NDBA0BIT4, DCB 62NDCA1BIT4, ECB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (HL)CB 6ENDLA5BIT5, (IX+d)DD CBd6NDnE6 nBIT5, (IX+d)DD CBd6T0, (IX+d)DD CBd46BIT5, ACB 6FT0, (IX+d)DD CBd46BIT5, BCB 68T0, (IY+d)FD CBd46BIT5, DCB 6As of memory locationd=signed displacementbit) $d=signed displacement$ bit		( X + d)	ED A6d	BIT	4, M	CB 60
NDBA0BIT4, 0CB 61NDCA1BIT4, ECB 63NDDA2BIT4, HCB 64NDEA3BIT4, LCB 65NDHA4BIT5, (HL)CB 6ENDLA5BIT5, (IX+d)DD CBd6NDnE6 nBIT5, (IX+d)DD CBd6T0, (IX+d)DD CBd46BIT5, ACB 6FT0, (IX+d)DD CBd46BIT5, BCB 68T0, (IY+d)FD CBd46BIT5, DCB 6As of memory locationd=signed displacementbit)d=signed displacementbit		Δ	47	BIT	4,0	CB 61
NDCA1BIT4, ECB 63NDDA2BIT4, HCB 643NDDA2BIT4, HCB 65NDEA3BIT4, LCB 65NDLA5BIT5, (HL)CB 66NDnE6 nBIT5, (IX+d)DD CBd66T0, (IX+d)DD CBd46BIT5, ACB 67T0, (IX+d)DD CBd46BIT5, BCB 68T0, (IY+d)FD CBd46BIT5, CCB 69T0, ACB 47BIT5, DCB 6As of memory locationd=signed displacementbit)d2=d-2d		B	AO	BIT	4 D	CB 62
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		C	A1	RIT	-, D 4 F	CB 63
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		D	Δ2	RIT	ч, с 4 Н	CB 64
NDHA4BIT5, (HL)CB 6ENDLA5BIT5, (IX+d)DD CBd6NDnE6 nBIT5, (IX+d)DD CBd6T0, (HL)CB 46BIT5, ACB 6FT0, (IX+d)DD CBd46BIT5, BCB 68T0, (IY+d)FD CBd46BIT5, CCB 69T0, ACB 47BIT5, DCB 6A		F	A3	RIT	4,11	CR 65
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			A3 A4	DIT	4, L 5 (UI)	
ND     n     E6 n     BIT     5, (IX+0)     DD CBdde       ND     n     E6 n     BIT     5, (IX+0)     FD CBde       T     0, (IL)     CB 46     BIT     5, A     CB 6F       T     0, (IX+d)     DD CBd46     BIT     5, B     CB 68       T     0, (IY+d)     FD CBd46     BIT     5, C     CB 69       T     0, A     CB 47     BIT     5, D     CB 6A			A4 A5	DIT	5, (HL) 5, (IX+d)	
ND     II     E0 II     BIT     5, (IT+0)     FD 6500       T     0, (IL)     CB 46     BIT     5, A     CB 6F       T     0, (IX+d)     DD CBd46     BIT     5, B     CB 68       T     0, (IY+d)     FD CBd46     BIT     5, C     CB 69       T     0, A     CB 47     BIT     5, D     CB 6A       s of memory location     d=signed displacement     d2=d-2     d2		L	AS E6 n	DIT	5, $(IX + d)$	
T     0, (IL)     0.00000000000000000000000000000000000				DIT	5, (IT + U)	
Indext     Indext <td>דוכ</td> <td>0, (FIL) 0, (IV + 4)</td> <td></td> <td></td> <td>5, A 5 P</td> <td></td>	דוכ	0, (FIL) 0, (IV + 4)			5, A 5 P	
T         0, A         CB 47         BIT         5, D         CB 69           s of memory location         d=signed displacement         bit)         d2=d-2         CB 47         CB 47         CB 47         CB 6A	ווכ דוכ	$(1 \times + \alpha)$			э, <b>р</b>	
II         U <thu< th="">         U         <thu< th=""> <thu< th=""></thu<></thu<></thu<>		0, (IY + a)		BII	5, U	CB 69
s of memory location         d=signed displacement           bit)         d2=d-2	511	U, A	UB 47	BII	5, D	CB 6A
d2 = d - 2	ss of memo	bry location d	signed displacement			
	6 bit)	d2	=d-2			

BIT	5, E	CB 6B	DEC	А	3D
BIT	5, H	CB 6C	DEC	В	05
BIT	5. L	CB 6D	DEC	BC	0B
BIT	6. (HL)	CB 76	DEC	C	0D
BIT	6 $( X+d )$	DD CBd76	DEC	D	15
	6, (1Y+d)	ED CBd76	DEC	DE	1B
BIT	6 A	CB 77	DEC	F	10
	0, A 6 B	CB 70	DEC		25
	6, Б	CB 70	DEC		25
	6, C	CB 71	DEC	HL	28
BII	6, D	CB 72	DEC	IX	DD 2B
311	6, E	CB 73	DEC	IY	FD 2B
311	6, H	CB 74	DEC	L	2D
BIT	6, L	CB 75	DEC	SP	3B
BIT	7, (HL)	CB 7E	DI		F3
BIT	7, (IX+d)	DD CBd7E	DJNZ	d2	10 d2
BIT	7, (IY+d)	FD CBd7E	EI		FB
BIT	7, A	CB 7F	EX	(SP), HL	E3
BIT	7, B	CB 78	EX	(SP), IX	DD E3
ЗIТ	7, C	CB 79	EX	(SP), IY	FD E3
ЗIT	7, D	CB 7A	EX	AF, A'F'	08
BIT	7, E	CB 7B	EX	DE, HL	EB
BIT	7, H	CB 7C	EXX		D9
BIT	7. L	CB 7D	HALT		76
CALL	C. nn	DCnn	IM	0	ED 46
CALL	M. nn	FCnn	IM	1	ED 56
	NC nn	D4nn	IM	2	ED 5E
	nn	CDnn	IN	A (C)	ED78
	NZ nn	Cann	IN	Λ, (0) Δ (n)	DBn
	B nn	E4nn	IN	P. (C)	ED 40
	Г, IIII DГ лл	F4IIII	IN	B, (C)	ED 40
CALL	PE, nn	ECHN	IIN	C, (C)	ED 48
JALL	PO, nn	E4nn	IIN	D, (C)	ED 50
	Z, nn	CCnn	IN	E, (C)	ED 58
CCF		3F 	IN	H, (C)	ED 60
JP	(HL)	BE	IN	L, (C)	ED 68
CP	(IX+d)	DD BEd	INC	(HL)	34
CP	(IY+d)	FD BEd	INC	(IX + d)	DD 34d
CP	A	BF	INC	(IY + d)	FD 34d
CP	В	B8	INC	A	3C
CP	С	B9	INC	В	04
CP	D	BA	INC	BC	03
CP	E	BB	INC	С	0C
CP	Н	BC	INC	D	14
CP	L	BD	INC	DE	13
CP	n	FE n	INC	E	1C
CPD		ED A9	INC	н	24
CPDR		ED B9	INC	HL	23
CPI		ED A1	INC	IX	DD 23
CPIR		ED B1	INC	IY	FD 23
 .PI		2E 2.	INC		20
		21		SP	22
		25		5	
	(IX + a)				ED BA
JEC	(i r + a)	FD 350	IINI		ED A2
ess of mem	ory location d	= signed displacement			
16 bit)	d2	2=d-2			
bit)					

INIR		FD B2	ID	A (HL)	7F
.IP	(HL)	E9		A $(IX + d)$	
ID	(112)			A, $(IX + d)$	ED 7E
JF	(1×)			A, $(\Pi + \mathbf{u})$	24pp
JF	$(\Pi)$	PD E9		Α, (ΠΠ)	75
JP	O, III	DAIII		A, A	76
JP	M, nn	FANN	LD	A, B	78
JP	NC, nn	D2nn	LD	A, C	79
JP	nn	C3nn	LD	A, D	7A
JP	NZ, nn	C2nn	LD	A, E	7B
JP	P, nn	F2nn	LD	А, Н	7C
JP	PE, nn	EAnn	LD	A, I	ED 57
JP	PO, nn	E2nn	LD	A, L	7D
JP	Z, nn	CAnn	LD	A, n	3E n
JR	C, d2	38 d2	LD	B, (HL)	46
JR	d2	18 d2	LD	B, (IX+d)	DD 46
JR	NC, d2	30 d2	LD	B, (IY+d)	FD 460
JR	NZ, d2	20 d2	LD	B, A	47
JR	Z, d2	28 d2	LD	B, B	40
LD	(BC), A	02	LD	B, C	41
LD	(DE), A	12	LD	B, D	42
LD	(HL), A	77	LD	B, E	43
LD	(HL), B	70	LD	В, Н	44
LD	(HL). C	71	LD	B. L	45
LD	(HL). D	72	LD	B. n	06 n
ID	(HL) E	73	ID	BC (nn)	FD 4B
	(HL) H	74		BC nn	01nn
	(HL) I	75		C (HL)	4E
	(HL) n	75 36 n		$C_{1}(1X+d)$	
	$( X + d) \land$			C, (IX + d)	ED 4E
	(IX+d), A	DD 70d		C, (11 + u)	
	(іх⊤а), в			0, A 0 B	4F
	(1X + d), C		LD	С, В	48
LD	(IX+d), D	DD 72d	LD	0,0	49
LD	(IX+d), E	DD 73d	LD	C, D	4A
LD	(IX+d), H	DD 74d	LD	C, E	4B
LD	(IX+d), L	DD 75d	LD	C, H	4C
LD	(IX+d), n	DD 36dn	LD	C, L	4D
LD	(IY+d), A	FD 77d	LD	C, n	0E n
LD	(IY+d), B	FD 70d	LD	D, (HL)	56
LD	(IY+d), C	FD 71d	LD	D, (IX + d)	DD 56
LD	(IY+d), D	FD 72d	LD	D, (IY + d)	FD 56
LD	(IY+d), E	FD 73d	LD	D, A	57
LD	(IY+d), H	FD 74d	LD	D, B	50
LD	(IY+d), L	FD 75d	LD	D, C	51
LD	(IY+d), n	FD 36dn	LD	D, D	52
LD	(nn), A	32nn	LD	D, E	53
LD	(nn), BC	ED 43nn	LD	D, H	54
LD	(nn), DE	ED 53nn	LD	D. L	55
	(nn) HI	22nn	 I D	_, _ D n	16 n
	(nn) IX	DD 22nn		DF (nn)	FD 5B
	(nn), IX	FD 22nn		DE nn	11nn
	(nn), SP	ED 73pp			55
				E, (⊓L) E (IX + d)	
LD	A, (BC) A, (DE)	1A	LD	E, $(IX + d)$ E, $(IY + d)$	FD 5E
ddress of mem	ory location d=	signed displacement			
a (10 Dit)	d2=	-u-2			
(ODII)					

LD	E, A	5F	OR	С	B1
LD	E, B	58	OR	D	B2
ID	FC	59	OB	F	B3
	E,0	54	OB	H	B4
	E, D F F	58	OR	1	B5
	с, с с ц	50		L n	EG m
	E, N	50		TI	
	E, L	5D	OTDR		ED BB
LD	E, n	1E n	OTIR		ED B3
LD	H, (HL)	66	001	(C), A	ED 79
LD	H, (IX+d)	DD 66d	OUT	(C), B	ED 41
LD	H, (IY+d)	FD 66d	OUT	(C), C	ED 49
LD	H, A	67	OUT	(C), D	ED 51
LD	H, B	60	OUT	(C), E	ED 59
LD	H, C	61	OUT	(C), H	ED 61
LD	H, D	62	OUT	(C), L	ED 69
LD	H, E	63	OUT	n, A	D3 n
LD	H. H	64	OUTD		ED AB
	HI	65	OUTI		ED A3
	н., <u>-</u> Н. п	26 n	POP	AF	E2 / 10
	HI (nn)	2Ann	POP	BC.	C1
		2100	POP	DE	
			POP		
	I, A	ED 47	POP	HL	EI
LD	IX, (nn)	DD 2Ann	POP	IX	DD E1
LD	IX, nn	DD 21nn	POP	IY	FD E1
LD	IY, (nn)	FD 2Ann	PUSH	AF	F5
LD	IY, nn	FD 21nn	PUSH	BC	C5
LD	L, (HL)	6E	PUSH	DE	D5
LD	L, (IX + d)	DD 6Ed	PUSH	HL	E5
LD	L, (IY + d)	FD 6Ed	PUSH	IX	DD E5
LD	L, A	6F	PUSH	IY	FD E5
LD	L, B	68	RES	0, (HL)	CB 86
LD	L, C	69	RES	0, (IX+d)	DD CBd86
LD	L, D	6A	RES	0, (IY+d)	FD CBd86
LD	L.E	6B	RES	0. A	CB 87
LD	L.H	6C	RES	0. B	CB 80
	_,	6D	BES	0.0	CB 81
	_, _   n	2E n	BES	0.0	CB 82
	SP (nn)	ED 7Bpp	RES	0, E	CB 83
	SP HI	F9	DEQ	о, с о н	CB 84
				0, 1	
	or, ia		RES	U, L	
	52,11		RES	1, (HL)	
LD	SP, nn	31nn	RES	1, (IX+d)	DD CBd8E
LDD		ED A8	RES	1, (IY+d)	FD CBd8E
LDDR		ED B8	RES	1, A	CB 8F
LDI		ED A0	RES	1, B	CB 88
LDIR		ED B0	RES	1, C	CB 89
NEG		ED n	RES	1, D	CB 8A
NOP		00	RES	1, E	CB 8B
OR	(HL)	B6	RES	1, H	CB 8C
OR	(IX + d)	DD B6d	RES	1, L	CB 8D
OR	( Y + d)	FD B6d	BES	2. (HL)	CB 96
OB	Δ	R7	DEC	2(1X+d)	
		D/ PO		2, (i∧⊤u) 2 (i)/ ⊨ d\	
	D	DV	HES	2, (i1+u)	LD CB036
ess of memo	ory location d=	signed displacement			
16 bit)	d2=	d-2			
bit)					

RES	2, A	CB 97	RES	7, D	CB BA
RES	2. B	CB 90	RES	7. E	CB BB
RES	2 C	CB 91	BES	7 H	CBBC
RES	2,0	CB 92	BES	7.1	CB BD
DEC	2,0	CB 92	DET	7, L	C0
	2, E	CB 93		0	09
RES	2, 11	CB 94	REI	C	D8
RES	2, L	CB 95	REI	M	F8
RES	3, (HL)	CB 9E	REI	NC	Do
RES	3, (IX+d)	DD CBd9E	RET	NZ	C0
RES	3, (IY+d)	FD CBd9E	RET	Р	F0
RES	3, A	CB 9F	RET	PE	E8
RES	3, B	CB 98	RET	PO	E0
RES	3, C	CB 99	RET	Z	C8
RES	3, D	CB 9A	RETI		ED 4D
RES	3, E	CB 9B	RETN		ED 45
RES	3, H	CB 9C	RL	(HL)	CB 16
RES	3, L	CB 9D	RL	(IX + d)	DD CBd16
RES	4, (HL)	CB A6	RL	(IY + d)	FD CBd16
RES	4. $( X + d )$	DD CBdA6	RL	A	CB 17
RES	4. $( Y+d )$	FD CBdA6	RL	В	CB 10
RES	4 A	CB A7	RI	- C	CB 11
RES	4, N	CBA0	RI	D	CB 12
RES	4,0	CB A1	RI	F	CB 13
DES	4,0				
	4, D				
RES	4, ⊑	CB A3	RL	L	CB 15
RES	4, H		RLA		17
RES	4, L	CB A5	RLC	(HL)	CB 06
RES	5, (HL)	CBAE	RLC	(IX+d)	DD CBd06
RES	5, (IX+d)	DD CBdAE	RLC	(IY + d)	FD CBd06
RES	5, (IY+d)	FD CBdAE	RLC	A	CB 07
RES	5, A	CB AF	RLC	В	CB 00
RES	5, B	CB A8	RLC	С	CB 01
RES	5, C	CB A9	RLC	D	CB 02
RES	5, D	CB AA	RLC	E	CB 03
RES	5, E	CB AB	RLC	н	CB 04
RES	5, H	CB AC	RLC	L	CB 05
RES	5, L	CB AD	RLCA		07
RES	6, (HL)	CB B6	RLD		ED 6F
RES	6, (IX+d)	DD CBdB6	RR	(HL)	CB 1E
RES	6, $(IY + d)$	FD CBdB6	RR	(IX + d)	DD CBd1E
RES	6. A	CB B7	RR	(IY + d)	FD CBd1E
RES	6. B	CB B0	RR	Α.	CB 1F
RES	6 C	CB B1	BB	B	CB 18
RES	6 D	CB B2	BB	C	CB 19
RES	6, E	CB B3	DD	D	CB 1A
DES	0, E 6 L			E	
	о, п е I		KK DD		
			KK DD		
HES	7, (HL)	OR RE	KK DD.	L	CBID
RES	7, $(IX + d)$	DD CBGBE	HRA		11-
HES	7, $(IY + d)$	FD CBdBE	RRC	(HL)	CROE
RES	7, A	CB BF	RRC	(IX+d)	DD CBd0E
RES	7, B	CB B8	RRC	(IY+d)	FD CBd0E
RES	7, C	CB B9	RRC	A	CB 0F
ess of mer	nory location d	= signed displacement	-		
16 bit)	d	2=d-2			

RRC	В	CB 08	SET	2, (IX+d)	DD CBdD6
RRC	С	CB 09	SET	2, (IY+d)	FD CBdD6
RRC	D	CB 0A	SET	2, A	CB D7
RRC	E	CB 0B	SET	2, B	CB D0
RRC	н	CB 0C	SET	2, C	CB D1
RRC	L	CB 0D	SET	2. D	CB D2
RRCA		OF	SET	2. E	CB D3
RRD		ED 67	SET	_, _ 2 H	CB D4
RST	0	C7	SET	21	CB D5
RST	08H	CE	SET	2, 2 3 (HL)	CB DE
RST	10H		SET	3(1X+d)	
RST	184	DE	SET	$3 (1 \times + d)$	
BST	2014	E7	SET	3.4	
Det	2011		SET	0, A 0 B	
	2011		SEI	3, D	
ROI	30H		SEI	3, 0	CB D9
RSI	38H		SET	3, D	CBDA
SBC	A, (HL)	9E	SET	3, E	CB DB
SBC	A, (IX+d)	DD 9Ed	SET	З, Н	CB DC
SBC	A, (IY+d)	FD 9Ed	SET	3, L	CB DD
SBC	A, A	9F	SET	4, (HL)	CB E6
SBC	А, В	98	SET	4, (IX+d)	DD CBdE6
SBC	A, C	99	SET	4, (IY+d)	FD CBdE6
SBC	A, D	9A	SET	4, A	CB E7
SBC	A, E	9B	SET	4, B	CB E0
SBC	A, H	9C	SET	4, C	CB E1
SBC	A, L	9D	SET	4, D	CB E2
SBC	A, n	DE n	SET	4, E	CB E3
SBC	HL, BC	ED 42	SET	4, H	CB E4
SBC	HL, DE	ED 52	SET	4, L	CB E5
SBC	HL, HL	ED 62	SET	5, (HL)	CB EE
SBC	HL. SP	ED 72	SET	5. $(IX + d)$	DD CBdEE
SCF	,	37	SET	5 $(1Y+d)$	ED CBdEE
SET	0 (HL)	CB C6	SET	5 A	CB FF
SET	0, (1X+d)		SET	5 B	CB E8
SET	0, (IX + d)	ED CBdC6	SET	5, D 5, C	CB E9
SET	0.4	CB C7	SET	5, 0 5 D	
SET	0,7	CBC0	SET	5, D 5 E	
OLT OLT	0, 0	CB C1	SET	5, L	
SET	0,0	CB C2	SET	5,11	
OET	0, D		SET	5, L 6 (LII.)	CBED
SEI	0, 0		SE I	o, (⊓L) € (IX ⊢ -1)	
JEI OFT	U, H		SEI	o, (IX + a)	
SEI	U, L		SEI	ь, (IY+d)	
SEI	1, (HL)	CB CE	SEI	6, A	CB F7
SEI	1, (IX+d)		SET	6, B	CB F0
SET	1, (IY+d)	FD CBdCE	SET	6, C	CB F1
SET	1, A	CB CF	SET	6, D	CB F2
SET	1, B	CB C8	SET	6, E	CB F3
SET	1, C	CB C9	SET	6, H	CB F4
SET	1, D	CB CA	SET	6, L	CB F5
SET	1, E	CB CB	SET	7, (HL)	CB FE
SET	1, H	CB CC	SET	7, (IX+d)	DD CBdFE
SET	1, L	CB CD	SET	7, (IY+d)	FD CBdFE
SET	2, (HL)	CB D6	SET	7, A	CB FF
ress of mer	nory location d	= displacement			
(16 bit)	d2	2=d-2			

SET	7, B	CB F8	SRL	А	CB 3F
SET	7, C	CB F9	SRL	В	CB 38
SET	7, D	CB FA	SRL	С	CB 39
SET	7, E	CB FB	SRL	D	CB 3A
SET	7, H	CB FC	SRL	E	CB 3B
SET	7, L	CB FD	SRL	н	CB 3C
SLA	(HL)	CB 26	SRL	L	CB 3D
SLA	(IX + d)	DD CBd26	SUB	(HL)	96
SLA	(IY+d)	FD CBd26	SUB	(IX+d)	DD 96d
SLA	A	CB 27	SUB	(IY+d)	FD 96d
SLA	В	CB 20	SUB	А	97
SLA	С	CB 21	SUB	В	90
SLA	D	CB 22	SUB	С	91
SLA	E	CB 23	SUB	D	92
SLA	Н	CB 24	SUB	E	93
SLA	L	CB 25	SUB	Н	94
SRA	(HL)	CB 2E	SUB	L	95
SRA	(IX+d)	DD CBd2E	SUB	n	D6 n
SRA	(IY+d)	FD CBd2E	XOR	(HL)	AE
SRA	А	CB 2F	XOR	(IX+d)	DD AEd
SRA	В	CB 28	XOR	(IY+d)	FD AEd
SRA	С	CB 29	XOR	A	AF
SRA	D	CB 2A	XOR	В	A8
SRA	E	CB 2B	XOR	С	A9
SRA	Н	CB 2C	XOR	D	AA
SRA	L	CB 2D	XOR	E	AB
SRL	(HL)	CB 3E	XOR	Н	AC
SRL	(IX+d)	DD CBd3E	XOR	L	AD
SRL	(IY+d)	FD CBd3E	XOR	n	EE n

## 12.16 Instruction Set: Numerical Order

Op Code	Mnemonic		Op Code	Mnemonic	 Op Code	Mnemonic
00	NOP		15	DEC D	2Ann	LD HL,(nn)
01nn	LD BC,nn		16n	LD D,n	2B	DEC HL
02	LD (BC),A		17	RLA	2C	INC L
03	INC BC		18d2	JR d2	2D	DEC L
04	INC B		19	ADD HL,DE	2En	LD L,n
05	DEC B		1A	LD A,(DE)	2F	CPL
06n	LD B,n		1B	DEC DE	30d2	JR NC,d2
07	RLCA		1C	INC E	31nn	LD SP,nn
08	EX AF,A'F'		1D	DEC E	32nn	LD (nn),A
09	ADD HL,BC		1En	LD E,n	33	INC SP
0A	LD A,(BC)		1F	RRA	34	INC (HL)
0B	DEC BC		20d2	JR NZ,d2	35	DEC (HL)
0C	INC C		21nn	LD HL,nn	36n	LD (HL),n
0D	DEC C		22nn	LD (nn),HL	37	SCF
0En	LD C,n		23	INC HL	38	JR C,d2
0F	RRCA		24	INC H	39	ADD HL,SP
10d2	DJNZ d2		25	DEC H	3Ann	LD A,(nn)
11nn	LD DE,nn		26n	LD H, n	3B	DEC SP
12	LD (DE),A		27	DAA	3C	INC A
13	INC DE		28d2	JR Z,d2	3D	DEC A
14	INC D		29	ADD HL,HL	3En	LD A,n
= Address of m	emory location	d=displacemen	t			
=Data (16 bit)		d2=d-2				
Data (8 bit)						

p Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
F	CCF	74	LD (HL),H	A9	XOR C
0	LD B,B	75	LD (HL),L	AA	XOR D
1	LD B,C	76	HALT	AB	XOR E
2	LD B,D	77	LD (HL),A	AC	XOR H
3	LD B.E	78	LD A.B	AD	XOR L
4	LD B.H	79	LD A.C	AE	XOR (HL)
5	LD B.L	7A	LD A.D	AF	XORA
6	LD B.(HL)	7B	LD A.E	B0	OR B
7	LD B.A	7C	LD A.H	B1	OR C
3	LD C.B	7D	LD A.L	B2	OR D
9	LD C.C	7E	LD A.(HL)	B3	OR E
Ą	LD C.D	7F	LD A.A	B4	OR H
3	LD C.E	80	ADD A.B	B5	ORL
2	LD C.H	81	ADD A.C	B6	OR (HL)
5	LD C.L	82	ADD A.D	B7	ORA
-	LD C.(HL)	83	ADD A.E	B8	CPB
=	LD C.A	84	ADD A.H	B9	CPC
)	LD D.B	85	ADD A.L	BA	CPD
1	LD D.C	86	ADD A.(HL)	BB	CPE
2	LD D.D	87	ADD A.A	BC	CPH
3	LD D.E	88	ADC A.B	BD	CPL
1		89	ADC A C	BE	CP (HL)
5	LD D.L	8A	ADC A.D	BF	CP A
5		8B	ADC A F	C0	BET NZ
7		8C		C1	POP BC
3		8D	ADC A I	C2nn	JPNZnn
3		8E		C3nn	JPnn
4	LD E.D	8F	ADC A.A	C4nn	CALL NZ.nr
3	LD E.E	90	SUB B	C5	PUSH BC
-	LD E.H	91	SUB C	C6n	ADD A.n
5	LD E.L	92	SUB D	C7	RST 0
Ξ	LD E.(HL)	93	SUB E	C8	RETZ
=	LD E.A	94	SUB H	C9	RET
)	LD H.B	95	SUB L	CAnn	JP Z.nn
1	LD H.C	96	SUB (HL)	CB00	RLC B
2	LD H.D	97	SUB A	CB01	RLCC
3	LD H.E	98	SBC A.B	CB02	RLC D
1	LD H,H	99	SBC A,C	CB03	RLC E
5	LD H.L	9A	SBC A.D	CB04	RLC H
6	LD H,(HL)	9B	SBC A,E	CB05	RLC L
7	LD H,A	9C	SBC A,H	CB06	RLC (HL)
3	LD L,B	9D	SBC A,L	CB07	RLCA
9	LD L,C	9E	SBC A,(HL)	CB08	RRC B
A	LD L,D	9F	SBC A,A	CB09	RRC C
3	LD L,E	A0	AND B	CB0A	RRC D
2	LD L,H	A1	AND C	CB0B	RRC E
C	LD L,L	A2	AND D	CB0C	RRC H
Ξ	LD L,(HL)	A3	AND E	CB0D	RRC L
=	LD L,A	A4	AND H	CB0E	RRC (HL)
)	LD (HL),B	A5	AND L	CB0F	RRCA
1	LD (HL),C	A6	AND (HL)	CB10	RL B
2	LD (HL),D	A7	ANDĂ	CB11	RL C
3	LD (HL),E	A8	XOR B	CB12	RL D
idross of ma	mony location d-displace	ement			

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
B13	BL E	CB4F	BIT 1.A	CB83	RES 0.E
B14	RLH	CB50	BIT 2 B	CB84	BES 0 H
B15	RLL	CB51	BIT 2.C	CB85	RES 0.L
B16	BL (HL)	CB52	BIT 2 D	CB86	BES 0 (HL)
B17		CB53	BIT 2,D	CB87	RES 0 A
D10		CB53		CB07	DES 1 D
		OD54		CD00	
		CB55		CD09	
BIA		CB50	BIT 2,(HL)	CB8A	RES I,D
BIB		CB57	BIT 2,A	CB8B	RES I,E
BIC		CB58	BIT 3,B	CB8C	RES 1,H
BID .	RR L	CB59	BIT 3,C	CB8D	RES 1,L
BIF	RR (HL)	CB5A	BIT 3,D	CB8E	RES 1,(HL)
B1F	RRA	CB5B	BIT 3,E	CB8F	RES 1,A
CB20	SLA B	CB5C	BIT 3,H	CB90	RES 2,B
B21	SLA C	CB5D	BIT 3,L	CB91	RES 2,C
B22	SLA D	CB5E	BIT 3,(HL)	CB92	RES 2,D
B23	SLA E	CB5F	BIT 3,A	CB93	RES 2,E
B24	SLA H	CB60	BIT 4,B	CB94	RES 2,H
B25	SLA L	CB61	BIT 4,C	CB95	RES 2,L
B26	SLA (HL)	CB62	BIT 4,D	CB96	RES 2,(HL)
B27	SLA A	CB63	BIT 4,E	CB97	RES 2,A
B28	SRA B	CB64	BIT 4,H	CB98	RES 3,B
B29	SRA C	CB65	BIT 4,L	CB99	RES 3,C
B2A	SRA D	CB66	BIT 4,(HL)	CB9A	RES 3,D
B2B	SRA E	CB67	BIT 4,A	CB9B	RES 3,E
B2C	SRA H	CB68	BIT 5.B	CB9C	RES 3.H
B2D	SRA L	CB69	BIT 5.C	CB9D	RES 3.L
B2F	SBA (HL)	CB6A	BIT 5 D	CB9F	BES 3 (HL)
B2F	SBA A	CB6B	BIT 5 F	CB9E	BES 3 A
B38	SBL B	CB6C	BIT 5 H	CBA0	RES 4 B
B30	SBLC	CB6D	BIT 5 I	CBA1	BES 4 C
B3A	SBLD	CB6E	BIT 5 (HI )	CBA2	RES 4 D
BSB	SRI E	CB6E	BIT 5 A	CBA3	RES / E
200		CB70	BITER	CBAA	RES 4 H
	SPLI	CB71			DEC 41
		CB71		CBAS	
		CB72		CDAO	
03F		CB73		CBA7	RES 4,A
B40	BIT 0,B	CB74		CBA8	RES 5,B
B41	BIT 0,C	CB/5	BIT 6,L	CBA9	RES 5,C
/B42		CB76	BII 6,(HL)	CBAA	RES 5,D
B43	BIT 0,E	CB77	BII 6,A	CBAB	RES 5,E
B44	BIT 0,H	CB78	BIT 7,B	CBAC	RES 5,H
B45	BIT 0,L	CB79	BIT 7,C	CBAD	RES 5,L
B46	BIT 0,(HL)	CB7A	BIT 7,D	CBAE	RES 5,(HL)
B47	BIT 0,A	CB7B	BIT 7,E	CBAF	RES 5,A
B48	BIT 1,B	CB7C	BIT 7,H	CBB0	RES 6,B
B49	BIT 1,C	CB7D	BIT 7,L	CBB1	RES 6,C
B4A	BIT 1,D	CB7E	BIT 7,(HL)	CBB2	RES 6,D
B4B	BIT 1,E	CB7F	BIT 7,A	CBB3	RES 6,E
B4C	BIT 1,H	CB80	RES 0,B	CBB4	RES 6,H
B4D	BIT 1,L	CB81	RES 0,C	CBB5	RES 6,L
B4E	BIT 1,(HL)	CB82	RES 0,D	CBB6	RES 6,(HL)
ddress of me		ement			
ta (16 hit)	d2=d-2				
	uz-u-z				

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
CBB7	RES 6,A	CBEC	SET 5,H	DD66d	LD H,(IX+d)
CBB8	RES 7,B	CBED	SET 5,L	DD6Ed	LD L, (IX + d)
CBB9	RES 7,C	CBEE	SET 5,(HL)	DD70d	LD $(IX + d)$ ,B
CBBA	RES 7.D	CBEF	SET 5.A	DD71d	LD(IX+d).C
CBBB	RES 7.E	CBF0	SET 6.B	DD72d	LD(IX+d).D
CBBC	RES 7.H	CBF1	SET 6.C	DD73d	LD (IX + d).E
CBBD	BES 7 I	CBF2	SET 6 D	DD74d	I D (IX + d) H
CBBE	BES 7 (HL)	CBF3	SET 6 F	DD75d	D(X + d)
CRRE	BES 7 A	CBF4	SET 6 H	DD77d	D(X+d)
CBC0	SET 0 B	CBE5	SET 61	DD7Fd	LDA(IX+d)
CBC1	SET 0 C	CBF6	SET 6 (HL)	DD86d	ADD A (IX + d)
CBC2	SET 0 D	CBF7	SET 6 A	DD8Ed	ADC A $(IX + d)$
CBC3	SET 0 E	CBF8	SET 7 B	DD96d	SUB(X+d)
CBC4	SET 0 H	CBE9	SET 7 C	DD9Ed	SBC A $(IX + d)$
	SET 0.1	CBEA	SET 7 D	DDA6d	
			SET 7 E		
	SET 0,(HL)	CBFB		DDREd	
		CDFC		DDBou	
		CBEE		DDDEU	
		OBFE		DDCBd00	
		COrr	SEI 7,A	DDCBUUE	
		COnn	CALL 2,111		
		CDnn		DDCB01E	RR(IX+a)
	SET I,L	CEN	ADC A,n	DDCB026	SLA $(1X + d)$
OBOE	SET 1,(HL)	CF	HSI 8	DDCB02E	SRA $(IX + d)$
CRCF	SET 1,A	DU	REINC	DDCB03E	SRL $(IX + a)$
CRD0	SET 2,B	D1	POP DE	DDCBd46	BIT $0,(1X+d)$
CBD1	SET 2,C	D2nn	JP NC,nn	DDCBd4E	BIT 1, $(IX + d)$
CBD2	SET 2,D	D3n	OUT (n),A	DDCBd56	BIT 2, $(IX + d)$
CBD3	SET 2,E	D4nn	CALL NC,nn	DDCBd5E	BIT 3,(IX + d)
CBD4	SET 2,H	D5	PUSH DE	DDCBd66	BIT 4, $(IX + d)$
CBD5	SET 2,L	D6n	SUB n	DDCBd6E	BIT 5, $(IX + d)$
CBD6	SET 2,(HL)	D7	RST 10H	DDCBd76	BIT 6,(IX+d)
CBD7	SET 2,A	D8	RETC	DDCBd7E	BIT 7, $(IX + d)$
CBD8	SET 3,B	D9	EXX	DDCBd86	RES 0,(IX + d)
CBD9	SET 3,C	DAnn	JP,C,nn	DDCBd8E	RES 1,(IX + d)
CBDA	SET 3,D	DBn	IN A,(n)	DDCBd96	RES 2,(IX + d)
CBDB	SET 3,E	DCnn	CALL C,nn	DDCBd9E	RES 3,(IX + d)
CBDC	SET 3,H	DD09	ADD IX,BC	DDCBdA6	RES 4,(IX+d)
CBDD	SET 3,L	DD19	ADD IX,DE	DDCBdAE	RES 5,(IX+d)
CBDE	SET 3,(HL)	DD21nn	LD IX,nn	DDCBdB6	RES 6,(IX+d)
CBDF	SET 3,A	DD22nn	LD (nn),IX	DDCBdBE	RES 7,(IX+d)
CBE0	SET 4,B	DD23	INC IX	DDCBdC6	SET 0,(IX+d)
CBE1	SET 4,C	DD29	ADD IX,IX	DDCBdCE	SET 1,(IX+d)
CBE2	SET 4,D	DD2Ann	LD IX,(nn)	DDCBdD6	SET 2,(IX+d)
CBE3	SET 4,E	DD2B	DEC IX	DDCBdDE	SET 3,(IX+d)
CBE4	SET 4,H	DD34d	INC (IX+d)	DDCBdE6	SET 4,(IX+d)
CBE5	SET 4,L	DD35d	DEC (IX+d)	DDCBdEE	SET 5,(IX+d)
CBE6	SET 4,(HL)	DD36dn	LD (IX+d),n	DDCBdF6	SET 6,(IX+d)
CBE7	SET 4,A	DD39	ADD IX,SP	DDCBdFE	SET 7,(IX+d)
CBE8	SET 5,B	DD46d	LD B,(IX+d)	DDE1	POP IX
CBE9	SET 5,C	DD4Ed	LD C,(IX+d)	DDE3	EX (SP),IX
CBEA	SET 5,D	DD56d	LD D,(IX+d)	DDE5	PUSH IX
CBEB	SET 5,E	DD5Ed	LD E,(IX+d)	DDE9	JP (IX)
Address of me	emory location d=displace	ement			

Op Code	Mnemonic	Op Code	Mnemonic	Op Code	Mnemonic
DDF9	LD SP,IX	ED7Bnn	LD SP,(nn)	FD73d	LD (IY+d),E
DEn	SCB A,n	EDA0	LDI	FD74d	LD $(IY + d), H$
DF	RST 18H	EDA1	CPI	FD75d	LD(IY+d),L
ΞO	RET PO	EDA2	INI	FD77d	LD(IY+d).A
-1	POP HL	EDA3	OUTI	FD7Ed	LDA.(IY+d)
- 2nn	JP PO.nn	EDA8	LDD	FD86d	ADD A.( $IY + d$ )
=3	EX (SP) HI	EDA9	CPD	FD8Fd	ADC A $(IY + d)$
-0 -4nn	CALL PO nn	EDAA		FD96d	SUB(IY+d)
=	PUSH HI	EDAB		FD9Ed	SBC A $(IY + d)$
-0 -6n	AND n	EDB0	IDIR	FDA6d	AND(IY+d)
=7	BST 20H	EDB1	CPIR	FDAEd	$X \cap B ( Y + d)$
-7 -8	RET PE	EDB2	INIR	FDR6d	OB(IX+d)
=0		EDB3	OTIR	EDBEd	CP( X+d)
-0 =Ann	IP PE nn	EDBS		FDE1	
		EDBO		FDE1	
-D -C		EDB9		FDE3	
	CALL PE, nn	EDBA		FDE5	PUSHIY
=D40		EDBB	VOD	FDE9	JP (IY)
=D41		EEN		FDF9	
=D42	SBC HL,BC	EF	RST 28H	FDCB006	RLC (IY $+ a$ )
=D43nn	LD (nn),BC	FO	RETP	FDCBd0E	
=D44	NEG	F1	POP AF	FDCBd16	HL(IY+d)
=D45	REIN	F2nn	JP P,nn	FDCBd1E	RR(IY+d)
=D46	IMO	F3	DI	FDCBd26	SLA (IY $+$ d)
ED47	LD I,A	F4nn	CALL P,nn	FDCBd2E	SRA (IY+d)
ED48	IN C,(C)	F5	PUSH AF	FDCBd3E	SRL (IY+d)
ED49	OUT (C),C	F6n	OR n	FDCBd46	BIT 0,(IY+d)
ED4A	ADC HL,BC	F7	RST 30H	FDCBd4E	BIT 1,(IY+d)
ED4Bnn	LD BC,(nn)	F8	RETM	FDCBd56	BIT 2,(IY+d)
ED4D	RETI	F9	LD SP,HL	FDCBd5E	BIT 3,(IY+d)
ED50	IN D,(C)	FAnn	JP M,nn	FDCBd66	BIT 4,(IY+d)
ED51	OUT (C),D	FB	EI	FDCBd6E	BIT 5,(IY+d)
ED52	SBC HL,DE	FCnn	CALL M,nn	FDCBd76	BIT 6,(IY+d)
ED53nn	LD (nn),DE	FD09	ADD IY,BC	FDCBd7E	BIT 7,(IY+d)
ED56	IM 1	FD19	ADD IY,DE	FDCBd86	RES 0,(IY+d)
ED57	LD A,I	FD21nn	LD IY,nn	FDCBd8E	RES 1,(IY+d)
ED58	IN E,(C)	FD22nn	LD (nn),IY	FDCBd96	RES 2,(IY+d)
ED59	OUT (C), E	FD23	INC IY	FDCBd9E	RES 3,(IY+d)
ED5A	ADC HL,DE	FD29	ADD IY,IY	FDCBdA6	RES 4,(IY+d)
ED5Bnn	LD DE,(nn)	FD2Ann	LD IY,(nn)	FDCBdAE	RES 5,(IY+d)
ED5E	IM 2	FD2B	DEC IY	FDCBdB6	RES 6,(IY+d)
ED60	IN H,(C)	FD34d	INC (IY+d)	FDCBdBE	RES 7,(IY+d)
ED61	OUT (C),H	FD35d	DEC (IY+d)	FDCBdC6	SET 0,(IY+d)
ED62	SBC HL,HL	FD36dn	LD(IY+d),n	FDCBdCE	SET 1,(IY+d)
ED67	RRD	FD39	ADD IY,SP	FDCBdD6	SET 2, $(IY + d)$
ED68	IN L,(C)	FD46d	LD B, $(IY + d)$	FDCBdDE	SET 3,(IY+d)
ED69	OUT (C),L	FD4Ed	LDC, (IY+d)	FDCBdE6	SET 4,(IY+d)
ED6A	ADC HL,HL	FD56d	LD D (IY + d)	FDCBdEE	SET 5, $(IY + d)$
ED6F	RLD	FD5Ed	LD E.(IY + d)	FDCBdF6	SET 6.( $IY + d$ )
D72	SBC HL.SP	FD66d	LD H (IY + d)	FDCBdFF	SET 7.(IY $+$ d)
-D73nn	LD (nn) SP	FD6Fd	D  ( Y+d)	FFn	CP n
-D78		FD70d	ID(IY+d)B	FF	BST 38H
-D79		FD71d	D( Y+d)C		
		FD72d	D( Y+d)D		
		1 D/20			
Audress of m	eniory location d=displacement	n			

### 13.0 Data Acquisition System

A natural application for the NSC800 is one that requires remote operation. Since power consumption is low if the system consists of only CMOS components, the entire package can conceivably operate from only a battery power source. In the application described herein, the only source of power will be from a battery pack composed of a stacked array of NiCad batteries (see *Figure 20*).

The application is that of a remote data acquisition system. Extensive use is made of some of the other LSI CMOS components manufactured by National: notably the ADC0816 and MM58167. The ADC0816 is a 16-channel analog-todigital converter which operates from a 5V source. The MM58167 is a microprocessor-compatible real-time clock (BTC). The schematic for this system is shown in Figure 20. All the necessary features of the system are contained in six integrated circuits: NSC800, NSC810A, NSC831, HN6136P, ADC0816, and MM58167. Some other small scale integration CMOS components are used for normal interface requirements. To reduce component count, linear selection techniques are used to generate chip selects for the NSC810A and NSC831. Included also is a current loop communication link to enable the remote system to transfer data collected to a host system.

In order to keep component count low and maximize effectiveness, many of the features of the NSC800 family have been utilized. The RAM section of the NSC810A is used as a data buffer to store intermediate measurements and as scratch pad memory for calculations. Both timers contained in the NSC810A are used to produce the clocks required by the A/D converter and the RTC. The Power-Save feature of the NSC800 makes it possible to reduce system power consumption when it is not necessary to collect any data. One of the analog input channels of the A/D is connected to the battery pack to enable the CPU to monitor its own voltage supply and notify the host that a battery change is needed. In operation, the NSC800 makes readings on various input conditions through the ADC0816. The type of devices connected to the A/D input depends on the nature of the remote environment. For example, the duties of the remote system might be to monitor temperature variations in a large building. In this case, the analog inputs would be connected to temperature transducers. If the system is situated in a process control environment, it might be monitoring fluid flow, temperatures, fluid levels, etc. In either case, operation would be necessary even if a power failure occurred, thus

the need for battery operation or at least battery backup. At some fixed times or at some particular time durations, the system takes readings by selecting one of the analog input channels, commands the A/D to perform a conversion. reads the data, and then formats it for transmission; or, the system checks the readings against set points and transmits a warning if the set points are exceeded. With the addition of the RTC, the host need not command the remote system to take these readings each time it is necessary. The NSC800 could simply set up the RTC to interrupt it at a previously defined time and when the interrupt occurs, make the readings. The resultant values could be stored in the NSC810A for later correlation. In the example of temperature monitoring in a building, it might be desired to know the high and low temperatures for a 12-hour period. After compiling the information, the system could dump the data to the host over the communications link. Note from the schematic that the current for the communication link is supplied by the host to remove the constant current drain from the battery supply

The required clocks for the two peripheral devices are generated by the two timers in the NSC810A. Through the use of various divisors, the master clock generated by the NSC800 is divided down to produce the clocks. Four examples are shown in the table following *Figure 20*.

All the crystal frequencies are standard frequencies. The various divisors listed are selected to produce, from the master clock frequency of the NSC800, an exact 32,768 Hz clock for the MM58167 and a clock within the operating range of the A/D converter.

The MM58167 is a programmable real-time clock that is microprocessor compatible. Its data format is BCD. It allows the system to program its interrupt register to produce an interrupt output either on a time of day match (which includes the day of the week, the date and month) and/or every month, week, day, hour, minute, second, or tenth of a second. With this capability added to the system, precise time of day measurements are possible without having the CPU do timekeeping. The interrupt output can be connected through the use of one port bit of the NSC810A, to put the CPU in the power-save mode and reenable it at a preset time. The interrupt output is also connected to one of the hardware restart inputs (RSTB) to enable time duration measurements. This power-down mode of operation would not be possible if the NSC800 had the duties of timekeepi



## 13.0 Data Acquisition System (Continued)

ing. When in the power-save mode, the system power requirements are decreased by about 50%, thus extending battery life.

Communication with the peripheral devices (MM58167 and ADC0816) is accomplished through the I/O ports of the NSC810A and NSC831. The peripheral devices are not connected to the bus of the NSC800 as they are not directly compatible with a multiplexed bus structure. Therefore, additional components would be required to place them on the microprocessor bus. Writing data into the MM58167 is performed by first putting the desired data on Port A, followed by selecting the address of the internal register and applying the chip select through the use of Port B. A bit set and clear operation is performed to emulate a pulse on the bit of Port B connected to the WR input of the MM58167. For a read operation, the same sequence of operations is performed except that Port A is set for the input mode of operation and the  $\overline{\text{RD}}$  line is pulsed. Similar techniques are used to read converted data from the A/D converter. When a conversion is desired, the CPU selects a channel and commands the ADC0816 to start a conversion. When the conversion is complete, the converter will produce an End-of-Conversion

signal which is connected to the  $\overline{\mbox{RSTA}}$  interrupt input of the NSC800.

When operating, the system shown consumes about 125 mw. When in the power-save mode, power consumption is decreased to about 70 mw. If, as is likely, the system is in the power-save mode most of the time, battery life can be quite long depending on the amp-hour rating of the batteries incorporated into the system. For example, if the battery pack is rated at 5 amp-hours, the system should be able to operate for about 400-500 hours before a battery charge or change is required.

As shown in the schematic (refer to *Figure 20*), analog input IN0 is connected to the battery source. In this way, the CPU can monitor its own power source and notify the host that it needs a battery replacement or charge. Since the battery source shown is a stacked array of 7 NiCads producing 8.4V, the converter input is connected in the middle so that it can take a reading on two or three of the cells. Since NiCad batteries have a relatively constant voltage output until very nearly discharged, the CPU can sense that the "knee" of the discharge curve has been reached and notify the host.

#### Typical Timer Output Frequencies

Crystal Frequency	CPU Clock Output	Timer 0 Output	Timer 1 Output
2.097152 MHz	1.048576 MHz	262.144 kHz divisor = 4	32.768 kHz divisor = 8
3.276800 MHz	1.638400 MHz	327.680 kHz divisor = 5	32.768 kHz divisor = 10
4.194304 MHz	2.097152 MHz	262.144 kHz divisor = 8	32.768 kHz divisor = 8
4.915200 MHz	2.457600 MHz	491.520 kHz divisor = 5	32.768  kHz divisor = 15

## 14.0 NSC800M/883B MIL-STD-833 Class C Screening

National Semiconductor offers the NSC800D and NSC800E with full class B screening per MIL-STD-883 for Military/ Aerospace programs requiring high reliability. In addition, this screening is available for all of the key NSC800 peripheral devices. Electrical testing is performed in accordance with RESTS800X, which tests or guarantees all of the electrical performance characteristics of the NSC800 data sheet. A copy of the current revision of RETS800X is available upon request.

100% Screening Flow			
Test MIL-STD-883 Method/Condition		Requirement	
Internal Visual	2010B	100%	
Stabilization Bake	1008 C 24 Hrs. @ +150°C	100%	
Temperature Cycling	1010 C 10 Cycles -65°C/+150°C	100%	
Constant Acceleration	2001 E 30,000 G's, Y1 Axis	100%	
Fine Leak	1014 A or B	100%	
Gross Leak	1014C	100%	
Burn-In	1015 160 Hrs. @ +125°C (using	100%	
	burn-in circuits shown below)		
Final Electrical	+ 25°C DC per RETS800X	100%	
PDA	10% Max		
	+ 125°C AC and DC per RETS800X	100%	
	-55°C AC and DC per RETS800X	100%	
	+ 25°C AC per RETS800X	100%	
QA Acceptance	5005	Sample Per	
Quality Conformance		Method 5005	
External Visual	2009	100%	

## 15.0 Burn-In Circuits










National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.