

### Description

The μPD78C10, μPD78C11, and μPD78C14 single-chip microcomputers integrate sophisticated on-chip peripheral functions normally provided by external components. Their internal 16-bit ALU and data paths, combined with a powerful instruction set and addressing, make the devices appropriate in data processing as well as control applications.

The devices integrate a 16-bit ALU, 4K-byte ROM, 256-byte RAM, an eight-channel A/D converter, a multi-function 16-bit timer/event counter, two 8-bit timers, a USART, and two zero-cross detect inputs on a single die, allowing their use in fast, high-end processing applications. This involves analog signal interface and processing.

The μPD78C11 is a 4K-byte mask ROM device embedded with a custom customer program. The μPD78C14 is a 16K-byte mask ROM device. The μPD78C10 is the ROM-less version.

### Features


- CMOS technology
  - 25 mA operating current (78C10/C11)
  - 30 mA operating current (78C14)
- Complete single-chip microcomputer
  - 16-bit ALU
  - 4K x 8 ROM (78C11)
  - 16K x 8 ROM (78C14)
  - 256-byte RAM
- 44 I/O lines
- Two zero-cross detect inputs
- Two 8-bit timers
- Expansion capabilities
  - 8085A-like bus
  - 60K-byte external memory address range
- Eight-channel, 8-bit A/D converter
  - Autoscanning mode
  - Channel select mode
- Full-duplex USART
  - Synchronous and asynchronous
- 154 instructions
  - 16-bit arithmetic, multiply, and divide
  - HALT and STOP instructions
- 0.8-μs instruction cycle time (15-MHz operation)
- Prioritized interrupt structure
  - Three external
  - Eight internal
- Standby function
- On-chip clock generator
- 64-pin plastic QUIP, shrink DIP, or miniflat;  
68-pin PLCC


### Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD78C10G-36	64-pin plastic QUIP	15 MHz
μPD78C11G-36		—
μPD78C14G-36		—
μPD78C10CW	64-pin plastic shrink DIP	15 MHz
μPD78C11CW		—
μPD78C14CW		—
μPD78C10G-1B	64-pin plastic miniflat	15 MHz
μPD78C11G-1B		—
μPD78C14G-1B		—
μPD78C10L	68-pin PLCC	15 MHz
μPD78C11L		—
μPD78C14L		—

### Pin Configurations

#### 64-Pin Plastic QUIP or Shrink DIP



**Pin Configurations (cont)****64-Pin Plastic Miniflat****Pin Identification**

Symbol	Function
ALE	Address latch enable output
AN0-AN7	A/D converter analog inputs 0-7
INT1	Interrupt request 1 input
MODE1	Mode 1 input
MODE0	Mode 0 input/I/O/Memory output
NMI	Nonmaskable interrupt input
PA <sub>7</sub> -PA <sub>0</sub>	Port A I/O
PB <sub>7</sub> -PB <sub>0</sub>	Port B I/O
PC <sub>0</sub> /Tx <sub>D</sub>	Port C I/O line 0/Transmit data output
PC <sub>1</sub> /Rx <sub>D</sub>	Port C I/O line 1/Receive data input
PC <sub>2</sub> /SCK	Port C I/O line 2/Serial clock I/O
PC <sub>3</sub> /TI/INT2	Port C I/O line 3/Timer input/Interrupt request 2 input
PC <sub>4</sub> /TO	Port C I/O line 4/Timer output
PC <sub>5</sub> /Cl	Port C I/O line 5/Counter input
PC <sub>6</sub> , PC <sub>7</sub> /CO <sub>0</sub> , CO <sub>1</sub>	Port C I/O lines 6, 7/Counter outputs 0, 1
PD <sub>7</sub> -PD <sub>0</sub>	Port D I/O/Expansion memory address/data bus (bits AD <sub>7</sub> -AD <sub>0</sub> )
PF <sub>7</sub> -PF <sub>0</sub>	Port F I/O/Expansion memory address bus (bits AB <sub>15</sub> -AB <sub>8</sub> )
RD	Read strobe output
RESET	Reset input
STOP	Stop mode control input
V <sub>AREF</sub>	A/D converter reference voltage
WR	Write strobe output
X <sub>1</sub> , X <sub>2</sub>	Crystal connections 1, 2
V <sub>DD</sub>	A/D converter power supply voltage
V <sub>SS</sub>	A/D converter power supply ground
V <sub>DD</sub>	5 V power supply
V <sub>SS</sub>	Ground
IC	Internal connection

**Pin Functions****ALE [Address Latch Enable]**

The ALE output is used to latch the address of PD<sub>7</sub>-PD<sub>0</sub> into an external latch.

**AN0-AN7 [Analog Inputs]**


These are the eight analog inputs to the A/D converter. AN4-AN7 can also be used as a digital input for falling edge detection.

**Cl [Counter Input]**

External pulse input to timer/event counter.

## Pin Configurations (cont)

### 68-Pin PLCC



### CO<sub>0</sub>, CO<sub>1</sub> [Counter Outputs 0, 1]

Programmable waveform outputs based on timer/event counter.

### INT1 [Interrupt Request 1]

INT1 is a rising-edge-triggered, maskable interrupt input. It is also an ac-input, zero-cross detection terminal.


### INT2 [Interrupt Request 2]

INT2 is a falling-edge-triggered, maskable interrupt input. It is also an ac-input, zero-cross detection terminal.

### MODE1, MODE0 [Mode 1, 0]

The MODE1 and MODE0 inputs select the amount of external memory. MODE0 outputs the  $\overline{IO}$  signal, and MODE1 outputs the  $\overline{M1}$  signal. An external pullup resistor to  $V_{DD}$  is required if the input is to be a logic high. For exact value of pullup resistor see the following graph.

Maximum Pullup Resistor Value vs  
Load Capacitance at MODE0 or MODE1 Pin



**NMI [Nonmaskable Interrupt]**

Falling-edge, Schmitt-triggered nonmaskable interrupt input.

**PA<sub>7</sub>-PA<sub>0</sub> [Port A]**

Port A is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs.

**PB<sub>7</sub>-PB<sub>0</sub> [Port B]**

Port B is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port B inputs.

**PC<sub>7</sub>-PC<sub>0</sub> [Port C]**

Port C is an 8-bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port C can be used as control lines for the USART, interrupts, and timer. Reset makes all lines of port C inputs.

**PD<sub>7</sub>-PD<sub>0</sub> [Port D]**

Port D is an 8-bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port D acts as the multiplexed address/data bus.

**PF<sub>7</sub>-PF<sub>0</sub> [Port F]**

Port F is an 8-bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port F outputs the high-order address bits.

**RD [Read Strobe]**

The three-state RD output goes low to gate data from external devices onto the data bus. RD goes high during reset.

**RESET [Reset]**

When the Schmitt-triggered RESET input is brought low, it initializes the device.

**RxD [Receive Data]**

Serial data input terminal.

**SCK [Serial Clock]**

Output for the serial clock when internal clock is used.  
Input for serial clock when external clock is used.

**STOP [Stop Mode Control Input]**

A low-level input on STOP (Schmitt-triggered input) stops the system clock oscillator.

**TI [Timer Input]**

Timer input terminal.

**TO [Timer Output]**

The output of TO is a square wave with a frequency determined by the timer/counter.

**TxD [Transmit Data]**

Serial data output terminal.

**V<sub>AREF</sub> [A/D Converter Reference]**

V<sub>AREF</sub> sets the upper limit for the A/D conversion range.

**WR [Write Strobe]**

The three-state WR output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. WR goes high during reset.

**X1, X2 [Crystal Connections 1, 2]**

X1 and X2 are the system clock crystal oscillator terminals. X1 is the input for an external clock.

**V<sub>DD</sub> [A/D Converter Power]**

This is the power supply voltage for the A/D converter.

**V<sub>SS</sub> [A/D Converter Power Ground]**

V<sub>SS</sub> is the ground potential for the A/D converter power supply.


**V<sub>ss</sub> [Ground]**

Ground potential.

**V<sub>DD</sub> [Power Supply]**

+5-volt power supply.

## Block Diagram



## Functional Description

### Memory Map

The μPD78C11 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (FF00H-FFFFH), any memory location can be used as ROM or RAM. The memory map, figure 1, defines the 0 to 64K byte memory space for the μPD78C11. On-chip ROM is located from 0-16,383 in the μPD78C14.

### Input/Output

The μPD78C10/C11/C14 has 44 digital I/O lines, five 8-bit ports (port A, port B, port C, port D, port F), and four digital input lines (AN4-AN7).

**Analog Input Lines.** AN0-AN7 are configured as analog input lines for the on-chip A/D converter. Lines AN4-AN7 can be used as digital input lines for falling-edge detection.

**Port A, Port B, Port C, Port F.** Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

**Port D.** Port D can be programmed as a byte input or a byte output.

**Control Lines.** Under software control, each line of port C can be configured individually as a control line for the serial interface, timer, and timer/counter or as an I/O port.

**Memory Expansion.** In addition to the single-chip operation mode, the μPD78C11 has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port F can provide a high-order address bus. Table 1 shows the relation between memory expansion modes and the pin configurations of port D and port F.

**Table 1. Memory Expansion Modes and Port Configurations**

Memory Expansion	Port	Port Configuration
None	Port D Port F	I/O port I/O port
256 bytes	Port D Port F	Multiplexed address/data bus I/O port
4K bytes	Port D Port F (PF <sub>3</sub> -PF <sub>0</sub> ) Port F (PF <sub>7</sub> -PF <sub>4</sub> )	Multiplexed address/data bus Address bus I/O port
16K bytes	Port D Port F (PF <sub>5</sub> -PF <sub>0</sub> ) Port F (PF <sub>7</sub> -PF <sub>6</sub> )	Multiplexed address/data bus Address bus I/O port
60K bytes	Port D Port F	Multiplexed address/data bus Address bus

### Timers

The two 8-bit timers may be programmed independently or cascaded as a 16-bit timer. The timer can be software set to increment at intervals of four machine cycles (0.8 μs at 15-MHz operation) or 128 machine cycles (25.6 μs at 15-MHz), or to increment on receipt of a pulse at T1. Figure 2 is the block diagram for the timer.

### Timer/Event Counter


The 16-bit multifunctional timer/event counter (figure 3) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable frequency and duty cycle waveform output

### 8-Bit A/D Converter

- 8 input channels
- 4 conversion result registers
- 2 powerful operation modes
  - Autoscan mode
  - Channel select mode
- Successive approximation technique
- Absolute accuracy: 0.6% FSR ±1/2 LSB
- Conversion range: 0 to 5 V
- Conversion time: 38.4 μs
- Interrupt generation

Figure 1. Memory Map



49-000635C

Figure 2. Timer Block Diagram





Figure 3. Block Diagram for Timer/Event Counter




### Analog/Digital Converter

The *μPD78C10/C11/C14* features an 8-bit, high-speed, high-accuracy A/D converter. The A/D converter is made up of a 256-resistor ladder and a successive approximation register (SAR). There are four conversion result registers (CR0-CR3).

The eight-channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in CR0-CR3. In the scan mode, the upper four channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers. Figure 4 is the block diagram for the A/D converter. To stop the operation of the A/D converter and thus reduce power consumption, set  $V_{AREF} = 0$  V.


**Figure 4. A/D Converter Block Diagram**



### Interrupt Structure

There are 12 interrupt sources. Three are external interrupts and nine are internal. Table 2 shows 11 interrupt sources divided into seven priority levels where IRQ0 is the highest and 1RQ6 is the lowest. See figure 5.

**Figure 5. Interrupt Structure Block Diagram**



## Standby Function

The  $\mu$ PD78C10/C11/C14 has two standby modes: HALT and STOP. The HALT mode reduces power consumption to 50% of normal operating requirements, while maintaining the contents of on-chip registers, RAM, and control status. The system clock and on-board peripherals continue to operate, but the CPU stops executing instructions. The HALT mode is initiated by executing the HLT instruction. The HALT mode can be released by any nonmasked interrupt or by RESET.

The STOP mode reduces power consumption to less than 0.1% of normal operating requirements. There are two STOP modes: type A and type B.

Type A is initiated by executing a STOP instruction. If  $V_{DD}$  is held above 2.5 V, the on-board RAM is saved. The oscillator is stopped. The STOP mode can be released by an input on NMI or RESET. The user can program oscillator stabilization time up to 52.4 ms via timer 1. By checking the standby flag (SB), the user can determine whether the processor has been in the standby mode or has been powered up.

Type B is initiated by inputting a low level on the STOP input. The RAM contents are saved if  $V_{DD}$  is held above 2.5 V. The oscillator is stopped. The STOP mode is released by raising STOP to a high level. The oscillator stabilization time is fixed at 52.4 ms; 52.4 ms after STOP is raised, instruction execution will automatically begin at location 0. You can increase the stabilization time by holding RESET low for the required time period.

**Table 2. Interrupt Sources**

Interrupt Request	Interrupt Address	Type of Interrupt	Internal/External
IRQ0	4	NMI (Nonmaskable interrupt)	Ext
IRQ1	8	INTT0 (Coincidence signal from timer 0) INTT1 (Coincidence signal from timer 1)	Int
IRQ2	16	INT1 (Maskable interrupt) INT2 (Maskable interrupt)	Ext
IRQ3	24	INTE0 (Coincidence signal from timer/event counter) INTE1 (Coincidence signal from timer/event counter)	Int
IRQ4	32	INTEIN (Falling signal of CI or TO into the timer/event counter) INTAD (A/D converter interrupt)	Int/Ext
IRQ5	40	INTSR (Serial receive interrupt) INST (Serial send interrupt)	Int
IRQ6	96	SOFTI instruction	Int

## Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. Figure 6 shows the universal serial interface block diagram.

## Zero-Crossing Detector

The INT1 and INT2 terminals (used common to TI and PC<sub>3</sub>) can detect the zero-crossing point of low-frequency ac signals. When driven directly, these pins respond as a normal digital input. Figure 7 shows the zero-crossing detection circuitry.


The zero-crossing detection capability allows you to make the 50-60 Hz power signal the basis for system timing and to control voltage phase-sensitive devices.

To use the zero-cross detection mode, an ac signal of 1.0 to 1.8 V (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.


For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average dc level, when it becomes a 1 and INT1 interrupt is generated.

For the INT2 pin, the state is sensed as a 1 until the falling edge crosses the average dc level, when it becomes a 0 and INT2 interrupt is generated.

**Figure 6. Universal Serial Interface Block Diagram**



**Figure 7. Zero-Crossing Detection Circuit**



### Capacitance

$T_A = 25^\circ\text{C}$ ;  $V_{DD} = V_{SS} = 0\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input capacitance	$C_I$		10	pF	$f_c = 1\text{ MHz}$	
Output capacitance	$C_O$		20	pF	Unmeasured pins returned to 0 V	
I/O capacitance	$C_{IO}$		20	pF		

### Absolute Maximum Ratings

Power supply voltages, $V_{DD}$	-0.5 to +7.0 V
$AV_{DD}$	$AV_{SS}$ to $V_{DD} + 0.5\text{ V}$
$AV_{SS}$	-0.5 to +0.5 V
Input voltage, $V_I$	-0.5 V to $V_{DD} + 0.5\text{ V}$
Output voltage, $V_O$	-0.5 V to $V_{DD} + 0.5\text{ V}$
Output current low, $I_{OL}$	4.0 mA
Output current low, total for all pins	100 mA
Output current high, $I_{OH}$	-2.0 mA
Output current high, total for all pins	-50 mA
Reference input voltage, $V_{AREF}$	-0.5 V to $AV_{DD} + 0.3\text{ V}$
Operating temperature, $T_{OPR}$	-40 to +85°C
$f_{XTAL} \leq 15\text{ MHz}$	
Storage temperature, $T_{STG}$	-65 to +150°C

**Comment:** Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Oscillation Characteristics**

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $V_{DD} - 0.8\text{ V} \leq AV_{DD} \leq V_{DD}$ ,  $3.4\text{ V} \leq V_{AREF} \leq AV_{DD}$ )

Resonator	Recommended Circuits	Parameter	Min	Typ	Max	Unit	Test Conditions	
Ceramic resonator (Note 1) or XTAL (Note 2)	(Note 3)	Oscillation frequency ( $f_{xx}$ )	4	15	MHz	A/D converter not used		
			5.8	15	MHz	A/D converter used		
External clock	(Note 4)	X1 input frequency ( $f_x$ )	4	15	MHz	A/D converter not used		
			5.8	15	MHz	A/D converter used		
X1 input rise, fall time ( $t_r, t_f$ )								
X1 input high, low level width ( $t_{ph}, t_{pl}$ )								

**Notes:**

- (1) Recommended ceramic resonators

Manufacturer	Product Name	External Capacitance	
		C1 (pF)	C2 (pF)
Murata	CSA15.00MX3	22	22
	CSA12.00MT	30	30
	CST12.00MT	—	—

CST12.00MT has capacitance internally

- (2) For XTAL, the following external capacitances are recommended:

$$C_1 = C_2 = 10\text{ pF}$$



- (3) See the following recommended XTAL oscillation circuit diagram

- (4) See the following recommended external clock diagram

When using an external crystal, it should be a parallel-resonant, fundamental mode, "AT cut" crystal. Capacitors C1 and C2 are required for frequency stability. The values of C1 and C2 ( $C_1 = C_2$ ) can be calculated from the load capacitance ( $C_L$ ) specified by the crystal manufacturer:

$$C_L = \frac{C_1 \times C_2}{C_1 + C_2} + C_S$$

Where  $C_S$  is any stray capacitance in parallel with the crystal, such as the 78C10, 78C11, or 78C14 input capacitance between X1 and X2.

**Recommended XTAL or Ceramic Resonator Oscillation Circuit Diagram****Recommended External Clock Diagram**

### **DC Characteristics**

$T_A = -40$  to  $+85^\circ\text{C}$ ;  $V_{DD} = +5.0 \text{ V} \pm 10\%$ ;  $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Limits			Test Conditions	
		Min	Typ	Max	Unit	
Input low voltage	V <sub>IL1</sub>	0		0.8	V	All except Note 1 inputs.
	V <sub>IL2</sub>	0		0.2 V <sub>DD</sub>	V	Note 1 inputs.
Input high voltage	V <sub>IH1</sub>	2.2		V <sub>DD</sub>	V	All except X1, X2, and Note 1 inputs.
	V <sub>IH2</sub>	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V	X1, X2, and Note 1 inputs.
Output low voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.0 mA
Output high voltage	V <sub>OH</sub>	V <sub>DD</sub> - 1.0		V	I <sub>OH</sub> = -1.0 mA	
		V <sub>DD</sub> - 0.5		V	I <sub>OH</sub> = -100 µA	
Data retention voltage	V <sub>DDDR</sub>		2.5		V	STOP mode
Input current	I <sub>I</sub>			±200	µA	INT1 (Note 2), TI(PC <sub>3</sub> ) (Note 3); 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>
Input leakage current	I <sub>LI</sub>			±10	µA	All except INT1, TI(PC <sub>3</sub> ); 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>
Output leakage current	I <sub>LO</sub>			±10	µA	0 V ≤ V <sub>O</sub> ≤ V <sub>DD</sub>
AV <sub>DD</sub> supply current	I <sub>DD1</sub>	0.5	1.3	mA	f = 15 MHz	
	I <sub>DD2</sub>	10	20	µA	STOP mode	
V <sub>DD</sub> supply current (78C10/C11)	I <sub>DD1</sub>	13	25	mA	Normal operation f = 15 MHz	
	I <sub>DD2</sub>	7	13	mA	HALT mode f = 15 MHz	
V <sub>DD</sub> supply current (78C14)	I <sub>DD1</sub>	16	30	mA	Normal operation f = 15 MHz	
	I <sub>DD2</sub>	8	15	mA	HALT mode f = 15 MHz	
Data retention current	I <sub>DDDR</sub>	1	15	µA	V <sub>DDDR</sub> = 2.5 V (Note 4)	
		10	50	µA	V <sub>DDDR</sub> = 5 V ±10% (Note 4)	

## **Serial Operation**


Parameter	Symbol	Limits			Test Conditions
		Min	Max	Unit	
SCK cycle time	tCYK	0.8		μs	SCK input (1), (3)
		0.4		μs	SCK input (2)
		1.6		μs	SCK output (3)
SCK width low	tKKL	335		ns	SCK input (1), (3)
		160		ns	SCK input (2)
		700		ns	SCK output (3)
SCK width high	tKKH	335		ns	SCK input (1), (3)
		160		ns	SCK input (2)
		700		ns	SCK output (3)
RxD setup time to SCK↑	trRXK	80		ns	(Note 1)
RxD hold time after SCK↑	tkRX	80		ns	(Note 1)
SCK↓ TxD delay time	tkTX	210	ns		(Note 1)

## Notes:

- (1) 1x baud rate in synchronous or I/O interface mode.
  - (2) 16x baud rate or 64x baud rate in asynchronous mode.
  - (3)  $f_{XTAL} = 15 \text{ MHz}$ .

## Zero-Cross Characteristics

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Zero-cross detection input	V <sub>ZX</sub>	1	1.8	V <sub>AC</sub> <sub>p-p</sub>	Ac coupled 60-Hz sine wave
Zero-cross accuracy	A <sub>ZX</sub>	±135		mV	
Zero-cross detection input frequency	f <sub>ZX</sub>	0.05	1	kHz	



### **Notes:**

- (1) Inputs RESET, STOP, NMI, SCK, INT1, TI, and AN4-AN7.
  - (2) Assuming ZCM register is set to self-bias.
  - (3) Assuming ZCM register is set to self-bias and the MCC register is set to control mode.
  - (4) Hardware/software STOP mode and assuming ZCM register is set to self-bias not selected.

**AC Characteristics****Read/Write Operation** $T_A = -40$  to  $+85^\circ\text{C}$ ;  $V_{DD} = AV_{DD} = +5.0 \text{ V} \pm 10\%$ ;  $V_{SS} = 0 \text{ V}$ 

Parameter	Symbol	Limits		Test Conditions
		Min	Max	Unit
RESET pulse width high, low	$t_{RSH}, t_{RSL}$	10		$\mu\text{s}$
NMI pulse width high, low	$t_{NIH}, t_{NIL}$	10		$\mu\text{s}$
X1 Input cycle time	$t_{CYC}$	66	250	ns
Address setup to ALE $\downarrow$	$t_{AL}$	30		ns (Notes 1 and 2)
Address hold after ALE $\downarrow$	$t_{LA}$	35		ns
Address to $\overline{RD}\downarrow$ delay time	$t_{AR}$	100		ns
$\overline{RD}\downarrow$ to address floating	$t_{AFR}$		20	ns (Note 1)
Address to data input	$t_{AD}$		250	ns (Notes 1 and 2)
ALE $\downarrow$ to data input	$t_{LDR}$		135	ns
$\overline{RD}\downarrow$ to data input	$t_{RD}$		120	ns
ALE $\downarrow$ to $\overline{RD}\downarrow$ delay time	$t_{LR}$	15		ns
Data hold time to $\overline{RD}\uparrow$	$t_{RDH}$	0		ns (Note 1)
$\overline{RD}\uparrow$ to ALE $\uparrow$ delay time	$t_{RL}$	80		ns (Notes 1 and 2)
$\overline{RD}$ width low	$t_{RR}$	215		ns Data read; (notes 1 and 2)
		415		ns Opcode fetch; (notes 1 and 2)
ALE width high	$t_{LL}$	90		ns (Notes 1 and 2)
$\overline{M1}$ setup time to ALE $\downarrow$	$t_{ML}$	30		ns (Note 2)
$\overline{M1}$ hold time after ALE $\downarrow$	$t_{LM}$	35		ns
$\overline{I/O/M}$ setup time to ALE $\downarrow$	$t_{IL}$	30		ns
$\overline{I/O/M}$ hold time after ALE $\downarrow$	$t_{LI}$	35		ns
Address to $\overline{WR}\downarrow$ Delay	$t_{AW}$	100		ns (Notes 1 and 2)
ALE $\downarrow$ to data output	$t_{LDW}$		180	ns
$\overline{WR}\downarrow$ to data output	$t_{WD}$		100	ns (Note 1)
ALE $\downarrow$ to $\overline{WR}\downarrow$ delay	$t_{LW}$	15		ns (Notes 1 and 2)
Data setup time to $\overline{WR}\uparrow$	$t_{DW}$	165		ns
Data hold time to $\overline{WR}\uparrow$	$t_{WDH}$	60		ns
$\overline{WR}\uparrow$ to ALE $\uparrow$ delay time	$t_{WL}$	80		ns
$\overline{WR}$ width low	$t_{WW}$	215		ns

**Notes:**(1) Load capacitance  $C_L = 150 \text{ pF}$ .(2) Values are for 15-MHz operation. For operation at other frequencies, refer to "Bus Timing Depending on  $t_{CYC}$ " on the following page.

### A/D Converter Characteristics

$T_A = -40$  to  $+85^\circ\text{C}$ ;  $V_{DD} = AV_{DD} = +5.0 \text{ V} \pm 10\%$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}$ ;  $V_{DD} - 0.5 \text{ V} \leq AV_{DD} \leq V_{DD}$ ;  $3.4 \text{ V} \leq V_{AREF} \leq AV_{DD}$

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Resolution		8			Bits
Absolute accuracy (Note 1)		$\pm 0.4$	%FSR	$T_A = -10$ to $+70^\circ\text{C}$ , (2)	$66 \text{ ns} \leq t_{CYC} \leq 170 \text{ ns}, 4.0 \text{ V} \leq V_{AREF} \leq AV_{DD}$
		$\pm 0.6$	%FSR	$66 \text{ ns} \leq t_{CYC} \leq 170 \text{ ns}, 4.0 \text{ V} \leq V_{AREF} \leq AV_{DD}$	
		$\pm 0.8$	%FSR	$66 \text{ ns} \leq t_{CYC} \leq 170 \text{ ns}, 3.4 \text{ V} \leq V_{AREF} \leq AV_{DD}$	
Conversion time	$t_{CONV}$	576			$t_{CYC}$ $66 \text{ ns} \leq t_{CYC} \leq 110 \text{ ns}$
		432			$t_{CYC}$ $110 \text{ ns} \leq t_{CYC} \leq 170 \text{ ns}$
Sampling time	$t_{SAMP}$	96			$t_{CYC}$ $66 \text{ ns} \leq t_{CYC} \leq 110 \text{ ns}$
		72			$t_{CYC}$ $110 \text{ ns} \leq t_{CYC} \leq 170 \text{ ns}$
Analog input voltage	$V_{IAN}$	0			$V_{AREF}$ V
Analog input impedance	$R_{AN}$	1000			$M\Omega$
		Leakage $\pm 10 \mu\text{A}$ ( $E_{QH} \pm 50\%$ )			
Reference voltage	$V_{AREF}$	3.4			$AV_{DD}$ V
$V_{AREF}$ current	$I_{AREF1}$	1.5	3.0	mA	Operation mode
	$I_{AREF2}$	0.7	1.5	mA	STOP mode
$AV_{DD}$ supply current	$AI_{DD1}$	0.5	1.3	mA	Operation mode
	$AI_{DD2}$	10	20	$\mu\text{A}$	STOP mode

#### Notes:

(1) Quantizing error ( $\pm 1/2$  LSB) is not included.

(2) FSR = Full-scale resolution.

### Bus Timing Depending on $t_{CYC}$

Symbol	Calculating Expression	Min/Max (ns)
$t_{TIH}, t_{TIL}$	$6T$ (TI input - PC <sub>3</sub> )	Min
$t_{CI1H}, t_{CI1L}$ (Note 2)	$6T$ (CI input - PC <sub>5</sub> )	Min
$t_{CI2H}, t_{CI2L}$ (Note 3)	$48T$ (CI input - PC <sub>5</sub> )	Min
$t_{I1H}, t_{I1L}$	$36T$ (INT1)	Min
$t_{I2H}, t_{I2L}$	$36T$ (INT2)	Min
$t_{AL}$	$2T - 100$	Min
$t_{LA}$	$T - 30$	Min
$t_{AR}$	$3T - 100$	Min
$t_{AD}$	$7T - 220$	Max
$t_{LDR}$	$5T - 200$	Max
$t_{RD}$	$4T - 150$	Max
$t_{LR}$	$T - 50$	Min
$t_{RL}$	$2T - 50$	Min
$t_{RR}$	$4T - 50$ (Data Read) $7T - 50$ (Opcode Fetch)	Min
$t_{LL}$	$2T - 40$ (95 ns)	Min
$t_{ML}$	$2T - 100$	Min
$t_{LM}$	$T - 30$	Min
$t_{IL}$	$2T - 100$	Min
$t_{LI}$	$T - 30$	Min
$t_{AW}$	$3T - 100$	Min
$t_{LDW}$	$T + 110$	Max
$t_{LW}$	$T - 50$	Min
$t_{DW}$	$4T - 100$	Min
$t_{WDH}$	$2T - 70$	Min
$t_{WL}$	$2T - 50$	Min
$t_{WW}$	$4T - 50$	Min
$t_{CYK}$	$12T$ (SCK input) (Note 1) $24T$ (SCK output)	Min
$t_{KKL}$	$5T + 5$ (SCK input) (Note 1) $12T - 100$ (SCK output)	Min
$t_{KKH}$	$5T + 5$ (SCK input) (Note 1) $12T - 100$ (SCK output)	Min

#### Notes:

(1) 1x baud rate in synchronous or I/O interface mode.

$$T = t_{CYC} = 1/f_{XTAL}$$

The items not included in this list are independent of oscillator frequency (f<sub>XTAL</sub>).

(2) Event counter mode.


(3) Pulse width measurement mode.

### Data Memory STOP Mode Data Retention Characteristics

$T_A = -40$  to  $+85^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Data retention power supply voltage	$V_{DDDR}$	2.5		5.5	V
Data retention power supply current	$I_{DDDR}$	1	15	$\mu\text{A}$	$V_{DDDR} = 2.5 \text{ V}$
		15	50	$\mu\text{A}$	$V_{DDDR} = 5 \text{ V} \pm 10\%$
$V_{DD}$ rise, fall time	$t_{RVD}, t_{FVD}$	200		$\mu\text{s}$	
STOP setup time to $V_{DD}$	$t_{SSTVD}$	12T +0.5		$\mu\text{s}$	
STOP hold time from $V_{DD}$	$t_{HV DST}$	12T +0.5		$\mu\text{s}$	

### Data Retention Timing




95 ns

Ale

$$T = 67.8 \text{ ns} \quad @ \quad 14.7456 \text{ MHz}$$


## Timing Waveforms

### Read Operation




## Timing Waveforms (cont)

### Write Operation




## Timing Waveforms (cont)

### Opcode Fetch Operation




### Serial Operation Transmit/Receive Timing




## Timing Waveforms (cont)

### Timer Input Timing




### RESET Input Timing




### Timer/Event Counter Input Timing:

#### Event Counter Mode




### External Clock Timing




### Timer/Event Counter Input Timing:


#### Pulse Width Measurement Mode



### AC Timing Test Points




### Interrupt Input Timing




## Operating Characteristics

( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$ )


$I_{DD1}$  vs  $V_{DD}$  [78C10 and 78C11 only]




$I_{DD1}$  vs  $V_{DD}$  [78C14 only]




$I_{DD1}$  vs  $f_{xx}$  [78C10 and 78C11 only]




$I_{DD1}$  vs  $f_{xx}$  [78C14 only]



$I_{OL}$  vs  $V_{OL}$



$I_{OH}$  vs  $[V_{DD}-V_{OH}]$



**Operand Symbols**

Symbol	Allowable Operands
<b>Registers</b>	
r	V, A, B, C, D, E, H, L
r1	EAH, EAL, B, C, D, E, H, L
r2	A, B, C
<b>Special Registers</b>	
sr	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TXB, TMO, TM1, ZCM
sr1	PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CR0, CR1, CR2, CR3
sr2	PA, PB, PC, PD, PF, MKH, ANM, MKL, SMH, EOM, TMM
sr3	ETM0, ETM1
sr4	ECNT, ECPT
<b>Register Pairs</b>	
rp	SP, B, D, H
rp1	V, B, D, H, EA
rp2	SP, B, D, H, EA
rp3	B, D, H
<b>Register Pair Addressing</b>	
rpa	B, D, H, D+, H+, D-, H-
rpa1	B, D, H
rpa2	B, D, H, D+, H+, D-, H-, D+byte, H+A, H+B, H+EA, H+byte
rpa3	D, H, D++, H++, D+byte, H+A, H+B, H+EA, H+byte
<b>Flags</b>	
f	CY, HC, Z
<b>Interrupt Flags</b>	
irf	INTFNMI, INTFT0, INTFT1, INTF1, INTF2, INTFE0, INTFE1, INTFEIN, INTFAD, INTFSR, INTFST, ER, OV, AN4, AN5, AN6, AN7, SB
<b>Immediate Data</b>	
wa	8-bit immediate data (low byte of working register address)
word	16-bit immediate data
byte	8-bit immediate data
bit	3-bit immediate data (b <sub>2</sub> , b <sub>1</sub> , b <sub>0</sub> )

**Operand Definitions**

<b>Special Registers (sr-sr4)</b>		
PA = Port A	ECNT = Timer/event counter upcounter	
PB = Port B	ECPT = Timer/event counter capture	
PC = Port C	ETMM = Timer/event counter mode	
PD = Port D	EOM = Timer/event counter output mode	
PF = Port F	TXB = Transmit buffer	
MA = Mode A	RXB = Receive buffer	
MB = Mode B	SMH = Serial mode high	
MC = Mode C	SML = Serial mode low	
MCC = Mode control C	MKH = Mask high	
MF = Mode F	MKL = Mask low	
MM = Memory mapping	ANM = A/D channel mode	
TMO = Timer register 0	CR0 to CR3 = A/D conversion result 0-3	
TM1 = Timer register 1	ZCM = Zero-cross mode control register	
TMM = Timing mode		
ETM0 = Timer/event counter register 0		
ETM1 = Timer/event counter register 1		
ZCM = Zero-cross mode control register		
<b>Register Pairs (rp-rp3)</b>		
SP = Stack pointer	H = HL	
B = BC	V = VA	
D = DE	EA = Extended accumulator	
<b>Register Pair Addressing (rpa-rpa3)</b>		
B = (BC)	D++ = (DE)++	
D = (DE)	H++ = (HL)++	
H = (HL)	D+byte = (DE+byte)	
D+ = (DE)+	H+byte = (HL+byte)	
H+ = (HL)+	H+A = (HL+A)	
D- = (DE)-	H+B = (HL+B)	
H- = (HL)-	H+EA = (HL+EA)	
<b>Flags (f)</b>		
CY = Carry	HC = Half-carry	Z = Zero
<b>Interrupt Flags (irf)</b>		
INTFNMI = NMI interrupt flag	INTFEIN = FEIN	
INTFT0 = FT0	INTFAD = FAD	
INTFT1 = FT1	INTFSR = FSR	
INTF1 = F1	INTFST = FST	
INTF2 = F2	ER = Error	
INTFE0 = FE0	OV = Overflow	
INTFE1 = FE1	AN4 to AN7 = Analog input 4-7	
	SB = Standby	

## Operand Codes

### Registers (r, r2)

R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	Reg	r	r2
0	0	0	V		
0	0	1	A		
0	1	0	B		
0	1	1	C		
1	0	0	D		
1	0	1	E		
1	1	0	H		
1	1	1	L		

### Registers (r1)

T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>	Reg
0	0	0	EAH
0	0	1	EAL
0	1	0	B
0	1	1	C
1	0	0	D
1	0	1	E
1	1	0	H
1	1	1	L

### Special Registers (sr, sr1, sr2)

S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Special Reg	sr	sr1	sr2
0	0	0	0	0	0	PA			
0	0	0	0	0	1	PB			
0	0	0	0	1	0	PC			
0	0	0	0	1	1	PD			
0	0	0	1	0	0	PF			
0	0	0	1	1	0	MKH			
0	0	0	1	1	1	MKL			
0	0	1	0	0	0	ANM			
0	0	1	0	0	1	SMH			
0	0	1	0	1	0	SML			
0	0	1	0	1	1	EOM			
0	0	1	1	0	0	ETMM			
0	0	1	1	0	1	TMM			
0	1	0	0	0	0	MM			
0	1	0	0	0	1	MCC			
0	1	0	0	1	0	MA			
0	1	0	0	1	1	MB			
0	1	0	1	0	0	MC			
0	1	0	1	1	1	MF			
0	1	1	0	0	0	TXB			
0	1	1	0	0	1	RXB			
0	1	1	0	1	0	TM0			
0	1	1	0	1	1	TM1			
1	0	0	0	0	0	CR0			
1	0	0	0	0	1	CR1			
1	0	0	0	1	0	CR2			
1	0	0	0	1	1	CR3			
1	0	1	0	0	0	ZCM			

### Special Registers (sr3)

U <sub>0</sub>	Special Reg
0	ETMO
1	ETM1

### Special Registers (sr4)

V <sub>0</sub>	Special Reg
0	ECNT
1	ECPT

### Register Pairs (rp, rp2, rp3)

P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	Reg Pair	rp	rp2	rp3
0	0	0	SP			
0	0	1	BC			
0	1	0	DE			
0	1	1	HL			
1	0	0	EA			

### Register Pairs (rp1)

Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Reg Pair
0	0	0	VA
0	0	1	BC
0	1	0	DE
0	1	1	HL
1	0	0	EA

### Register Pair Addressing (rpa, rpa1, rpa2)

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Addressing	rpa	rpa1	rpa2
0	0	0	0	—			
0	0	0	1	(BC)			
0	0	1	0	(DE)			
0	0	1	1	(HL)			
0	1	0	0	(DE)+			
0	1	0	1	(HL)+			
0	1	1	0	(DE)-			
0	1	1	1	(HL)-			
1	0	1	1	(DE+byte)			
1	1	0	0	(HL+A)			
1	1	0	1	(HL+B)			
1	1	1	0	(HL+EA)			
1	1	1	1	(HL+byte)			

### Register Pair Addressing (rpa3)

C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	Addressing
0	0	1	0	(DE)
0	0	1	1	(HL)
0	1	0	0	(DE)++
0	1	0	1	(HL)++
1	0	1	1	(DE+byte)
1	1	0	0	(HL+A)
1	1	0	1	(HL+B)
1	1	1	0	(HL+EA)
1	1	1	1	(HL+byte)

**Operand Codes (cont)****Flags (f)**

F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>	Flag
0	0	0	—
0	1	0	CY
0	1	1	HC
1	0	0	Z

**Interrupt Flags (if)**

I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Flag
0	0	0	0	0	NMI
0	0	0	0	1	FT0
0	0	0	1	0	FT1
0	0	0	1	1	F1
0	0	1	0	0	F2
0	0	1	0	1	FE0
0	0	1	1	0	FE1
0	0	1	1	1	FEIN
0	1	0	0	0	FAD
0	1	0	0	1	FSR
0	1	0	1	0	FST
0	1	0	1	1	ER
0	1	1	0	0	OV
1	0	0	0	0	AN4
1	0	0	0	1	AN5
1	0	0	1	0	AN6
1	0	0	1	1	AN7
1	0	1	0	0	SB

**Graphic Symbols**

Symbol	Description
←	Transfer direction, result
∧	Logical product (logical AND)
∨	Logical sum (logical OR)
⊻	Exclusive-OR
—	Complement
•	Concatenation

**Instruction Set**

Mnemonic	Operand	Operation	Operation Code											
			B1				B2				State (Note 1)		Bytes	Skip Condition
8-Bit Data Transfer		B3				B4				B5		B6		
			7	6	5	4	3	2	1	0	7	6	5	4
MOV	r1,A      (r1) ← (A)	0 0 0 1 1 T2 T1 T0									4		1	
	A, r1      (A) ← (r1)	0 0 0 0 1 T2 T1 T0									4		1	
*Sr,A      (Sr) ← (A)		0 1 0 0 1 1 0 1 1 S5 S4 S3 S2 S1 S0									10		2	
*A, sr1      (A) ← (sr1)		0 1 0 0 1 1 0 0 0 1 S5 S4 S3 S2 S1 S0									10		2	
r,word      (r) ← (word)		0 1 1 1 0 0 0 0 0 0 0 1 1 0 1 R2 R1 R0									17		4	
word,r      (word) ← (r)		0 1 1 1 0 0 0 0 0 0 0 1 1 1 R2 R1 R0									17		4	
		Low addr	High addr											
		Low addr	High addr											
MVI	*r,byte      (r) ← byte	0 1 1 0 1 R2 R1 R0									Data		7	2
	sr2,byte      (sr2) ← byte	0 1 1 0 0 1 0 0 0 0 S3 0 0 0 0 S2 S1 S0											14	3
			Data											
MVW	*wa, byte ((V)•(wa)) ← byte	0 1 1 1 0 0 0 0 1									Offset		13	3
			Data											
MVX	*rp1,byte (rp1) ← byte	0 1 0 0 1 0 A1 A0									Data		10	2
STAW	*wa ((V)•(wa)) ← (A)	0 1 1 0 0 0 1 1									Offset		10	2
LDAN	*wa (A) ← ((V)•(wa))	0 0 0 0 0 0 1									Offset		10	2
STAX	*tpa2 ((tpa2)) ← (A)	A3 0 1 1 1 A2 A1 A0									Data (Note 2)		7/13 (Note 3)	2
LDAX	*tpa2 (A) ← ((tpa2))	A3 0 1 0 1 A2 A1 A0									Data (Note 2)		7/13 (Note 3)	2
EXX	(B) ↔ (B'), (C) ↔ (C'), (D) ↔ (D')	0 0 0 1 0 0 0 1											4	1
	(E) ↔ (E'), (H) ↔ (H'), (L) ↔ (L')													
EXA	(Y) ↔ (Y'), (A) ↔ (A'), (EA) ↔ (EA')	0 0 0 0 1 0 0 0 0											4	1
EXH	(H) ↔ (H'), (L) ↔ (L')	0 1 0 1 0 0 0 0 0											4	1
BLOCK	((DE)) ← ((HL)), (DE) ← (DE) + 1, (HL) ← (HL) + 1, (C) ← (C) - 1	0 0 1 1 0 0 0 1											13 x (C + 1)	1
		End If borrow												
16-Bit Data Transfer														
DMOV	rp3, EA      (rp3L) ← (EA), (rp3H) ← (EAH)	1 0 1 1 0 1 P1 P0											4	1
	EA, rp3      (EA) ← (rp3L), (EAH) ← (rp3H)	1 0 1 0 0 1 P1 P0											4	1

**Notes:**

- (1) For the skip condition, the idle states are as follows:  
 1-byte instruction: 4 states  
 2-byte instruction: 8 states  
 3-byte instruction: 11 states

- (2) B2 (Data): rp2 = D+byte or H+byte.  
 (3) Right side of slash (/) in states indicates case rp2 or rp3 = D+byte, H+A, H+B, H+EA, or H+byte.

- (4) B3 (Data): rp3 = D+byte or H+byte.

## **Instruction Set (cont)**

Operation Code										
		B1		B2		B4		B6		Skip Condition
Mnemonic	Operand	Operation		7 6 5 4 3 2 1 0		7 6 5 4 3 2 1 0		State (Note 1)		Bytes
<b>16-Bit Data Transfer (cont)</b>										
DMOV	sr3, EA EA, sr4	(sr3) ← (EA) (EA) ← (sr4)		0 1 0 0 1 0 0 0	0 1 1 0 1 0 0 0	0 1 1 0 1 0 0 0	0 1 1 0 1 0 0 0	U <sub>0</sub>	14	2
SBCD	word	(word) ← (C), (word + 1) ← (B)		0 1 0 0 1 0 0 0	0 1 1 0 0 0 0 0	0 1 1 0 0 0 0 0	0 0 0 0 1 1 1 0	V <sub>0</sub>	14	2
SDED	word	(word) ← (E), (word + 1) ← (D)		0 1 1 0 0 0 0 0	0 0 0 1 0 1 1 0	0 0 0 1 1 1 1 0	0 0 0 1 1 1 1 0	U <sub>0</sub>	20	4
SHLD	word	(word) ← (L), (word + 1) ← (H)		0 1 1 0 0 0 0 0	0 0 0 1 1 1 1 0	0 0 0 1 1 1 1 0	0 0 0 1 1 1 1 0	U <sub>0</sub>	20	4
SSPD	word	(word) ← (SP <sub>L</sub> ), (word + 1) ← (SP <sub>H</sub> )		0 1 1 0 0 0 0 0	0 0 0 0 0 0 1 1	0 0 0 0 1 1 1 0	0 0 0 0 1 1 1 0	U <sub>0</sub>	20	4
STEAX	rpa3	((rp[3]) ← (EA)), (((rp[3]) + 1)) ← (EAH)		0 1 0 0 1 0 0 0	1 0 0 1 0 0 1 1	0 0 1 C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>	14/20 (Note 3)	3		
LBCD	word	(C) ← (word), (B) ← (word + 1)		0 1 1 0 0 0 0 0	0 0 0 0 1 1 1 1	0 0 1 0 0 1 1 1	0 0 1 0 0 1 1 1	U <sub>0</sub>	20	4
LDED	word	(E) ← (word), (D) ← (word + 1)		0 1 1 0 0 0 0 0	0 0 0 1 0 1 1 1	0 0 1 0 0 1 1 1	0 0 1 0 0 1 1 1	U <sub>0</sub>	20	4
LHLD	word	(L) ← (word), (H) ← (word + 1)		0 1 1 0 0 0 0 0	0 0 0 1 1 1 1 1	0 0 1 1 1 1 1 1	0 0 1 1 1 1 1 1	U <sub>0</sub>	20	4
LSPD	word	(SP <sub>L</sub> ) ← (word), (SP <sub>H</sub> ) ← (word + 1)		0 1 1 0 0 0 0 0	0 0 0 0 0 1 1 1	0 0 0 0 0 1 1 1	0 0 0 0 0 1 1 1	U <sub>0</sub>	20	4
LDEAX	rpa3	(EA) ← ((rp[3])), (EAH) ← (((rp[3]) + 1))		0 1 0 0 1 0 0 0	1 0 0 0 0 0 0 0	0 0 1 C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>	14/20 (Note 3)	3		
PUSH	rp1	((((SP) - 1)) ← (rp[1] <sub>H</sub> ), ((SP) - 2) ← (rp[1] <sub>L</sub> ), (SP) ← (SP) - 2)		1 0 1 1 0 0 0 0	Q <sub>1</sub> Q <sub>0</sub>	13	1			
POP	rp1	(rp[1] <sub>L</sub> ) ← (((SP) - 2) ← (rp[1] <sub>H</sub> ), (((SP) + 1))), (SP) ← (SP) + 2		1 0 1 0 0 0 0 0	Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>	10	1			
LXI	*rp2,word	(rp2) ← (word)		0 P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> 0 0 0	—	Low byte	10	3		
TABLE	C (B)	((PC) + 3 + (A)), (((PC) + 3 + (A)) + 1))		0 1 0 0 1 0 0 0	1 0 1 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	U <sub>0</sub>	17	2
<b>8-Bit Arithmetic (Register)</b>										
ADD	A,r	(A) ← (A) + (I)		0 1 1 0 0 0 0 0	0 1 1 0 0 0 0 0	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	8	2		
r,A		(r) ← (r) + (A)		0 1 1 0 0 0 0 0	0 1 0 0 0 0 0 0	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	8	2		
ADC	A,r	(A) ← (A) + (r) + (CY)		0 1 1 0 0 0 0 0	0 1 1 0 0 0 0 0	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	8	2		
r,A		(r) ← (r) + (A) + (CY)		0 1 1 0 0 0 0 0	0 1 0 1 0 0 0 0	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	8	2		

**Instruction Set (cont)**

Mnemonic	Operands	Operation Code										State [bits 1]	Bytes	Skip Conditions				
		<u>B1</u>		<u>R2</u>		<u>R4</u>		<u>R6</u>		<u>R8</u>								
		7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
<b>8-Bit Arithmetic [Register] (cont)</b>																		
ADDNC	A,r      (A) $\leftarrow$ (A) + (r)	0	1	1	0	0	0	0	0	1	0	0	0	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) + (A)	0	1	1	0	0	0	0	0	0	1	0	0	R2	R1	R0	8	2
SUB	A,r      (A) $\leftarrow$ (A) - (r)	0	1	1	0	0	0	0	0	1	1	0	0	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) - (A)	0	1	1	0	0	0	0	0	0	1	1	0	R2	R1	R0	8	2
SBB	A,r      (A) $\leftarrow$ (A) - (r) - (CY)	0	1	1	0	0	0	0	0	1	1	1	0	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) - (A) - (CY)	0	1	1	0	0	0	0	0	0	1	1	1	R2	R1	R0	8	2
SUBNB	A,r      (A) $\leftarrow$ (A) - (r)	0	1	1	0	0	0	0	0	1	0	1	0	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) - (A)	0	1	1	0	0	0	0	0	0	0	1	0	R2	R1	R0	8	2
ANA	A,r      (A) $\leftarrow$ (A) $\wedge$ (r)	0	1	1	0	0	0	0	0	1	1	1	1	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) $\wedge$ (A)	0	1	1	0	0	0	0	0	0	1	1	1	R2	R1	R0	8	2
ORA	A,r      (A) $\leftarrow$ (A) V (r)	0	1	1	0	0	0	0	0	1	0	1	1	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) V (A)	0	1	1	0	0	0	0	0	0	0	1	0	R2	R1	R0	8	2
XRA	A,r      (A) $\leftarrow$ (A) $\neq$ (r)	0	1	1	0	0	0	0	0	1	0	0	0	R2	R1	R0	8	2
	r,A      (r) $\leftarrow$ (r) $\neq$ (A)	0	1	1	0	0	0	0	0	0	0	0	0	R2	R1	R0	8	2
GTA	A,r      (A) - (r) - 1	0	1	1	0	0	0	0	0	1	0	1	0	R2	R1	R0	8	2
	r,A      (r) - (A) - 1	0	1	1	0	0	0	0	0	0	0	0	1	R2	R1	R0	8	2
LTA	A,r      (A) - (r)	0	1	1	0	0	0	0	0	1	0	1	1	R2	R1	R0	8	2
	r,A      (r) - (A)	0	1	1	0	0	0	0	0	0	0	1	1	R2	R1	R0	8	2
NEA	A,r      (A) - (r)	0	1	1	0	0	0	0	0	1	1	1	0	R2	R1	R0	8	2
	r,A      (r) - (A)	0	1	1	0	0	0	0	0	0	1	1	0	R2	R1	R0	8	2
EQA	A,r      (A) - (r)	0	1	1	0	0	0	0	0	1	1	1	1	R2	R1	R0	8	2
	r,A      (r) - (A)	0	1	1	0	0	0	0	0	0	1	1	1	R2	R1	R0	8	2
ONA	A,r      (A) $\wedge$ (r)	0	1	1	0	0	0	0	0	1	1	0	0	R2	R1	R0	8	2
	r,A      (A) $\wedge$ (r)	0	1	1	0	0	0	0	0	1	1	0	1	R2	R1	R0	8	2
<b>8-Bit Arithmetic [Memory]</b>																		
ADDX	rpa      (A) $\leftarrow$ (A) + ((rpa))	0	1	1	1	0	0	0	0	1	1	0	0	A2	A1	A0	11	2
ADCX	rpa      (A) $\leftarrow$ (A) + ((rpa)) + (CY)	0	1	1	1	0	0	0	0	1	1	0	1	A2	A1	A0	11	2
ADDNCX	rpa      (A) $\leftarrow$ (A) + ((rpa))	0	1	1	1	0	0	0	0	1	0	1	0	A2	A1	A0	11	2
SUBX	rpa      (A) $\leftarrow$ (A) - ((rpa))	0	1	1	1	0	0	0	0	1	1	1	0	A2	A1	A0	11	2
SBBX	rpa      (A) $\leftarrow$ (A) - ((rpa)) - (CY)	0	1	1	1	0	0	0	0	1	1	1	1	A2	A1	A0	11	2
SUBNBX	rpa      (A) $\leftarrow$ (A) - ((rpa))	0	1	1	1	0	0	0	0	1	0	1	1	A2	A1	A0	11	2
ANAX	rpa      (A) $\leftarrow$ (A) $\wedge$ ((rpa))	0	1	1	1	0	0	0	0	1	0	0	0	A2	A1	A0	11	2
ORAX	rpa      (A) $\leftarrow$ (A) V ((rpa))	0	1	1	1	0	0	0	0	1	0	0	1	A2	A1	A0	11	2

**Instruction Set (cont)**

Mnemonic	Operand	Operation	Operation Code										State (Note 1)	Bytes	Condition			
			B1					B2										
			B3	B4	B5	B6	B7	B8	B9	B10	B11	B12						
<b>8-Bit Arithmetic [Memory] (cont)</b>																		
XRAX	rpa	(A) $\leftarrow$ (A) +*(rpa)	0	1	1	0	0	0	1	0	0	1	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
GTAX	rpa	(A) $\leftarrow$ (A) -*(rpa) - 1	0	1	1	0	0	0	1	0	1	0	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
LTAX	rpa	(A) $\leftarrow$ (A) -*(rpa)	0	1	1	1	0	0	0	1	0	1	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
NEAX	rpa	(A) $\leftarrow$ (A) -*(rpa)	0	1	1	1	0	0	0	1	1	0	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
EQAX	rpa	(A) $\leftarrow$ (A) -*(rpa)	0	1	1	1	0	0	0	1	1	1	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
ONAX	rpa	(A) $\wedge$ (rpa)	0	1	1	0	0	0	1	1	0	0	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
OFFAX	rpa	(A) $\wedge$ (rpa)	0	1	1	1	0	0	0	1	1	0	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	11	2			
<b>Immediate Data</b>																		
ADI	*A,byte	(A) $\leftarrow$ (A) + byte	0	1	0	0	0	1	1	0	0	0	Data	7	2			
	r,byte	(I) $\leftarrow$ (I) + byte	0	1	1	0	1	0	0	0	1	0	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	11	3			
<b>sr2,byte</b>																		
ACI	*A,byte	(A) $\leftarrow$ (A) + byte + (CY)	0	1	0	1	0	1	1	0	0	0	Data	7	2			
	r,byte	(I) $\leftarrow$ (I) + byte + (CY)	0	1	1	1	0	1	0	0	0	1	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	11	3			
<b>sr2,byte</b>																		
SIDINC	*A,byte	(A) $\leftarrow$ (A) + byte	0	0	1	0	0	1	1	0	0	0	Data	7	2			
	r,byte	(I) $\leftarrow$ (I) + byte	0	1	1	1	0	1	0	0	0	1	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	11	3			
<b>sr2,byte</b>																		
SUJ	*A,byte	(A) $\leftarrow$ (A) - byte	0	1	1	0	0	1	1	0	0	0	Data	7	2			
	r,byte	(I) $\leftarrow$ (I) - byte	0	1	1	1	0	1	0	0	0	1	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	11	3			
<b>sr2,byte</b>																		
SBI	*A,byte	(A) $\leftarrow$ (A) - byte - (CY)	0	1	1	1	0	1	0	0	0	1	Data	7	2			
	r,byte	(I) $\leftarrow$ (I) - byte - (CY)	0	1	1	1	1	0	0	0	0	1	R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	11	3			
<b>sr2,byte</b>																		

Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code														
			<u>B1</u>				<u>B2</u>				State (Note 1)						
Immediate Data (cont)			7	6	5	4	<u>R3</u>	7	6	5	4	<u>R4</u>	3	2	1		
Data			0	0	1	1	0	1	1	0	1	0	R2	R1	R0		
SUB	*A,byte (A) - byte r,byte (r) - byte	0 1 1 1 0 1 0 0 0 0 0 1 1 0	Data	7	2	No borrow											
ANL	*A,byte (A) $\wedge$ byte r,byte (r) $\wedge$ byte	0 1 1 0 0 1 0 0 0 0 0 1 1 0	Data	7	2	No borrow											
ORI	*A,byte (A) $\leftarrow$ (sr2) $\wedge$ byte r,byte (r) $\leftarrow$ (sr2) $\wedge$ byte	0 0 0 0 0 1 1 1 0 0 0 0 1 1	Data	7	2	No borrow											
XRI	*A,byte (A) $\leftarrow$ (sr2) V byte r,byte (r) $\leftarrow$ (sr2) V byte	0 1 1 0 0 1 0 0 0 0 0 1 1 1	Data	7	2	No borrow											
GTI	*A,byte (A) $\leftarrow$ (sr2) $\neq$ byte r,byte (r) $\leftarrow$ (sr2) $\neq$ byte	0 1 1 0 0 1 0 0 0 0 0 1 0 0	Data	7	2	No borrow											
LTI	*A,byte (A) - byte - 1 r,byte (r) - byte - 1	0 1 1 0 0 1 0 0 0 0 0 1 0 1	Data	7	2	No borrow											
NEI	*A,byte (A) - byte r,byte (r) - byte	0 1 1 0 0 1 1 1 0 0 0 1 0 0	Data	7	2	No zero											

## Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code												State Condition					
			<u>B1</u>			<u>B2</u>			<u>B3</u>			<u>B4</u>								
<b>Immediate Data [cont]</b>																				
NEI	si2.byte (si2) - byte		0	1	1	0	0	1	0	0	0	S3	1	0	1	S2 S1 S0	14	3	No zero	
EQI	*A.byte (A) - byte		0	1	1	1	0	1	1	1	1	Data					7	2	Zero	
	r.byte (r) - byte		0	1	1	1	0	1	0	0	0	Data	0	1	1	1	R2 R1 R0	11	3	Zero
	si2.byte (si2) - byte		0	1	1	0	0	1	0	0	0	Data	S3	1	1	1	S2 S1 S0	14	3	Zero
ONI	*A.byte (A) ^ byte		0	1	0	0	0	1	1	1	1	Data					7	2	No zero	
	r.byte (r) ^ byte		0	1	1	1	0	1	0	0	0	Data	0	1	0	1	R2 R1 R0	11	3	No zero
	si2.byte (si2) ^ byte		0	1	1	0	0	1	0	0	0	Data	S3	1	0	0	S2 S1 S0	14	3	No zero
OFFI	*A.byte (A) & byte		0	1	0	1	0	1	1	1	1	Data					7	2	Zero	
	r.byte (r) & byte		0	1	1	1	0	1	0	0	0	Data	0	1	0	1	R2 R1 R0	11	3	Zero
	si2.byte (si2) & byte		0	1	1	0	0	1	0	0	0	Data	S3	1	0	1	S2 S1 S0	14	3	Zero
<b>Working Register</b>																				
ADDW	wa (A) $\leftarrow$ (A) + ((V)* (wa))		0	1	1	1	0	1	0	0	0	Offset					1	0	0	
ADCW	wa (A) $\leftarrow$ (A) + ((V)* (wa)) + (CY)		0	1	1	1	0	1	0	0	0	Offset					1	0	0	
ADDNCW	wa (A) $\leftarrow$ (A) + ((V)* (wa))		0	1	1	1	0	1	0	0	0	Offset					1	0	0	
SUBW	wa (A) $\leftarrow$ (A) - ((V)* (wa))		0	1	1	1	0	1	0	0	0	Offset					1	0	0	
SBBW	wa (A) $\leftarrow$ (A) - ((V)* (wa)) - (CY)		0	1	1	1	0	1	0	0	0	Offset					1	1	1	
SUBNBW	wa (A) $\leftarrow$ (A) - ((V)* (wa))		0	1	1	1	0	1	0	0	0	Offset					1	0	0	
ANAW	wa (A) $\leftarrow$ (A) ^ ((V)* (wa))		0	1	1	1	0	1	0	0	0	Offset					1	0	0	

## Instruction Set (cont)

## Instruction Set (cont)

Mnemonic	Operand	Operation	Operation Code								State (Note 1)	Bytes	Skip Condition						
			B1		B2		B4		B6										
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0				
<b>16-Bit Arithmetic</b>																			
EADD	EA,r2	(EA) $\leftarrow$ (EA) + (r2)	0	1	1	0	0	0	1	0	0	0	R1	R0	11	2			
DADD	EA,lp3	(EA) $\leftarrow$ (EA) + (rp3)	0	1	1	0	1	0	0	1	1	0	0	1	P1	P0	11	2	
DADC	EA,lp3	(EA) $\leftarrow$ (EA) + (rp3) + (CY)	0	1	1	0	1	0	0	1	1	0	1	0	P1	P0	11	2	
DADDNC	EA,lp3	(EA) $\leftarrow$ (EA) + (rp3)	0	1	1	1	0	1	0	1	0	0	1	0	P1	P0	11	2	
ESUB	EA,r2	(EA) $\leftarrow$ (EA) - (r2)	0	1	1	1	0	0	0	1	1	0	0	0	R1	R0	11	2	
DSUB	EA,lp3	(EA) $\leftarrow$ (EA) - (rp3)	0	1	1	1	0	1	0	0	1	1	0	0	1	P1	P0	11	2
DSBB	EA,lp3	(EA) $\leftarrow$ (EA) - (rp3) - (CY)	0	1	1	1	0	1	0	0	1	1	1	0	1	P1	P0	11	2
DSUBNB	EA,lp3	(EA) $\leftarrow$ (EA) - (rp3)	0	1	1	1	0	1	0	0	1	0	1	1	0	P1	P0	11	2
DAN	EA,lp3	(EA) $\leftarrow$ (EA) $\wedge$ (rp3)	0	1	1	1	0	1	0	0	1	0	0	0	1	P1	P0	11	2
DOR	EA,lp3	(EA) $\leftarrow$ (EA) V (rp3)	0	1	1	1	0	1	0	0	1	0	0	1	1	P1	P0	11	2
DXR	EA,lp3	(EA) $\leftarrow$ (EA) $\forall$ (rp3)	0	1	1	1	0	1	0	0	1	0	0	1	0	P1	P0	11	2
DGT	EA,lp3	(EA) $\leftarrow$ (rp3) - 1	0	1	1	1	0	1	0	0	1	0	1	0	1	P1	P0	11	2
DLT	EA,lp3	(EA) $\leftarrow$ (rp3)	0	1	1	1	0	1	0	0	1	0	1	1	1	P1	P0	11	2
DNF	EA,lp3	(EA) $\leftarrow$ (rp3)	0	1	1	1	0	1	0	0	1	1	1	0	1	P1	P0	11	2
DEQ	EA,lp3	(EA) $\leftarrow$ (rp3)	0	1	1	1	0	1	0	0	1	0	0	1	0	P1	P0	11	2
DON	EA,lp3	(EA) $\leftarrow$ (rp3)	0	1	1	1	0	1	0	0	1	1	0	0	1	P1	P0	11	2
DOFF	EA,lp3	(EA) $\leftarrow$ (rp3)	0	1	1	1	0	1	0	0	1	1	0	1	1	P1	P0	11	2
<b>Multiply/Divide</b>																			
MUL	r2	(EA) $\leftarrow$ (A) $\times$ (r2)	0	1	0	0	1	0	0	0	0	1	0	1	R1	R0	32	2	
DIV	r2	(EA) $\leftarrow$ (EA) $\div$ (r2), (r2) $\leftarrow$ Remainder	0	1	0	0	1	0	0	0	0	1	1	1	R1	R0	59	2	
<b>Increment/Decrement</b>																			
INR	r2	(r2) $\leftarrow$ (r2) + 1	0	1	0	0	0	0	R1	R0					4	1	Carry		
INRW	*wa	((V $\bullet$ (wa)) $\leftarrow$ ((V $\bullet$ (wa)) + 1	0	0	1	0	0	0	0	0					16	2	Carry		
INX	lp	(lp) $\leftarrow$ (lp) + 1	0	0	P1	P0	0	1	0	0					7	1			
	EA	(EA) $\leftarrow$ (EA) + 1	1	0	1	0	1	0	0	0					7	1			
DCR	r2	(r2) $\leftarrow$ (r2) - 1	0	1	0	1	0	0	R1	R0					4	1	Borrow		
DCRW	*wa	((V $\bullet$ (wa)) $\leftarrow$ ((V $\bullet$ (wa)) - 1	0	0	1	1	0	0	0	0					16	2	Borrow		
DCX	lp	(lp) $\leftarrow$ (lp) - 1	0	0	P1	P0	0	1	1	0					7	1			
	EA	(EA) $\leftarrow$ (EA) - 1	1	0	1	0	0	1	0	1					7	1			
<b>Others</b>																			
DAA		Decimal Adjust Accumulator	0	1	1	0	0	0	0	1					4	1			
STC		(CY) $\leftarrow$ 1	0	1	0	0	1	0	0	0	0	1	0	1	8	2			
CLC		(CY) $\leftarrow$ 0	0	1	0	0	1	0	0	0	0	1	0	1	8	2			

Instruction Set (cont)


Mnemonic	Operand	Operation	Operation Code																			
			B1				B2				State (Note 1)		Bytes	Skip Condition								
Others (cont)			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	State (Note 1)	Bytes	Skip Condition	
<b>Rotates and Shifts</b>																						
RLD	(A) $\leftarrow$ $\overline{(A)} + 1$		0	1	0	0	1	0	0	0	0	0	1	1	1	0	1	0	8	2		
RRD	Rotate left digit $(A_{3..0}) \leftarrow ((HL)_7..4, (HL)_7..4, (HL)_3..0, (HL)_3..0, (HL)_3..0, (HL)_3..0, (HL)_3..0, (HL)_3..0$		0	1	0	0	1	0	0	0	0	0	1	1	1	0	0	0	17	2		
RLL	$r2$	$(R2_m + 1) \leftarrow (R2_m), (R2) \leftarrow (CY), (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	1	1	0	1	R1	R0	8	2		
RLR	$r2$	$(R2_m - 1) \leftarrow (R2_m), (R2) \leftarrow (CY), (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	1	1	0	0	R1	R0	8	2		
SLL	$r2$	$(R2_m + 1) \leftarrow (R2_m), (R2) \leftarrow 0, (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	0	1	0	0	1	R1	R0	8	2	
SLR	$r2$	$(R2_m - 1) \leftarrow (R2_m), (R2) \leftarrow 0, (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	R1	R0	8	2	
SLLC	$r2$	$(R2_m + 1) \leftarrow (R2_m), (R2) \leftarrow 0, (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	1	R1	R0	8	2	
SLLC	$r2$	$(R2_m - 1) \leftarrow (R2_m), (R2) \leftarrow 0, (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R1	R0	8	2	
DRLC	$r2$	$(R2_m - 1) \leftarrow (R2_m), (R2) \leftarrow 0, (CY) \leftarrow (R2)$	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R1	R0	8	2	
DRLL	EA	$(EA_n + 1) \leftarrow (EA_n), (EA_0) \leftarrow (CY), (CY) \leftarrow (EA_{15})$	0	1	0	0	1	0	0	0	1	0	1	1	0	1	0	0	8	2		
DRLR	EA	$(EA_n - 1) \leftarrow (EA_n), (EA_0) \leftarrow (CY), (CY) \leftarrow (EA_{15})$	0	1	0	0	1	0	0	0	1	0	1	1	0	0	0	0	8	2		
DSLL	EA	$(EA_n + 1) \leftarrow (EA_n), (EA_0) \leftarrow 0, (CY) \leftarrow (EA_{15})$	0	1	0	0	1	0	0	0	1	0	1	0	0	1	0	0	8	2		
DSLRL	EA	$(EA_n - 1) \leftarrow (EA_n), (EA_0) \leftarrow 0, (CY) \leftarrow (EA_{15})$	0	1	0	0	1	0	0	0	1	0	1	0	0	0	0	0	8	2		
<b>Jumps</b>																						
JMP	*word	$(PC) \leftarrow \text{word}$	0	1	0	1	0	1	0	0	0	High addr	Low addr	10	3							
JB		$(PC_H) \leftarrow (B), (PC_L) \leftarrow (C)$	0	0	1	0	0	0	0	1	0	High addr	High addr	4	1							
JR	word	$(PC) \leftarrow (PC) + 1 + jdisp$	1	1	1	1	1	1	1	1	1	jdisp	jdisp	10	1							
JRE	*word	$(PC) \leftarrow (PC) + 2 + jdisp$	0	1	0	0	1	1	1	1	1	jdisp	jdisp	10	2							
JEA		$(PC) \leftarrow (EA)$	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	8	2		
CALL	*word	$((SP) - 1) \leftarrow ((PC) + 3_H, (SP) - 2)$	0	1	0	0	0	0	0	0	0	High addr	Low addr	16	3							
CALB		$((SP) - 1) \leftarrow ((PC) + 2_H, (SP) - 2)$	0	1	0	0	1	0	0	0	0	0	1	0	0	1	0	0	17	2		

## Instruction Set (cont)

Mnemonic	Operand	Operation Code												State (Note 1)	Bytes	Skip Condition			
		B1				B2				B4									
Call (cont)		7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
CALF	*word	((SP) - 1) $\leftarrow$ ((PC) + 2) <sub>H</sub> , ((SP) - 2) $\leftarrow$ ((PC) + 2) <sub>L</sub> , (PC <sub>15:11</sub> ) $\leftarrow$ 00001, (PC <sub>10:0</sub> ) $\leftarrow$ ta, (SP) $\leftarrow$ (SP) - 2	0	1	1	1	1	1	1	1	ta	ta	ta	ta	ta	ta	ta	ta	13 2
CALT	word	((SP) - 1) $\leftarrow$ ((PC) + 1) <sub>H</sub> , ((SP) - 2) $\leftarrow$ ((PC) + 1) <sub>L</sub> , (PC <sub>1</sub> ) $\leftarrow$ (128 + 2ta), (PC <sub>H</sub> ) $\leftarrow$ (128 + 2ta), (SP) $\leftarrow$ (SP) - 2	1	0	0	0	0	0	0	0	ta	ta	ta	ta	ta	ta	ta	ta	16 1
SOFTH		((SP) - 1) $\leftarrow$ (PSW), ((SP) - 2) $\leftarrow$ ((PC) + 1) <sub>H</sub> , ((PC) + 1) <sub>L</sub> , (SP) - 3 $\leftarrow$ ((PC) + 1) <sub>H</sub> , (PC) $\leftarrow$ 0080H, (SP) $\leftarrow$ (SP) - 3	0	1	1	1	0	0	1	0	0	1	0	0	1	0	0	16 1	
Return																			
RET		(PC <sub>1</sub> ) $\leftarrow$ ((SP)), (PC <sub>H</sub> ) $\leftarrow$ ((SP) + 1) (SP) $\leftarrow$ (SP) + 2	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	10 1	
RETS		(PC <sub>1</sub> ) $\leftarrow$ ((SP)), (PC <sub>H</sub> ) $\leftarrow$ ((SP) + 1) (SP) $\leftarrow$ (SP) + 2, (PC) $\leftarrow$ (PC) + n	1	0	1	1	1	0	0	1	1	1	0	0	1	1	1	10 1	
RETI		(PC <sub>1</sub> ) $\leftarrow$ ((SP)), (PC <sub>H</sub> ) $\leftarrow$ ((SP) + 1) (PSW) $\leftarrow$ ((SP) + 2), (SP) $\leftarrow$ (SP) + 3	0	1	1	0	0	0	1	0	0	0	1	0	0	1	0	13 1	
Skip																			
BIT	*bit, wa	Skip if ((V <sub>w</sub> ) & (wa)) bit = 1	0	1	0	1	1	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	1	Offset	1	1	1	1	1	10 2 Bit Test	
SK	f	Skip if f = 1	0	1	0	0	1	0	0	0	0	0	0	0	1	F <sub>2</sub>	F <sub>1</sub>	8 2 f = 1	
SKN	f	Skip if f = 0	0	1	0	0	1	0	0	0	0	0	0	0	1	F <sub>2</sub>	F <sub>1</sub>	8 2 f = 0	
SKIT	irf	Skip if irf = 1, then reset irf	0	1	0	0	1	0	0	0	0	1	0	1	3	I <sub>2</sub>	I <sub>1</sub>	8 2 irf = 1	
SKNIT	irf	Skip if irf = 0	0	1	0	0	1	0	0	0	0	1	1	1	4	I <sub>2</sub>	I <sub>1</sub>	8 2 irf = 0	
CPU Control																			
NOP	No operation	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4	1															
EI	Enable interrupt	1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	4	1															
DI	Disable interrupt	1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	4	1															
HLT	Set HALT mode	0 1 0 0 1 0 0 0 0 0 0 0 1 1 1 0 1 1 12 2	4	1															
STOP	Set STOP mode	0 1 0 0 1 0 0 0 0 1 0 1 1 1 0 1 1 1 12 2	4	1															


## Package Drawings

### 64-Pin Plastic QUIP



83-001508B

### 64-Pin Plastic Shrink DIP (750 mil)



83-001494B

## Package Drawings (cont)


## 64-Pin Plastic Miniflat

Item	Millimeters	Inches
A	24.7 ± .4	.972 ± .017
B	20 ± .2	.795 ± .009
C	14 ± .2	.551 ± .009
D	18.7 ± .4	0.736 ± .016
E	12.0	.472
F	1.0	.039
G	1.0	.039
H	.40 ± .10	.016 ± .004
I	1.0 [TP] Note 1	.039 [TP]
J	2.35 ± .2	.093 ± .008
K	1.2 ± .2	.047 ± .009
L	.15 ± .10	.006 ± .004
M	.15	.006
Note 2		
N	2.05 ± .2	.081 ± .008
O	0.1 ± .1	0.004 ± .004

## Note:

[1] Each lead centerline is located within .20 mm (.008 inch) of its true position [TP] at maximum material condition.

[2] Flat within .15 mm (.006 inch) total.



83-000933B

## Package Drawings (cont)



### 68-Pin Plastic Leaded Chip Carrier (PLCC)

Item	Millimeters	Inches
A	25.2 ± .2	.992 ± .008
B	24.20	.953
C	24.20	.953
D	25.2 ± .2	.992 ± .008
E	1.94 ± .15	.076 +.007 -.006
F	.5	.024
G	4.4 ± .2	.173 +.009 -.008
H	2.8 ± .2	.110 +.009 -.008
I	.7 min	.028 min
J	3.6	.142
K	1.27 [TP] Note 1	.050 [TP]
L	.7	.028
M	.40 ± .10	.016 +.004 -.005
N	23.12 ± .20	.910 +.009 -.008
O	.15	.006
P	1.0	.040
Q	R .8	R .031
R	.20 +.10 .06	.008 +.004 -.002

Note:

[1] Each lead centerline is located within .12 mm (.005 inch) of its true position [TP] at maximum material condition.

[2] Flat within .15 mm (.006 inch) total.



83-003792B

# **μPD78C10/C11/C14**

---



CORPORATE HEADQUARTERS

401 Ellis Street  
P.O. Box 7241  
Mountain View, CA 94039  
TEL 415-980-6000  
TWX 910-379-6985

**For Literature Call Toll Free: 1-800-632-3531  
1-800-632-3532 (In California)**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.