



Pentium[®] III Processor at 450 MHz, 500 MHz, and 550 MHz

Datasheet

Product Features

- Available at 450 MHz, 500 MHz, and 550 MHz
- System bus frequency at 100 MHz
- Binary compatible with applications running on previous members of the Intel microprocessor line
- Dynamic execution micro architecture
- Dual Independent Bus architecture: Separate dedicated external System Bus and dedicated internal high-speed cache bus
- Streaming SIMD Extensions for enhanced video, sound and 3D performance
- Power Management capabilities
 - System Management mode
 - Multiple low-power states
- Intel Processor Serial Number
- Optimized for 32-bit applications running on advanced 32-bit operating systems
- Single Edge Contact Cartridge (S.E.C.C.) and S.E.C.C.2 packaging technology; the S.E.C. cartridges deliver high performance with improved handling protection and socketability
- Integrated high performance 16-Kbyte instruction and 16-Kbyte data, nonblocking, level-one cache
- Available with integrated 512-Kbyte unified, nonblocking, level-two cache
- Enables systems which are scaleable up to two processors
- Error-correcting code for System Bus data

The Pentium[®] III processor is designed for high-performance desktops and for workstations and servers. It is binary compatible with previous Intel Architecture processors. The Pentium III processor provides the best performance available for applications running on advanced operating systems such as Windows* 95, Windows NT and UNIX*. This is achieved by integrating the best attributes of Intel processors—the dynamic execution, Dual Independent Bus architecture plus Intel MMX™ technology—bringing a new level of performance for systems buyers. The Pentium III processor is scalable to two processors in a multiprocessor system and extends the power of today's Pentium II processor with performance headroom for business media, communication and internet capabilities. Systems based on Pentium III processors also include the latest features to simplify system management and lower the cost of ownership for large and small business environments. The Pentium III processor offers great performance for today's and tomorrow's applications.



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium® III processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, 1999

*Third-party brands and names are the property of their respective owners.

Contents

1.0	Introduction	7
1.1	Terminology.....	8
1.1.1	S.E.C.C.2 and S.E.C.C. Packaged Processor Terminology	8
1.2	Related Documents.....	9
2.0	Electrical Specifications	10
2.1	Processor System Bus and VREF	10
2.2	Clock Control and Low Power States.....	11
2.2.1	Normal State—State 1	12
2.2.2	AutoHALT Powerdown State—State 2.....	13
2.2.3	Stop-Grant State—State 3	13
2.2.4	HALT/Grant Snoop State—State 4	13
2.2.5	Sleep State—State 5.....	14
2.2.6	Deep Sleep State—State 6	14
2.2.7	Clock Control.....	14
2.3	Power and Ground Pins	15
2.4	Decoupling Guidelines	15
2.4.1	Processor VCC _{CORE} Decoupling.....	15
2.4.2	Processor System Bus AGTL+ Decoupling.....	16
2.5	Processor System Bus Clock and Processor Clocking	16
2.5.1	Mixing Processors of Different Frequencies.....	16
2.6	Voltage Identification	16
2.7	Processor System Bus Unused Pins.....	18
2.8	Processor System Bus Signal Groups	18
2.8.1	Asynchronous vs. Synchronous for System Bus Signals.....	19
2.9	Test Access Port (TAP) Connection.....	20
2.10	Maximum Ratings.....	20
2.11	Processor DC Specifications.....	21
2.12	AGTL+ System Bus Specifications	24
2.13	System Bus AC Specifications	25
3.0	System Bus Signal Simulations	35
3.1	System Bus Clock (BCLK) Signal Quality Specifications and Measurement Guidelines	36
3.2	AGTL+ Signal Quality Specifications and Measurement Guidelines	37
3.3	Non-AGTL+ Signal Quality Specifications and Measurement Guidelines.....	39
3.3.1	Overshoot/Undershoot Guidelines	40
3.3.2	Ringback Specification	40
3.3.3	Settling Limit Guideline.....	40
4.0	Thermal Specifications and Design Considerations	41
4.1	Thermal Specifications	42
4.1.1	Thermal Diode.....	43
5.0	S.E.C.C. and S.E.C.C.2 Mechanical Specifications	44
5.1	S.E.C.C. Mechanical Specifications	44
5.2	S.E.C.C.2 Mechanical Specification.....	51

5.3	S.E.C.C.2 Structural Mechanical Specification	57
5.4	Processor Package Materials Information	59
5.5	Pentium® III Processor Signal Listing	59
5.6	Pentium® III Processor Core Pad to Substrate Via Assignments	67
5.6.1	Processor Core Pad Via Assignments	67
5.6.2	Processor Core Signal Assignments.....	68
6.0	Boxed Processor Specifications	77
6.1	Introduction	77
6.2	Fan Heatsink Mechanical Specifications.....	78
6.2.1	Boxed Processor Fan Heatsink Dimensions.....	78
6.2.2	Boxed Processor Fan Heatsink Weight.....	80
6.2.3	Boxed Processor Retention Mechanism	80
6.3	Fan Heatsink Electrical Requirements	80
6.3.1	Fan Heatsink Power Supply	80
6.4	Fan Heatsink Thermal Specifications.....	82
6.4.1	Boxed Processor Cooling Requirements	82
7.0	Pentium® III Processor Signal Description.....	83
7.1	Alphabetical Signals Reference	83
7.2	Signal Summaries	90

Figures

1	Second Level (L2) Cache Implementation	8
2	AGTL+ Bus Topology.....	11
3	Stop Clock State Machine	12
4	BSEL0 Pin Implementation Example	20
5	BCLK to Core Logic Offset.....	31
6	BCLK, PICCLK, and TCK Generic Clock Waveform.....	32
7	System Bus Valid Delay Timings	33
8	System Bus Setup and Hold Timings.....	33
9	System Bus Reset and Configuration Timings.....	34
10	Power-On Reset and Configuration Timings.....	34
11	Test Timings (TAP Connection)	35
12	Test Reset Timings	35
13	BCLK, TCK, PICCLK Generic Clock Waveform at the Processor Core Pins.....	36
14	BCLK, TCK, PICCLK Generic Clock Waveform at the Processor Edge Fingers	37
15	Low to High AGTL+ Receiver Ringback Tolerance.....	39
16	Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback	39
17	S.E.C.Cartridge — 3-Dimensional View.....	41
18	S.E.C.Cartridge 2 — Substrate View	42
19	S.E.C.C. Packaged Processor — Multiple Views	45
20	S.E.C.C. Packaged Processor — Extended Thermal Plate Side Dimensions....	45
21	S.E.C.C. Packaged Processor — Bottom View Dimensions	46
22	S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate Lug, and Cover Lug Dimensions.....	46
23	S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate, and Cover Detail Dimensions (Reference Dimensions Only)	47

24	S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment Detail Dimensions	48
25	S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment Detail Dimensions, Continued.....	49
26	S.E.C.C. Packaged Processor Substrate — Edge Finger Contact Dimensions	49
27	S.E.C.C. Packaged Processor Substrate — Edge Finger Contact Dimensions, Detail A.....	50
28	Pentium® III Processor Markings (S.E.C.C. Packaged Processor)	50
29	S.E.C.C.2 Packaged Processor — Multiple Views.....	51
30	S.E.C.C.2 Packaged Processor Assembly — Primary View	52
31	S.E.C.C.2 Packaged Processor Assembly — Cover View with Dimensions	52
32	S.E.C.C.2 Packaged Processor Assembly — Heat Sink Attach Boss Section ...	53
33	S.E.C.C.2 Packaged Processor Assembly — Side View	53
34	Detail View of Cover in the Vicinity of the Substrate Attach Features.....	54
35	S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact Dimensions	54
36	S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact Dimensions (Detail A)	55
37	S.E.C.C.2 Packaged Processor Substrate — Keep In Zones.....	55
38	S.E.C.C.2 Packaged Processor Substrate — Keep-Out Zone.....	56
39	Pentium® III Processor Markings (S.E.C.C.2 Package)	57
40	Substrate Deflection Away From Heat Sink	58
41	Substrate Deflection Toward the Heatsink.....	58
42	S.E.C.C.2 Packaged Processor Specifications	58
43	Processor Core Pad Via Assignments	67
44	Boxed Pentium® III Processor in the S.E.C.C.2 Packaging (Fan Power Cable Not Shown).....	77
45	Side View Space Requirements for the Boxed Processor with S.E.C.C.2 Packaging	78
46	Front View Space Requirements for the Boxed Processor with S.E.C.C.2 Packaging	79
47	Top View Air Space Requirements for the Boxed Processor.....	79
48	Boxed Processor Fan Heatsink Power Cable Connector Description.....	81
49	Recommended Baseboard Power Header Placement Relative to Fan Power Connector and Pentium® III Processor	81

Tables

1	Related Documents.....	9
2	Voltage Identification Definition	17
3	System Bus Signal Groups	19
4	Absolute Maximum Ratings.....	21
5	Voltage and Current Specifications	22
6	AGTL+ Signal Groups DC Specifications.....	24
7	Non-AGTL+ Signal Group DC Specifications.....	24
8	AGTL+ Bus Specifications	25
9	System Bus AC Specifications (Clock) at the Processor Edge Fingers	26
10	System Bus AC Specifications (Clock) at Processor Core Pins.....	26
11	Valid System Bus, Core Frequency, and Cache Bus Frequencies	27
12	System Bus AC Specifications (AGTL+ Signal Group) at the Processor Edge Fingers.....	27



13	System Bus AC Specifications (AGTL+ Signal Group) at the Processor Core Pins	27
14	System Bus AC Specifications (CMOS Signal Group) at the Processor Edge Fingers.....	28
15	System Bus AC Specifications (CMOS Signal Group) at the Processor Core Pins	28
16	System Bus AC Specifications (Reset Conditions)	29
17	System Bus AC Specifications (APIC Clock and APIC I/O) at the Processor Edge Fingers.....	29
18	System Bus AC Specifications (APIC Clock and APIC I/O) at the Processor Core Pins	30
19	System Bus AC Specifications (TAP Connection) at the Processor Edge Fingers.....	30
20	System Bus AC Specifications (TAP Connection) at the Processor Core Pins	31
21	BCLK Signal Quality Specifications for Simulation at the Processor Core	36
22	BCLK Signal Quality Guidelines for Edge Finger Measurement.....	37
23	AGTL+ Signal Groups Ringback Tolerance Specifications at the Processor Core	38
24	AGTL+ Signal Groups Ringback Tolerance Guidelines for Edge Finger Measurement	38
25	Signal Ringback Specifications for Non-AGTL+ Signal Simulation at the Processor Core	40
26	Signal Ringback Guidelines for Non-AGTL+ Signal Edge Finger Measurement	40
27	Thermal Specifications for S.E.C.C. Packaged Processors.....	42
28	Thermal Specifications for S.E.C.C.2 Packaged Processors.....	43
29	Thermal Diode Parameters	44
30	Thermal Diode Interface.....	44
31	Description Table for Processor Markings (S.E.C.C. Packaged Processor).....	51
32	Description Table for Processor Markings (S.E.C.C.2 Packaged Processor).....	57
33	S.E.C.C.2 Pressure Specifications.....	59
34	S.E.C.C. Materials.....	59
35	S.E.C.C.2 Materials.....	59
36	Signal Listing in Order by Pin Number	60
37	Signal Listing in Order by Signal Name	63
38	Via Listing in Order by Signal Name	68
39	Via Listing in Order by Via Location	72
40	Boxed Processor Fan Heatsink Spatial Dimensions.....	79
41	Fan Heatsink Power and Signal Specifications.....	81
42	Baseboard Fan Power Connector Location	82
43	Signal Description	83
44	Output Signals.....	90
45	Input Signals	91
46	Input/Output Signals (Single Driver).....	92
47	Input/Output Signals (Multiple Driver)	92

1.0 Introduction

The Pentium® III processor is next in the Intel IA-32 processor line. The Pentium III processor, like the Pentium® II processor, implements a Dynamic Execution microarchitecture—a unique combination of multiple branch prediction, data flow analysis, and speculative execution. This enables these processors to deliver higher performance than the Pentium processor, while maintaining binary compatibility with all previous Intel Architecture processors. The Pentium III processor also executes MMX technology instructions for enhanced media and communication performance just as its predecessor, the Pentium III processor. The Pentium III processor executes Streaming SIMD Extensions for enhanced floating point and 3-D application performance. In addition, the Pentium III processor extends the concept of processor identification with the addition of a processor serial number. Refer to the *Intel Processor Serial Number* (Order Number 245119) for more detailed information. The Pentium III processor utilizes multiple low-power states such as AutoHALT, Stop-Grant, Sleep, and Deep Sleep to conserve power during idle times.


The Pentium III processor utilizes the same multiprocessing system bus technology as the Pentium II processor. This allows for a higher level of performance for both uni-processor and two-way multiprocessor (2-way MP) systems. Memory is cacheable for 4 GB of addressable memory space, allowing significant headroom for desktop systems. Refer to the S-spec number table in the *Pentium® III Processor Specification Update* (Order Number 244453) to determine the cacheability for a given processor.

The Pentium III processor system bus operates in the same manner as the Pentium II processor system bus. The Pentium II processor system bus uses a variant of GTL+ signaling technology called Assisted Gunning Transceiver Logic (AGTL+) signaling technology. The Pentium III processor uses commercially available parts for the second level (L2) cache. The L2 cache is composed of a TagRAM and burst pipelined synchronous static RAM (BSRAM) memories and are implemented with multiple die. Transfer rates between a Pentium III processor's core and L2 cache are at one-half the processor core clock frequency and scale with the processor core frequency. Both the TagRAM and BSRAM receive clocked data directly from the Pentium III processor core. As with the Pentium II processor, the Pentium III processor has a dedicated L2 cache bus, thus maintaining the dual independent bus architecture to deliver high bus bandwidth and high performance (see Figure 1).

Pentium III processor offer either Single Edge Contact Cartridge (S.E.C.C.) or Single Edge Contact Cartridge 2 (S.E.C.C.2) package technology. These package technologies allow the L2 cache to remain tightly coupled to the processor, while enabling use of high volume commercial BSRAM components. The L2 cache is performance optimized and tested at the package level. The S.E.C.C. and S.E.C.C.2 packages utilize surface mounted technology and a substrate with an edge finger connection.

The S.E.C.C. package has the following features: an extended thermal plate, a cover, and a substrate with an edge finger connection. The extended thermal plate allows heatsink attachment or customized thermal solutions. The S.E.C.C.2 package has a cover and a substrate with an edge finger connection. This allows the thermal solutions to be placed directly onto the processor core package. The edge finger connection maintains socketability for system configuration. The edge finger connector is called the 'SC242 connector' in this and other documentation.

Figure 1. Second Level (L2) Cache Implementation



1.1 Terminology

In this document, a '#' symbol after a signal name refers to an active low signal. This means that a signal is in the active state (based on the name of the signal) when driven to a low level. For example, when FLUSH# is low, a flush has been requested. When NMI is high, a nonmaskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as *address* or *data*), the '#' symbol implies that the signal is inverted. For example, D[3:0] = 'HLHL' refers to a hex 'A', and D[3:0]# = 'LHLH' also refers to a hex 'A' (H= High logic level, L= Low logic level).

The term "system bus" refers to the interface between the processor, system core logic (a.k.a. the AGPset components), and other bus agents. The system bus is a multiprocessing interface to processors, memory, and I/O. The term "cache bus" refers to the interface between the processor and the L2 cache components (TagRAM and BSRAMs). The cache bus does NOT connect to the system bus, and is not visible to other agents on the system bus.

1.1.1 S.E.C.C.2 and S.E.C.C. Packaged Processor Terminology

The following terms are used often in this document and are explained here for clarification:

- **Pentium III processor**—The entire product including internal components, substrate, cover and in S.E.C.C. packaged processors, an extended thermal plate.
- **S.E.C.C.**—The processor package technology called "Single Edge Contact Cartridge."
- **S.E.C.C.2**—The follow-on to S.E.C.C. processor package technology. This differs from its predecessor in that it has no extended thermal plate, thus reducing thermal resistance.
- **Processor substrate**—The FR4 board on which components are mounted inside the S.E.C.C. or S.E.C.C.2 packaged processor (with or without components attached).
- **Processor core**—The processor's execution engine.
- **Extended Thermal Plate**—This S.E.C.C. package feature is the surface used to attach a heatsink or other thermal solution to the processor.
- **Cover**—The plastic casing that covers the backside of the substrate.
- **Latch arms**—An S.E.C.C. package feature which can be used as a means for securing the processor in a retention mechanism.
- **OLGA** - Organic Land Grid Array. This package technology permits attaching the heatsink directly to the die.

Additional terms referred to in this and other related documentation:

- **SC242**—The 242-contact slot connector (previously referred to as Slot 1 connector) that the S.E.C.C. and S.E.C.C.2 plug into, just as the Pentium® Pro processor uses Socket 8.
- **Retention mechanism**—A mechanical piece which holds the S.E.C.C. or S.E.C.C.2 packaged processor in the SC242 connector.
- **Heatsink support**—The support pieces that are mounted on the baseboard to provide added support for heatsinks.
- **Keep-out zone**—The area on or near an S.E.C.C.2 packaged processor substrate that systems designs can not utilize.
- **Keep-in zone**—The area of the center of an S.E.C.C.2 packaged processor substrate that thermal solutions may utilize.

The L2 cache, TagRAM and BSRAM die, are industry designated names.

1.2 Related Documents

The reader of this specification should also be familiar with material and concepts in the documents listed in Table 1. These documents, and a complete list of Pentium III processor reference material, can be found on the Intel Developers' Insight web site located at <http://developer.intel.com>.

Table 1. Related Documents (Sheet 1 of 2)

Document	Intel Order Number
AP-485, <i>Intel® Processor Identification and the CPUID Instruction</i>	241618
AP-585, <i>Pentium® II Processor GTL+ Guidelines</i>	243330
AP-588, <i>Mechanical and Assembly Technology for S.E.C. Cartridge Processors</i>	243333
AP-589, <i>Design for EMI</i>	243334
AP-826, <i>Mechanical Assembly and Customer Manufacturing Technology for S.E.P. Packages</i>	243748
AP-902, <i>S.E.C.C.2 Heatsink Installation and Removal</i>	244454
AP-903, <i>Mechanical Assembly and Customer Manufacturing Technology for Processor in S.E.C.C.2 Packages</i>	244457
AP-905, <i>Pentium® III Processor Thermal Design Guidelines</i>	245087
AP-906, <i>100 MHz AGTL+ Layout Guidelines for the Pentium® III Processor and Intel® 440BX AGPset</i>	245086
AP-907, <i>Pentium® III Processor Power Distribution Guidelines</i>	245085
<i>Intel® Processor Serial Number</i>	245119
<i>CK97 Clock Synthesizer Design Guidelines</i>	243867

† These models are available in Viewlogic* XTK* model format (formerly known as QUAD format) at the Intel Developer's Website at <http://developer.intel.com>.

Table 1. Related Documents (Sheet 2 of 2)

Document	Intel Order Number
<i>Intel® Architecture Software Developer's Manual</i>	243193
<i>Volume I: Basic Architecture</i>	243190
<i>Volume II: Instruction Set Reference</i>	243191
<i>Volume III: System Programming Guide</i>	243192
<i>P6 Family of Processors Hardware Developer's Manual</i>	244001
<i>Pentium® II Processor at 350, 400 and 450 MHz datasheet</i>	243657
<i>Pentium® II Processor Developer's Manual</i>	243502
<i>Pentium® III Processor I/O Buffer Models</i>	†
<i>Pentium® III Processor Specification Update</i>	244453
<i>SC242 Bus Termination Card Design Guidelines</i>	243409
<i>Slot 1 Connector Specification</i>	243397
<i>VRM 8.2 DC-DC Converter Design Guidelines</i>	243773

† These models are available in Viewlogic* XTK* model format (formerly known as QUAD format) at the Intel Developer's Website at <http://developer.intel.com>.

2.0 Electrical Specifications

2.1 Processor System Bus and V_{REF}

Most Pentium® III processor signals use a variation of the low voltage Gunning Transceiver Logic (GTL) signaling technology.

The Pentium Pro processor system bus specification is similar to the GTL specification, but was enhanced to provide larger noise margins and reduced ringing. The improvements are accomplished by increasing the termination voltage level and controlling the edge rates. This specification is different from the GTL specification, and is referred to as GTL+. For more information on GTL+ specifications, see the GTL+ buffer specification in the *Pentium® II Processor Developer's Manual* (Order Number 243502).


The Pentium III processor varies from the Pentium Pro processor in its output buffer implementation. The buffers that drive the system bus signals on the Pentium III processor are actively driven to $V_{CC_{CORE}}$ for one clock cycle after the low to high transition to improve rise times. These signals should still be considered open-drain and require termination to a supply that provides the high signal level. Because this specification is different from the standard GTL+ specification, it is referred to as AGTL+ in this and other documentation. AGTL+ logic and GTL+ logic are compatible with each other and may both be used on the same system bus. For more information on AGTL+ routing, see AP-906, *100 MHz AGTL+ Layout Guidelines for the Pentium® III processor and Intel® 440BX AGPset* (Order Number 245086).

AGTL+ inputs use differential receivers which require a reference signal (V_{REF}). V_{REF} is used by the receivers to determine if a signal is a logical 0 or a logical 1, and is generated on the S.E.C.C. and S.E.C.C.2 packages for the processor core. Local V_{REF} copies should be generated on the baseboard for all other devices on the AGTL+ system bus. Termination (usually a resistor at each end of the

signal trace) is used to pull the bus up to the high voltage level and to control reflections on the transmission line. The processor contains termination resistors that provide termination for one end of the Pentium III processor system bus. These specifications assume another resistor at the end of each signal trace to ensure adequate signal quality for the AGTL+ signals; see Table 8 for the bus termination voltage specifications for AGTL+. Refer to the *Pentium® II Processor Developer's Manual* (Order Number 243502) for the GTL+ bus specification. Solutions exist for single-ended termination as well, though this implementation changes system design. Figure 2 is a schematic representation of AGTL+ bus topology with Pentium III processor.

The AGTL+ bus depends on incident wave switching. Therefore timing calculations for AGTL+ signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the Pentium III processor system bus including trace lengths is highly recommended when designing a system with a heavily loaded AGTL+ bus, especially for systems using a single set of termination resistors (i.e., those on the processor substrate). Such designs will not match the solution space allowed for by installation of termination resistors on the baseboard. See Intel's Developers' Website (<http://developer.intel.com>) to download the *Pentium® III Processor I/O Buffer Models, Viewlogic* XTK* model format* (formerly known as QUAD format).


Figure 2. AGTL+ Bus Topology



2.2 Clock Control and Low Power States

Pentium III processor allow the use of AutoHALT, Stop-Grant, Sleep, and Deep Sleep states to reduce power consumption by stopping the clock to internal sections of the processor, depending on each particular state. See Figure 3 for a visual representation of the Pentium III processor low power states.

Figure 3. Stop Clock State Machine



For the processor to fully realize the low current consumption of the Stop-Grant, Sleep, and Deep Sleep states, a Model Specific Register (MSR) bit must be set. For the MSR at 02AH (Hex), bit 26 must be set to a '1' (this is the power on default setting) for the processor to stop all internal clocks during these modes. For more information, see the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide* (Order Number 243192).

Due to the inability of processors to recognize bus transactions during the Sleep and Deep Sleep states, 2-way MP systems are not allowed to have one processor in Sleep/Deep Sleep state and the other processor in Normal or Stop-Grant state simultaneously.

2.2.1 Normal State—State 1

This is the normal operating state for the processor.

2.2.2 AutoHALT Powerdown State—State 2

AutoHALT is a low power state entered when the processor executes the HALT instruction. The processor will transition to the Normal state upon the occurrence of SMI#, BINIT#, INIT#, or LINT[1:0] (NMI, INTR). RESET# will cause the processor to immediately initialize itself.

The return from a System Management Interrupt (SMI) handler can be to either Normal Mode or the AutoHALT Power Down state. See the *Intel Architecture Software Developer's Manual, Volume III: System Programmer's Guide* (Order Number 243192) for more information.

FLUSH# will be serviced during the AutoHALT state, and the processor will return to the AutoHALT state.

The system can generate a STPCLK# while the processor is in the AutoHALT Power Down state. When the system deasserts the STPCLK# interrupt, the processor will return execution to the HALT state.

2.2.3 Stop-Grant State—State 3

The Stop-Grant state on the processor is entered when the STPCLK# signal is asserted.

Since the AGTL+ signal pins receive power from the system bus, these pins should not be driven (allowing the level to return to V_{TT}) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the system bus should be driven to the inactive state.

BINIT# and FLUSH# will not be serviced during Stop-Grant state.

RESET# will cause the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the STPCLK# signal.

A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on the system bus (see Section 2.2.4). A transition to the Sleep state (see Section 2.2.5) will occur with the assertion of the SLP# signal.

While in Stop-Grant State, SMI#, INIT#, and LINT[1:0] will be latched by the processor, and only serviced when the processor returns to the Normal state. Only one occurrence of each event will be recognized and serviced upon return to the Normal state.

2.2.4 HALT/Grant Snoop State—State 4

The processor will respond to snoop transactions on the Pentium III processor system bus while in Stop-Grant state or in AutoHALT Power Down state. During a snoop transaction, the processor enters the HALT/Grant Snoop state. The processor will stay in this state until the snoop on the Pentium III processor system bus has been serviced (whether by the processor or another agent on the Pentium III processor system bus). After the snoop is serviced, the processor will return to the Stop-Grant state or AutoHALT Power Down state, as appropriate.

2.2.5 Sleep State—State 5

The Sleep state is a very low power state in which the processor maintains its context, maintains the phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can only be entered from the Stop-Grant state. Once in the Stop-Grant state, the SLP# pin can be asserted, causing the processor to enter the Sleep state. The SLP# pin is not recognized in the Normal or AutoHALT states.

Snoop events that occur while in Sleep State or during a transition into or out of Sleep state will cause unpredictable behavior.

In the Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals (with the exception of SLP# or RESET#) are allowed on the system bus while the processor is in Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

If RESET# is driven active while the processor is in the Sleep state, and held active as specified in the RESET# pin specification, then the processor will reset itself, ignoring the transition through Stop-Grant State. If RESET# is driven active while the processor is in the Sleep State, the SLP# and STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the processor correctly executes the Reset sequence.

While in the Sleep state, the processor is capable of entering its lowest power state, the Deep Sleep state, by stopping the BCLK input (see Section 2.2.6). Once in the Sleep or Deep Sleep states, the SLP# pin can be deasserted if another asynchronous system bus event occurs. The SLP# pin has a minimum assertion of one BCLK period.

2.2.6 Deep Sleep State—State 6

The Deep Sleep state is the lowest power state the processor can enter while maintaining context. The Deep Sleep state is entered by stopping the BCLK input (after the Sleep state was entered from the assertion of the SLP# pin). The processor is in Deep Sleep state immediately after BCLK is stopped. It is recommended that the BCLK input be held low during the Deep Sleep State. Stopping of the BCLK input lowers the overall current consumption to leakage levels.

To re-enter the Sleep state, the BCLK input must be restarted. A period of 1 ms (to allow for PLL stabilization) must occur before the processor can be considered to be in the Sleep state. Once in the Sleep state, the SLP# pin can be deasserted to re-enter the Stop-Grant state.

While in Deep Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals are allowed on the system bus while the processor is in Deep Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

2.2.7 Clock Control

The processor provides the clock signal to the L2 cache. During AutoHALT Power Down and Stop-Grant states, the processor will process a system bus snoop. The processor will not stop the clock to the L2 cache during AutoHALT Power Down or Stop-Grant states. Entrance into the Halt/Grant Snoop state will allow the L2 cache to be snooped, similar to the Normal state.

When the processor is in Sleep and Deep Sleep states, it will not respond to interrupts or snoop transactions. During the Sleep state, the clock to the L2 cache is not stopped. During the Deep Sleep state, the clock to the L2 cache is stopped. The clock to the L2 cache will be restarted only after the internal clocking mechanism for the processor is stable (i.e., the processor has re-entered Sleep state).

PICCLK should not be removed during the AutoHALT Power Down or Stop-Grant states. PICCLK can be removed during the Sleep or Deep Sleep states. When transitioning from the Deep Sleep state to the Sleep state, PICCLK must be restarted with BCLK.

2.3 Power and Ground Pins

The operating voltage of the processor die and of the L2 cache die differ from each other. There are two groups of power inputs on the Pentium III processor package to support this voltage difference between the components in the package. There are also five pins defined on the package for voltage identification (VID). These pins specify the voltage required by the processor core. These have been added to cleanly support voltage specification variations on current and future Pentium III processor.

For clean on-chip power distribution, Pentium III processor have 27 V_{CC} (power) and 30 V_{SS} (ground) inputs. The 27 V_{CC} pins are further divided to provide the different voltage levels to the components. $V_{CC_{CORE}}$ inputs for the processor core and some L2 cache components account for 19 of the V_{CC} pins, while 4 V_{TT} inputs (1.5 V) are used to provide an AGTL+ termination voltage to the processor and 3 $V_{CC_{L2}}$ inputs (3.3 V) are for use by the L2 cache TagRAM and BSRAMs. One V_{CC_3} pin is provided for use by test equipment and tools. V_{CC_3} , $V_{CC_{L2}}$, and $V_{CC_{CORE}}$ must remain electrically separated from each other. On the circuit board, all $V_{CC_{CORE}}$ pins must be connected to a voltage island and all $V_{CC_{L2}}$ pins must be connected to a separate voltage island (an island is a portion of a power plane that has been divided, or an entire plane). Similarly, all V_{SS} pins must be connected to a system ground plane.

2.4 Decoupling Guidelines

Due to the large number of transistors and high internal clock speeds, the processor is capable of generating large average current swings between low and full power states. This causes voltages on power planes to sag below their nominal values if bulk decoupling is not adequate. Care must be taken in the board design to ensure that the voltage provided to the processor remains within the specifications listed in Table 5. Failure to do so can result in timing violations or a reduced lifetime of the component.

2.4.1 Processor $V_{CC_{CORE}}$ Decoupling

Regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR) and keep an interconnect resistance from the regulator (or VRM pins) to the SC242 connector of less than 0.3 m Ω . This can be accomplished by keeping a maximum distance of 1.0 inches between the regulator output and SC242 connector. The recommended $V_{CC_{CORE}}$ interconnect is a 2.0 inch wide by 1.0 inch long (maximum distance between the SC242 connector and the VRM connector) plane segment with a 1-ounce plating. Bulk decoupling for the large current swings when the part is powering on, or entering/exiting low power states, is provided on the voltage regulation module (VRM). If using Intel's enabled VRM solutions see developer.intel.com for the specification and a

list of qualified vendors. The $V_{CC_{CORE}}$ input should be capable of delivering a recommended minimum $dI_{CC_{CORE}}/dt$ (defined in Table 5) while maintaining the required tolerances (also defined in Table 5).

2.4.2 Processor System Bus AGTL+ Decoupling

The Pentium III processor contains high frequency decoupling capacitance on the processor substrate; bulk decoupling must be provided for by the system baseboard for proper AGTL+ bus operation. See AP-906, *100 MHz AGTL+ Layout Guidelines for the Pentium® III Processor and Intel® 440BX AGPset* (Order Number 245086), AP-907, *Pentium® III Processor Power Distribution Guidelines* (Order Number 245085), and the GTL+ buffer specification in the *Pentium® II Processor Developer's Manual* (Order Number 243502) for more information.

2.5 Processor System Bus Clock and Processor Clocking

The BCLK input directly controls the operating speed of the Pentium III processor system bus interface. All Pentium III processor system bus timing parameters are specified with respect to the rising edge of the BCLK input. See the *P6 Family of Processors Hardware Developer's Manual* (Order Number 244001) for further details.

2.5.1 Mixing Processors of Different Frequencies

In 2-way MP systems, mixing processors of different internal clock frequencies is not supported and has not been validated by Intel. Pentium III processor do not support a variable multiplier ratio; therefore, adjusting the ratio setting to a common clock frequency is not valid. However, mixing processors of the same frequency but of different steppings is supported.

2.6 Voltage Identification

There are five voltage identification pins on the SC242 connector. These pins can be used to support automatic selection of power supply voltages. These pins are not signals, but are either an open circuit or a short circuit to V_{SS} on the processor. The combination of opens and shorts defines the voltage required by the processor core. The VID pins are needed to cleanly support voltage specification variations on current and future Pentium III processor. VID[4:0] are defined in Table 2. A '1' in this table refers to an open pin and a '0' refers to a short to ground. The power supply must supply the voltage that is requested or disable itself.

To ensure a system is ready for current and future Pentium III processor, the range of values in **bold** in Table 2 should be supported. A smaller range will risk the ability of the system to migrate to a higher performance Pentium III processor and/or maintain compatibility with current Pentium III processor.

Table 2. Voltage Identification Definition

Processor Pins ¹					
VID4	VID3	VID2	VID1	VID0	V _{CC} _{CORE} ²
01111 - 00110					Reserved
0	0	1	0	1	1.80
0	0	1	0	0	1.85
0	0	0	1	1	1.90
0	0	0	1	0	1.95
0	0	0	0	1	2.00
0	0	0	0	0	2.05
1	1	1	1	1	No Core
1	1	1	1	0	2.1
1	1	1	0	1	2.2
1	1	1	0	0	2.3
1	1	0	1	1	2.4
1	1	0	1	0	2.5
1	1	0	0	1	2.6
1	1	0	0	0	2.7
1	0	1	1	1	2.8
1	0	1	1	0	2.9
1	0	1	0	1	3.0
1	0	1	0	0	3.1
1	0	0	1	1	3.2
1	0	0	1	0	3.3
1	0	0	0	1	3.4
1	0	0	0	0	3.5

NOTES:

- 0 = Processor pin connected to V_{SS}.
1 = Open on processor; may be pulled up to TTL V_{IH} on baseboard.
- To ensure a system is ready for the Pentium III processor, the values in **BOLD** in Table 2 should be supported.

Note that the '11111' (all opens) ID can be used to detect the absence of a processor core in a given connector as long as the power supply used does not affect these lines. Detection logic and pull-ups should not affect VID inputs at the power source (see Section 7.0).

The VID pins should be pulled up to a TTL-compatible level with external resistors to the power source of the regulator only if required by the regulator or external logic monitoring the VID[4:0] signals. The power source chosen must be guaranteed to be stable whenever the supply to the voltage regulator is stable. This will prevent the possibility of the processor supply going above the specified V_{CC}_{CORE} in the event of a failure in the supply for the VID lines. In the case of a DC-to-DC converter, this can be accomplished by using the input voltage to the converter for the VID line pull-ups. A resistor of greater than or equal to 10 kΩ may be used to connect the VID signals to the converter input. Note that no changes have been made to the physical connector between the Intel-enabled VRM 8.1 and VRM 8.2 specifications, though pin definitions have changed.

2.7 Processor System Bus Unused Pins

All RESERVED pins must remain unconnected. Connection of these pins to $V_{CC_{CORE}}$, $V_{CC_{L2}}$, V_{SS} , or to any other signal (including each other) can result in component malfunction or incompatibility with future Pentium III processor. See Section 5.5 for a pin listing of the processor and the location of each RESERVED pin.

All TESTHI pins must be connected to 2.5 V via a 100 k Ω pull-up resistor.

PICCLK must be driven with a valid clock input and the PICD[1:0] lines must be pulled-up to 2.5 V even when the APIC will not be used. A separate pull-up resistor must be provided for each APIC data line.

For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused AGTL+ inputs should be left as no connects; AGTL+ termination is provided on the processor. Unused active low CMOS inputs should be connected through a resistor to 2.5 V. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs can be left unconnected. A resistor must be used when tying bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will also allow for system testability. For unused pins, it is suggested that ~10 k Ω resistors be used for pull-ups (except for PICD[1:0] discussed above), and ~1 k Ω resistors be used as pull-downs.

2.8 Processor System Bus Signal Groups

In order to simplify the following discussion, the Pentium III processor system bus signals have been combined into groups by buffer type. All Pentium III processor system bus outputs are open drain and require a high-level source provided externally by the termination or pull-up resistor. However, the Pentium III processor includes on cartridge termination.

AGTL+ input signals have differential input buffers, which use V_{REF} as a reference signal. AGTL+ output signals require termination to 1.5 V. In this document, the term “AGTL+ Input” refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, “AGTL+ Output” refers to the AGTL+ output group as well as the AGTL+ I/O group when driving.

EMI pins may be connected to baseboard ground and/or to chassis ground through zero ohm (0Ω) resistors. The 0Ω resistors should be placed in close proximity to the SC242 connector. The path to chassis ground should be short in length and have a low impedance.

The CMOS, Clock, APIC, and TAP inputs can each be driven from ground to 2.5 V. The CMOS, APIC, and TAP outputs are open drain and should be pulled high to 2.5 V. This ensures not only correct operation for current Pentium III processor, but compatibility with future Pentium III processor as well.

The groups and the signals contained within each group are shown in Table 3. Refer to Section 7.0 for a description of these signals.

Table 3. System Bus Signal Groups

Group Name	Signals
AGTL+ Input	BPRI#, BR1#, DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
AGTL+ Output	PRDY#
AGTL+ I/O	A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#, BPM[1:0]#, BR0# ¹ , D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, HIT#, HITM#, LOCK#, REQ[4:0]#, RP#
CMOS Input ⁵	A20M#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, PWRGOOD ² , SMI#, SLP# ³ , STPCLK#
CMOS Output ⁵	FERR#, IERR#, THERMTRIP# ⁴
System Bus Clock	BCLK
APIC Clock	PICCLK
APIC I/O ⁵	PICD[1:0]
TAP Input ⁵	TCK, TDI, TMS, TRST#
TAP Output ⁵	TDO
Power/Other ⁶	VCC _{CORE} , VCC _{L2} , VCC ₅ , VID[4:0], VTT, Vss, SLOTOCC#, THERMDP, THERMDN, BSEL[1:0], EMI, TESTHI, Reserved

NOTES:

1. The BR0# pin is the only BREQ# signal that is bidirectional. The internal BREQ# signals are mapped onto BR# pins after the agent ID is determined. See Section 7.0 for more information.
2. See Section 7.0 for information on the PWRGOOD signal.
3. See Section 7.0 for information on the SLP# signal.
4. See Section 7.0 for information on the THERMTRIP# signal.
5. These signals are specified for 2.5 V operation.
6. VCC_{CORE} is the power supply for the processor core.
VCC_{L2} is the power supply for the L2 cache component core logic.
VID[4:0] is described in Section 2.6.
VTT is used to terminate the system bus and generate VREF on the processor substrate.
Vss is system ground.
TESTHI should be connected to 2.5 V with a 100 kΩ resistor.
VCC₅ is not connected to the Pentium III processor core. This supply is used for the test equipment and tools.
SLOTOCC# is described in Section 7.0.
BSEL[1:0] is described in Section 7.0.
EMI pins are described in Section 7.0.
THERMDP, THERMDN are described in Section 7.0.

2.8.1 Asynchronous vs. Synchronous for System Bus Signals


All AGTL+ signals are synchronous to BCLK. All of the CMOS, Clock, APIC, and TAP signals can be applied asynchronously to BCLK.

All APIC signals are synchronous to PICCLK. All TAP signals are synchronous to TCK.

BSEL0 signal (also known as 100/66#) is used to select the system bus frequency for the Pentium III processor(s). A logic low will select a 66 MHz host bus frequency and a logic high will select a 100 MHz host bus frequency. The frequency is determined by the processor(s). All system bus agents must operate at the same frequency in a 2-way MP Pentium III processor configuration. In a 2-way MP system design, the BSEL0 signal must be connected to the BSEL0 pins of both Pentium III processor. The Pentium III processor operates at a 100 MHz system bus frequency; 66 MHz system bus operation is not supported.

On baseboards which support operation at either 66 or 100 MHz, this signal must be pulled up to 3.3V with a 200Ω resistor (as shown in Figure 4 below) and provided as a frequency selection signal to the clock driver/synthesizer. Refer to the CK97 Clock Synthesizer Design Guidelines (Order Number 243867) for more details. This signal can also be incorporated into RESET# logic on the baseboard if only 100 MHz operation is supported (thus forcing the RESET# signal to remain active as long as the BSEL0 signal is low).

Figure 4. BSEL0 Pin Implementation Example



2.9 Test Access Port (TAP) Connection

Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is recommended that the Pentium III processor be first in the TAP chain and followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting a 2.5 V input. Similar considerations must be made for TCK, TMS, and TRST#. Two copies of each signal may be required with each driving a different voltage level.

The Debug Port should be placed at the start and end of the TAP chain with the TDI of the first component coming from the Debug Port and the TDO from the last component going to the Debug Port. In a 2-way MP system, be cautious when including an empty SC242 connector in the scan chain. All connectors in the scan chain must have a processor installed to complete the chain or the system must support a method to bypass the empty connectors; SC242 terminator substrates should not connect TDI to TDO in order to avoid placing the TDO pull-up resistors in parallel. See *Slot 1 Bus Terminator Card Design Guidelines* (Order Number 243409) for more details.

2.10 Maximum Ratings

Table 4 contains Pentium III processor stress ratings only. Functional operation at the absolute maximum and minimum is not implied nor guaranteed. The processor should not receive a clock while subjected to these conditions. Functional operating conditions are given in the AC and DC tables in Section 2.11 and Section 2.13. Extended exposure to the maximum ratings may affect device reliability. Furthermore, although the processor contains protective circuitry to resist damage from static electric discharge, one should always take precautions to avoid high static voltages or electric fields.

Table 4. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T _{STORAGE}	Processor storage temperature	-40	85	°C	
V _{CC(AII)}	Any processor supply voltage with respect to V _{SS}	-0.5	Operating voltage + 1.0	V	1, 2
V _{inAGTL}	AGTL+ buffer DC input voltage with respect to V _{SS}	-0.3	V _{CCCORE} + 0.7	V	
V _{inCMOS}	CMOS buffer DC input voltage with respect to V _{SS}	-0.3	3.3	V	3
I _{VID}	Max VID pin current		5	mA	
I _{SLOT0CC}	Max SLOTOCC# pin current		5	mA	
Mech Max Latch Arms	Mechanical integrity of latch arms		50	Cycles	4, 7
Mech Max Edge Fingers	Mechanical integrity of processor edge fingers		50	Insertions/Extractions	5, 6

NOTES:

1. Operating voltage is the voltage to which the component is designed to operate. See Table 5.
2. This rating applies to the V_{CCCORE}, V_{CC_{L2}}, V_{CC₅}, and any input (except as noted below) to the processor.
3. Parameter applies to CMOS, APIC, and TAP bus signal groups only.
4. The mechanical integrity of the latch arms is specified to last a maximum of 50 cycles.
5. The electrical and mechanical integrity of the processor edge fingers are specified to last for 50 insertion/extraction cycles.
6. While insertion/extraction cycling above 50 insertions will cause an increase in the contact resistance (above 0.1Ω) and a degradation in the material integrity of the edge finger gold plating, it is possible to have processor functionality above the specified limit. The actual number of insertions before processor failure will vary based upon system configuration and environmental conditions.
7. This specification only applies to S.E.C.C. packaged processors.

2.11 Processor DC Specifications

The processor DC specifications in this section are defined at the Pentium III processor edge fingers and at the SC242 connector pins. See Section 7.0 for the processor edge finger signal definitions and Section 5.0 for the signal listing.

Most of the signals on the Pentium III processor system bus are in the AGTL+ signal group. These signals are specified to be terminated to 1.5 V. The DC specifications for these signals are listed in Table 6.

To allow connection with other devices, the Clock, CMOS, APIC, and TAP signals are designed to interface at non-AGTL+ levels. The DC specifications for these pins are listed in Table 7.

Table 5 through Table 8 list the DC specifications for Pentium III processor. Specifications are valid only while meeting specifications for case temperature, clock frequency, and input voltages. Care should be taken to read all notes associated with each parameter.

Table 5. Voltage and Current Specifications (Sheet 1 of 2)

Symbol	Parameter	Core Freq	Min	Typ	Max	Unit	Notes ¹
V _{CC} CORE	Vcc for processor core			2.00		V	2, 3, 4, 5
V _{CC} L2	Vcc for second level cache		3.135	3.3	3.465	V	3.3 V ±5% ⁹
V _{TT}	AGTL+ bus termination voltage		1.365	1.50	1.635	V	1.5 ±9% ⁶
Baseboard Tolerance, Static	Processor core voltage static tolerance level at SC242 pins		-0.070		0.070	V	2, 7
Baseboard Tolerance, Transient	Processor core voltage transient tolerance level at SC242 pins		-0.140		0.140	V	2, 7
V _{CC} CORE Tolerance, Static	Processor core voltage static tolerance level at edge fingers		-0.085		0.085	V	2, 8
V _{CC} CORE Tolerance, Transient	Processor core voltage transient tolerance level at edge fingers		-0.170		0.170	V	2, 8
I _{CC} CORE	Icc for processor core	450 MHz 500 MHz 550 MHz			14.5 16.1 17.0	A A A	2, 3, 10, 11 2, 3, 10, 11 2, 3, 10, 11
I _{CC} L2	Icc for second level cache	450 MHz 500 MHz 550 MHz			1.08 1.21 1.33	A A A	2, 9, 10 2, 9, 10 2, 9, 10
I _{VTT}	Termination voltage supply current				2.7	A	12
I _{SGnt}	Icc Stop-Grant for processor core	450 MHz 500 MHz 550 MHz			1.2 1.4 1.54	A A A	2, 10, 13 2, 10, 13 2, 10, 13
I _{SGrL2}	Icc Stop-Grant for second level cache				0.1	A	2, 9, 10
I _{SLP}	Icc Sleep for processor core	450 MHz 500 MHz 550 MHz			0.80 0.90 1.00	A A A	2, 10 2, 10 2, 10
I _{SLPL2}	Icc Sleep for second level cache				0.1	A	2, 9, 10
I _{DSL} P	Icc Deep Sleep for processor core	450 MHz 500 MHz 550 MHz			0.50 0.50 1.00	A A A	2, 9, 10
I _{DSL} PL2	Icc Deep Sleep for second level cache				0.1	A	2, 9, 10
dI _{CC} CORE/dt	Power supply current slew rate				20	A/μs	2, 14, 15, 16
dI _{CC} L2/dt	L2 cache power supply current slew rate				1	A/μs	14, 15, 16

Table 5. Voltage and Current Specifications (Sheet 2 of 2)

Symbol	Parameter	Core Freq	Min	Typ	Max	Unit	Notes ¹
$dI_{CC_{V_{TT}}}/dt$	Termination current slew rate				8	A/ μ s	See Table 8 ^{14, 15}
V _{CC5}	5 V supply voltage		4.75	5.00	5.25	V	5 V \pm 5% ^{16, 17}
I _{CC5}	I _{CC} for 5 V supply voltage			1.0		A	17

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. This specification applies to Pentium III processors. For baseboard compatibility information on Pentium II processors, refer to the *Pentium® II Processor at 350, 400 and 450 MHz* datasheet (Order Number 243657).
3. V_{CC_{CORE}} and I_{CC_{CORE}} supply the processor core and the TagRAM and BSRAM I/O buffers.
4. A variable voltage source should exist on all systems in the event that a different voltage is required. See Section 2.6 and Table 1 for more information.
5. Use the Typical Voltage specification with the Tolerance specifications to provide correct voltage regulation to the processor.
6. V_{TT} must be held to 1.5 V \pm 9%. It is recommended that V_{TT} be held to 1.5 V \pm 3% while the Pentium III processor system bus is idle. This is measured at the processor edge fingers.
7. These are the tolerance requirements, across a 20 MHz bandwidth, at the SC242 connector pin on the bottom side of the baseboard. The requirements at the SC242 connector pins account for voltage drops (and impedance discontinuities) across the connector, processor edge fingers, and to the processor core. V_{CC_{CORE}} must return to within the static voltage specification within 100 μ s after a transient event; see the *VRM 8.2 DC-DC Converter Design Guidelines* (Order Number 243773) for further details.
8. These are the tolerance requirements, across a 20 MHz bandwidth, at the processor edge fingers. The requirements at the processor edge fingers account for voltage drops (and impedance discontinuities) at the processor edge fingers and to the processor core. V_{CC_{CORE}} must return to within the static voltage specification within 100 μ s after a transient event.
9. V_{CC_{L2}} and I_{CC_{L2}} supply the second level cache. Unless otherwise noted, this specification applies to all Pentium III processor cache sizes. Systems should be designed for these specifications, even if a smaller cache size is used.
10. Max I_{CC} measurements are measured at V_{CC} max voltage, 95 °C \pm 2 °C, under maximum signal loading conditions. The Max I_{CC} currents specified do not occur simultaneously under the stress measurement condition.
11. Voltage regulators may be designed with a minimum equivalent internal resistance to ensure that the output voltage, at maximum current output, is no greater than the nominal (i.e., typical) voltage level of V_{CC_{CORE}} (V_{CC_{CORE}}_{TYP}). In this case, the maximum current level for the regulator, I_{CC_{CORE}}_{REG}, can be reduced from the specified maximum current I_{CC_{CORE}}_{MAX} and is calculated by the equation:

$$I_{CC_{CORE_REG}} = I_{CC_{CORE_MAX}} \times V_{CC_{CORE_TYP}} / (V_{CC_{CORE_TYP}} + V_{CC_{CORE}} \text{ Tolerance, Transient})$$

12. The current specified is the current required for a single Pentium III processor. A similar amount of current is drawn through the termination resistors on the opposite end of the AGTL+ bus, unless single-ended termination is used (see Section 2.1).
13. The current specified is also for AutoHALT state.
14. Maximum values are specified by design/characterization at nominal V_{CC_{CORE}} and nominal V_{CC_{L2}}.
15. Based on simulation and averaged over the duration of any change in current. Use to compute the maximum inductance tolerable and reaction time of the voltage regulator. This parameter is not tested.
16. dI_{CC}/dt specifications are measured and specified at the SC242 connector pins.
17. V_{CC₅} and I_{CC₅} are not used by the Pentium III processors. The V_{CC₅} supply is used for the test equipment and tools.

Table 6. AGTL+ Signal Groups DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes ^{1,4,5}
V _{IL}	Input Low Voltage	-0.3	0.82	V	
V _{IH}	Input High Voltage	1.22	V _{TT}	V	2, 3
R _{on}	Buffer On Resistance		16.67	Ω	8
I _L	Leakage Current		±100	μA	6
I _{LO}	Output Leakage Current		±15	μA	7

NOTES:

1. Unless otherwise noted, all specifications in this table apply to Pentium III processor frequencies.
2. V_{IH} and V_{OH} for the Pentium III processor may experience excursions of up to 200 mV above V_{TT} for a single system bus clock. However, input signal drivers must comply with the signal quality specifications in Section 3.0.
3. Minimum and maximum V_{TT} are given in Table 8.
4. Parameter correlated to measure into a 25Ω resistor terminated to 1.5 V.
5. I_{OH} for the Pentium III processor may experience excursions of up to a 12 mA for a single bus clock.
6. (0 ≤ V_{IN} ≤ 2.0 V +5%).
7. (0 ≤ V_{OUT} ≤ 2.0 V +5%).
8. Refer to the Pentium II I/O Buffer Models for I/V characteristics.

Table 7. Non-AGTL+ Signal Group DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes ¹
V _{IL}	Input Low Voltage	-0.3	0.5	V	
V _{IH}	Input High Voltage	1.7	2.625	V	2.5 V +5% maximum
V _{OL}	Output Low Voltage		0.4	V	2
V _{OH}	Output High Voltage	N/A	2.625	V	All outputs are open-drain
I _{OL}	Output Low Current	14		mA	
I _{LI}	Input Leakage Current		±100	μA	3
I _{LO}	Output Leakage Current		±15	μA	4

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. Parameter measured at 14 mA (for use with TTL inputs).
3. (0 ≤ V_{IN} ≤ 2.5 V +5%).
4. (0 ≤ V_{OUT} ≤ 2.5 V +5%).

2.12 AGTL+ System Bus Specifications

It is recommended that the AGTL+ bus be routed in a daisy-chain fashion with termination resistors to V_{TT} at each end of the signal trace. These termination resistors are placed electrically between the ends of the signal traces and the V_{TT} voltage supply and generally are chosen to approximate the substrate impedance. The valid high and low levels are determined by the input buffers using a reference voltage called V_{REF}.

Table 8 lists the nominal specification for the AGTL+ termination voltage (V_{TT}). The AGTL+ reference voltage (V_{REF}) is generated on the processor substrate for the processor core, but should be set to 2/3 V_{TT} for other AGTL+ logic using a voltage divider on the baseboard. It is important

that the baseboard impedance be specified and held to a $\pm 15\%$ tolerance, and that the intrinsic trace capacitance for the AGTL+ signal group traces is known and well-controlled. For more details on the GTL+ buffer specification, see the *Pentium® II Processor Developer's Manual* (Order Number 243502) and AP-585, *Pentium® II Processor GTL+ Guidelines* (Order Number 243330).

Table 8. AGTL+ Bus Specifications

Symbol	Parameter	Min	Typ	Max	Units	Notes ^{1,2}
V _{TT}	Bus Termination Voltage	1.365	1.50	1.635	V	3
R _{TT}	Termination Resistor		56		Ω	4
V _{REF}	Bus Reference Voltage	.892	2/3 V _{TT}	1.112	V	5

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. Pentium II processors contain AGTL+ termination resistors at the end of each signal trace on the processor substrate. Pentium III processors generate V_{REF} on the processor substrate by using a voltage divider on V_{TT} supplied through the SC 242 connector.
3. V_{TT} must be held to 1.5 V $\pm 9\%$; dI_{CC,VTT}/dt is specified in Table 5. It is recommended that V_{TT} be held to 1.5 V $\pm 3\%$ while the Pentium III processor system bus is idle. This is measured at the processor edge fingers.
4. R_{TT} must be held within a tolerance of $\pm 5\%$
5. V_{REF} is generated on the processor substrate to be 2/3 V_{TT} $\pm 2\%$ nominally.

2.13 System Bus AC Specifications

The Pentium III processor system bus timings specified in this section are defined at the Pentium III processor edge fingers and the processor core pads. Unless otherwise specified, timings are tested at the processor core during manufacturing. Timings at the processor edge fingers are specified by design characterization. See Section 7.0 for the Pentium III processor edge connector signal definitions. See Section 5.6 for the Pentium III processor closest accessible core pad to substrate via assignment.

Table 9 through Table 20 list the AC specifications associated with the Pentium III processor system bus. These specifications are broken into the following categories: Table 9 through Table 11 contain the system bus clock core frequency and cache bus frequencies, Table 12 and Table 13 contain the AGTL+ specifications, Table 14 and Table 15 are the CMOS signal group specifications, Table 16 contains timings for the Reset conditions, Table 17 and Table 18 cover APIC bus timing, and Table 19 and Table 20 cover TAP timing. For each pair of tables, the first table contains timing specifications for measurement or simulation at the processor edge fingers. The second table contains specifications for simulation at the processor core pads.

All Pentium II processor system bus AC specifications for the AGTL+ signal group are relative to the rising edge of the BCLK input. All AGTL+ timings are referenced to V_{REF} for both '0' and '1' logic levels unless otherwise specified.

The timings specified in this section should be used in conjunction with the I/O buffer models provided by Intel. These I/O buffer models, which include package information, are available for the Pentium III processor in Viewlogic XTK model format (formerly known as QUAD format) as the *Pentium® III Processor I/O Buffer Models* on Intel's Developer's Website (<http://developer.intel.com>.) AGTL+ layout guidelines are also available in AP-906, *100 MHz AGTL+ Layout Guidelines for the Pentium® III Processor and Intel® 440BX AGPset* (Order Number 245086).

Care should be taken to read all notes associated with a particular timing parameter.

Table 9. System Bus AC Specifications (Clock) at the Processor Edge Fingers

T# Parameter	Min	Nom	Max	Unit	Figure	Notes
System Bus Frequency						These specifications will not be included in future revisions of this document. The table has been left in the revision of the document to alert readers to its upcoming removal.
T1': BCLK Period						
T1B': SC242 to Core Logic BCLK Offset						
T2': BCLK Period Stability						
T3': BCLK High Time						
T4': BCLK Low Time						
T5': BCLK Rise Time						
T6': BCLK Fall Time						

Table 10. System Bus AC Specifications (Clock) at Processor Core Pins

T# Parameter	Min	Nom	Max	Unit	Figure	Notes ^{1,2,3}
System Bus Frequency			100.00	MHz		4, 10
T1: BCLK Period	10.0			ns	6	4, 5, 10
T2: BCLK Period Stability			±250	ps	6	7, 9
T3: BCLK High Time	2.5			ns	6	@>2.0 V, 10
T4: BCLK Low Time	2.4			ns	6	@<0.5 V ^{6, 10}
T5: BCLK Rise Time	0.38		1.25	ns	6	(0.5 V–2.0 V) ^{8, 10}
T6: BCLK Fall Time	0.38		1.25	ns	6	(2.0 V–0.5 V) ^{8, 10}

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All AGTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00 V at the processor core pins.
3. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All CMOS signal timings (compatibility signals, etc.) are referenced at 1.25 V at the processor core pins.
4. The internal core clock frequency is derived from the Pentium III processor system bus clock. The system bus clock to core clock ratio is determined during initialization as described in Section 2.0. Only a 100 MHz system bus is supported. Table 11 shows the supported ratios for each processor.
5. The BCLK period allows a +0.5 ns tolerance for clock driver variation.
6. Due to the difficulty of accurately measuring clock jitter in a system, it is recommended that a clock driver be used that is designed to meet the period stability specification into a test load of 10 to 20 pF. This should be measured on the **rising edges of adjacent BCLKs crossing 1.25 V at the processor core pin**. The jitter present must be accounted for as a component of BCLK timing skew between devices.
7. The clock driver's closed loop jitter bandwidth must be set low to allow any PLL-based device to track the jitter created by the clock driver. The –20 dB attenuation point, as measured into a 10 to 20 pF load, should be less than 500 kHz. This specification may be ensured by design characterization and/or measured with a spectrum analyzer.
8. Not 100% tested. Specified by design characterization as a clock driver requirement.
9. The average period over a 1µs period of time must be greater than the minimum specified period.
10. This specification applies to the Pentium III processor with a system bus frequency of 100 MHz at 25Ω load.

Table 11. Valid System Bus, Core Frequency, and Cache Bus Frequencies

Core Frequency (MHz)	BCLK Frequency (MHz)	Frequency Multiplier	L2 Cache (MHz)
450.00	100.00	9/2	225.00
500.00	100.00	5	250.00
550.00	100.00	11/2	275.00

NOTE: Contact your local Intel representative for the latest information on processor frequencies and frequency multipliers.

Table 12. System Bus AC Specifications (AGTL+ Signal Group) at the Processor Edge Fingers

T#Parameter	Min	Max	Unit	Figure	Notes
T7': AGTL+ Output Valid Delay	These specifications will not be included in future revisions of this document. The table has been left in the revision of the document to alert readers to its upcoming removal.				
T8': AGTL+ Input Setup Time					
T9': AGTL+ Input Hold Time					
T10': RESET# Pulse Width					

Table 13. System Bus AC Specifications (AGTL+ Signal Group) at the Processor Core Pins

T# Parameter	Min	Max	Unit	Figure	Notes ^{1,2,3}
T7: AGTL+ Output Valid Delay	-0.20	3.15	ns	7	4, 10
T8: AGTL+ Input Setup Time	1.90		ns	8	5, 6, 7, 10
T9: AGTL+ Input Hold Time	0.85		ns	8	8 ¹⁰
T10: RESET# Pulse Width	1.00		ms	10	6, 9

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. These specifications are tested during manufacturing.
3. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25 V at the processor core pin. All AGTL+ signal timings (compatibility signals, etc.) are referenced at 1.00 V at the processor core pins.
4. Valid delay timings for these signals are specified into 25Ω to 1.5 V and with VREF at 1.0 V.
5. A minimum of 3 clocks must be guaranteed between two active-to-inactive transitions of TRDY#.
6. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously. For 2-way MP systems, RESET# should be synchronous.
7. Specification is for a minimum 0.40 V swing.
8. Specification is for a maximum 1.0 V swing.
9. This should be measured after V_{CC(CORE)}, V_{CCL2}, and BCLK become stable.
10. This specification applies to the Pentium III processor with a system bus frequency of 100 MHz at 25Ω load.

Table 14. System Bus AC Specifications (CMOS Signal Group) at the Processor Edge Fingers

T# Parameter	Min	Max	Unit	Figure	Notes
T11: CMOS Output Valid Delay					These specifications will not be included in future revisions of this document. The table has been left in the revision of the document to alert readers to its upcoming removal.
T12: CMOS Input Setup Time					
T13: CMOS Input Hold Time					
T14: CMOS Input Pulse Width, except PWRGOOD					
T15: PWRGOOD Inactive Pulse Width					

Table 15. System Bus AC Specifications (CMOS Signal Group) at the Processor Core Pins

T# Parameter	Min	Max	Unit	Figure	Notes ^{1,2,3,4}
T11: CMOS Output Valid Delay	0.00	8.00	ns	7	5
T12: CMOS Input Setup Time	4.00		ns	8	6, 7
T13: CMOS Input Hold Time	1.30		ns	8	6
T14: CMOS Input Pulse Width, except PWRGOOD	2		BCLKs	7	Active and Inactive states
T15: PWRGOOD Inactive Pulse Width	10		BCLKs	7, 10	8

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. These specifications are tested during manufacturing.
3. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 0.7 V at the processor core pins. All CMOS signal timings (compatibility signals, etc.) are referenced at 1.25 V.
4. These signals may be driven asynchronously.
5. Valid delay timings for these signals are specified to 2.5 V +5%.
6. To ensure recognition on a specific clock, the setup and hold times with respect to BCLK must be met.
7. INTR and NMI are only valid when the local APIC is disabled. LINT[1:0] are only valid when the local APIC is enabled.
8. When driven inactive or after $V_{CC_{CORE}}$, V_{CCL2} , and BCLK become stable.

Table 16. System Bus AC Specifications (Reset Conditions)

T# Parameter	Min	Max	Unit	Figure	Notes ¹
T16: Reset Configuration Signals (A[14:5]#, BR0#, FLUSH#, INIT#) Setup Time	4		BCLKs	9	Before deassertion of RESET#
T17: Reset Configuration Signals (A[14:5]#, BR0#, FLUSH#, INIT#) Hold Time	2	20	BCLKs	9	After clock that deasserts RESET#
T18: Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]) Setup Time	1				Before deassertion of RESET#, 2, 3
T19: Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]) Delay Time		5			After assertion of RESET#, 2, 3
T20: Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]) Hold Time	2	20			After clock that deasserts RESET#, 2, 3

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. For production processors, this parameter does not apply to the Pentium III processor. The Pentium III processor does not sample these signals at RESET# to determine the multiplier ratio as some previous Intel processors have done. The multiplier ratio is set during manufacturing for each processor and cannot be changed. The multiplier ratios are defined in Table 11.
3. These specifications apply to the Pentium III processor engineering samples only.

Table 17. System Bus AC Specifications (APIC Clock and APIC I/O) at the Processor Edge Fingers

T# Parameter	Min	Max	Unit	Figure	Notes ¹
T21': PICCLK Frequency					<p>These specifications will not be included in future revisions of this document. The table has been left in the revision of the document to alert readers to its upcoming removal.</p>
T22': PICCLK Period					
T23': PICCLK High Time					
T24': PICCLK Low Time					
T25': PICCLK Rise Time					
T26': PICCLK Fall Time					
T27': PICD[1:0] Setup Time					
T28': PICD[1:0] Hold Time					
T29': PICD[1:0] Valid Delay					

Table 18. System Bus AC Specifications (APIC Clock and APIC I/O) at the Processor Core Pins

T# Parameter	Min	Max	Unit	Figure	Notes ^{1,2,3}
T21: PICCLK Frequency	2.0	33.3	MHz		
T22: PICCLK Period	30.0	500.0	ns	6	
T23: PICCLK High Time	12.0		ns	6	
T24: PICCLK Low Time	12.0		ns	6	
T25: PICCLK Rise Time	0.25	3.0	ns	6	
T26: PICCLK Fall Time	0.25	3.0	ns	6	
T27: PICD[1:0] Setup Time	8.0		ns	8	4
T28: PICD[1:0] Hold Time	2.5		ns	8	4
T29: PICD[1:0] Valid Delay	1.5	10.0	ns	7	4, 5, 6

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. These specifications are tested during manufacturing.
3. All AC timings for the APIC I/O signals are referenced to the PICCLK rising edge at 0.7 V at the processor core pins. All APIC I/O signal timings are referenced at 1.25 V at the processor core pins.
4. Referenced to PICCLK rising edge.
5. For open drain signals, valid delay is synonymous with float delay.
6. Valid delay timings for these signals are specified to 2.5 V +5%.

Table 19. System Bus AC Specifications (TAP Connection) at the Processor Edge Fingers

T# Parameter	Min	Max	Unit	Figure	Notes
T30: TCK Frequency					<p>These specifications will not be included in future revisions of this document. The table has been left in the revision of the document to alert readers to its upcoming removal.</p>
T31: TCK Period					
T32: TCK High Time					
T33: TCK Low Time					
T34: TCK Rise Time					
T35: TCK Fall Time					
T36: TRST# Pulse Width					
T37: TDI, TMS Setup Time					
T38: TDI, TMS Hold Time					
T39: TDO Valid Delay					
T40: TDO Float Delay					
T41: All Non-Test Outputs Valid Delay					
T42: All Non-Test Inputs Setup Time					
T43: All Non-Test Inputs Setup Time					
T44: All Non-Test Inputs Hold Time					


Table 20. System Bus AC Specifications (TAP Connection) at the Processor Core Pins

T# Parameter	Min	Max	Unit	Figure	Notes ^{1,2,3}
T30: TCK Frequency		16.667	MHz		
T31: TCK Period	60.0		ns	6	
T32: TCK High Time	25.0		ns	6	@1.7 V, 10
T33: TCK Low Time	25.0		ns	6	@0.7 V, 10
T34: TCK Rise Time		5.0	ns	6	(0.7 V–1.7 V), 4, 10
T35: TCK Fall Time		5.0	ns	6	(1.7 V–0.7 V), 4, 10
T36: TRST# Pulse Width	40.0		ns	12	Asynchronous, 10
T37: TDI, TMS Setup Time	5.0		ns	11	5
T38: TDI, TMS Hold Time	14.0		ns	11	5
T39: TDO Valid Delay	1.0	10.0	ns	11	6, 7
T40: TDO Float Delay		25.0	ns	11	6, 7, 10
T41: All Non-Test Outputs Valid Delay	2.0	25.0	ns	11	6, 8, 9
T42: All Non-Test Inputs Setup Time		25.0	ns	11	6, 8, 9, 10
T43: All Non-Test Inputs Setup Time	5.0		ns	11	5, 8, 9
T44: All Non-Test Inputs Hold Time	13.0		ns	11	5, 8, 9

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. All AC timings for the TAP signals are referenced to the TCK rising edge at 1.25 V at the processor edge fingers. All TAP signal timings (TMS, TDI, etc.) are referenced at 0.7 V at the processor core pins.
3. These specifications are tested during manufacturing, unless otherwise noted.
4. 1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16.667 MHz.
5. Referenced to TCK rising edge.
6. Referenced to TCK falling edge.
7. Valid delay timing for this signal is specified to 2.5 V +5%.
8. Non-Test Outputs and Inputs are the normal output or input signals (besides TCK, TRST#, TDI, TDO, and TMS). These timings correspond to the response of these signals due to TAP operations.
9. During Debug Port operation, use the normal specified timings rather than the TAP signal timings.
10. Not 100% tested. Specified by design characterization.

Figure 5. BCLK to Core Logic Offset



Note: For Figure 6 through Figure 12, the following apply:

1. Figure 6 through Figure 12 are to be used in conjunction with Table 9 through Table 20.
2. All AC timings for the AGTL+ signals at the processor edge fingers are referenced to the BCLK rising edge at 0.70 V. This reference is to account for trace length and capacitance on the processor substrate, allowing the processor core to receive the signal with a reference at 1.25 V. All AGTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00 V at the processor edge fingers.
3. All AC timings for the AGTL+ signals at the processor core pins are referenced to the BCLK rising edge at 1.25 V. All GTL+ signal timings (address bus, data bus, etc.) are referenced at 1.00 V at the processor core pins.
4. All AC timings for the CMOS signals at the processor edge fingers are referenced to the BCLK rising edge at 0.70 V. This reference is to account for trace length and capacitance on the processor substrate, allowing the processor core to receive the signal with a reference at 1.25 V. All CMOS signal timings (compatibility signals, etc.) are referenced at 1.25 V at the processor edge fingers.
5. All AC timings for the APIC I/O signals at the processor edge fingers are referenced to the PICCLK rising edge at 0.7 V. All APIC I/O signal timings are referenced at 1.25 V at the processor edge fingers.
6. All AC timings for the TAP signals at the processor edge fingers are referenced to the TCK rising edge at 0.70 V. All TAP signal timings (TMS, TDI, etc.) are referenced at 1.25 V at the processor edge fingers.

Figure 6. BCLK, PICCLK, and TCK Generic Clock Waveform




Figure 7. System Bus Valid Delay Timings




Figure 8. System Bus Setup and Hold Timings




Figure 9. System Bus Reset and Configuration Timings




Figure 10. Power-On Reset and Configuration Timings




Figure 11. Test Timings (TAP Connection)





Figure 12. Test Reset Timings



3.0 System Bus Signal Simulations

Signals driven on the Pentium® III processor system bus should meet signal quality specifications to ensure that the components read data properly and to ensure that incoming signals do not affect the long term reliability of the component. Specifications are provided for simulation at the processor core; guidelines are provided for correlation to the processor edge fingers. These edge finger guidelines are intended for use during testing and measurement of system signal integrity. Violations of these guidelines are permitted, but if they occur, simulation of signal quality at the processor core should be performed to ensure that no violations of signal quality specifications occur. Meeting the specifications at the processor core in Table 21, Table 23, and Table 25 ensures that signal quality effects will not adversely affect processor operation, but does not necessarily guarantee that the guidelines in Table 22, Table 24, and Table 26 will be met.

3.1 System Bus Clock (BCLK) Signal Quality Specifications and Measurement Guidelines

Table 21 describes the signal quality specifications at the processor core for the Pentium III processor system bus clock (BCLK) signal. Table 22 describes guidelines for signal quality measurement at the processor edge fingers. Figure 13 describes the signal quality waveform for the system bus clock at the processor core pins. Figure 14 describes the signal quality waveform for the system bus clock at the processor edge fingers.

Table 21. BCLK Signal Quality Specifications for Simulation at the Processor Core

T# Parameter	Min	Nom	Max	Unit	Figure	Notes ¹
V1: BCLK V _{IL}			0.5	V	13	
V2: BCLK V _{IH}	2.0			V	13	
V3: V _{IN} Absolute Voltage Range	-0.7		3.3	V	13	
V4: Rising Edge Ringback	2.0			V	13	2
V5: Falling Edge Ringback			0.5	V	13	2

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the BCLK signal can dip back to after passing the V_{IH} (rising) or V_{IL} (falling) voltage limits. This specification is an absolute value.

Figure 13. BCLK, TCK, PICCLK Generic Clock Waveform at the Processor Core Pins





Table 22. BCLK Signal Quality Guidelines for Edge Finger Measurement

T# Parameter	Min	Nom	Max	Unit	Figure	Notes ¹
V1': BCLK V _{IL}			0.5	V	14	
V2': BCLK V _{IH}	2.0			V	14	
V3': V _{IN} Absolute Voltage Range	-0.5		3.3	V	14	2
V4': Rising Edge Ringback	2.0			V	14	3
V5': Falling Edge Ringback			0.5	V	14	3
V6': T _{line} Ledge Voltage	1.0		1.7	V	14	At Ledge Midpoint ⁴
V7': T _{line} Ledge Oscillation			0.2	V	14	Peak-to-Peak ⁵

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. This is the Pentium III processor system bus clock overshoot and undershoot measurement guideline.
3. The rising and falling edge ringback voltage guideline is the minimum (rising) or maximum (falling) absolute voltage the BCLK signal may dip back to after passing the V_{IH} (rising) or V_{IL} (falling) voltage limits. This guideline is an absolute value.
4. The BCLK at the processor edge fingers may have a dip or ledge midway on the rising or falling edge. The midpoint voltage level of this ledge should be within the range of the guideline.
5. The ledge (V7') is allowed to have peak-to-peak oscillation as given in the guideline.

Figure 14. BCLK, TCK, PICCLK Generic Clock Waveform at the Processor Edge Fingers



3.2 AGTL+ Signal Quality Specifications and Measurement Guidelines

Many scenarios have been simulated to generate a set of AGTL+ layout guidelines which are available in AP-906, *100 MHz AGTL+ Layout Guidelines for the Pentium® III Processor and Intel® 440BX AGPset* (Order Number 245086). Refer to the *Pentium® II Processor Developer's Manual* (Order Number 243502) for the GTL+ buffer specification.

Table 23 provides the AGTL+ signal quality specifications for Pentium III processor for use in simulating signal quality at the processor core. Table 24 provides AGTL+ signal quality guidelines for measuring and testing signal quality at the processor edge fingers. Figure 15 describes the signal quality waveform for AGTL+ signals at the processor core and edge fingers.

Table 23. AGTL+ Signal Groups Ringback Tolerance Specifications at the Processor Core

T# Parameter	Min	Unit	Figure	Notes ^{1,2,3}
α : Overshoot	100	mV	15	7
τ : Minimum Time at High	0.50	ns	15	4
ρ : Amplitude of Ringback	-20	mV	15	4, 5, 6, 7
ϕ : Final Settling Voltage	20	mV	15	7
δ : Duration of Squarewave Ringback	N/A	ns	15	

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all Pentium III processor frequencies.
2. Specifications are for the edge rate of 0.3 - 0.8 V/ns. See Figure 15 for the generic waveform.
3. All values specified by design characterization.
4. Ringback between $V_{REF} + 20$ mV and $V_{REF} + 200$ mV requires the flight time measurements to be adjusted as described in the Intel GTL+ Specification. Refer to the Pentium II processor Developer's Manual for this specification. $V_{REF} + 20$ mV is not supported.
5. Intel recommends simulations not exceed a ringback value of $V_{REF} + 200$ mV to allow for other sources of system noise.
6. A negative value for ρ indicates that the amplitude of ringback is above V_{REF} (i.e., $\rho = -20$ mV specifies the signal cannot ringback below $V_{REF} + 20$ mV.)
7. ϕ and ρ are measured relative to V_{REF} . α is measured relative to $V_{REF} + 200$ mV.


Table 24. AGTL+ Signal Groups Ringback Tolerance Guidelines for Edge Finger Measurement

T# Parameter	Min	Unit	Figure	Notes ^{1,2,3}
α' : Overshoot	100	mV	15	5
τ' : Minimum Time at High	0.5	ns	15	
ρ' : Amplitude of Ringback	-210	mV	15	4, 5
ϕ' : Final Settling Voltage	210	mV	15	5
δ' : Duration of Squarewave Ringback	N/A	ns	15	

NOTES:

1. Unless otherwise noted, all guidelines in this table apply to all Pentium III processor frequencies.
2. Guidelines are for the edge rate of 0.3 - 0.8 V/ns. See Figure 15 for the generic waveform.
3. All values specified by design characterization.
4. A negative value for ρ indicates that the amplitude of ringback is above V_{REF} (i.e., $\rho = -210$ mV specifies the signal cannot ringback below $V_{REF} + 210$ mV.)
5. ϕ and ρ are measured relative to V_{REF} . α is measured relative to $V_{REF} + 200$ mV.


Figure 15. Low to High AGTL+ Receiver Ringback Tolerance



3.3 Non-AGTL+ Signal Quality Specifications and Measurement Guidelines

There are three signal quality parameters defined for non-AGTL+ signals: overshoot/undershoot, ringback, and settling limit. All three signal quality parameters are shown in Figure 16 for the non-AGTL+ signal group.

Figure 16. Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback



3.3.1 Overshoot/Undershoot Guidelines

Overshoot (or undershoot) is the absolute value of the maximum voltage above the nominal high voltage or below V_{SS} . The overshoot/undershoot guideline limits transitions beyond V_{CC} or V_{SS} due to the fast signal edge rates. See Figure 16 for non-AGTL+ signals. The processor can be damaged by repeated overshoot events on 2.5 V tolerant buffers if the charge is large enough (i.e., if the overshoot is great enough). However, excessive ringback is the dominant detrimental system timing effect resulting from overshoot/undershoot (i.e., violating the overshoot/undershoot guideline will make satisfying the ringback specification difficult). The overshoot/undershoot guideline is 0.7 V and assumes the absence of diodes on the input. These guidelines should be verified in simulations without the on-chip ESD protection diodes present because the diodes will begin clamping the 2.5 V tolerant signals beginning at approximately 0.7 V above the 2.5 V supply and 0.7 V below V_{SS} . If signals are not reaching the clamping voltage, this will not be an issue. A system should not rely on the diodes for overshoot/undershoot protection as this will negatively affect the life of the components and make meeting the ringback specification very difficult.

3.3.2 Ringback Specification

Ringback refers to the amount of reflection seen after a signal has switched. The ringback specification is the voltage that the signal rings back to after achieving its maximum absolute value. See Figure 16 for an illustration of ringback. Excessive ringback can cause false signal detection or extend the propagation delay. The ringback specification applies to the input pin of each receiving agent. Violations of the signal ringback specification are not allowed under any circumstances for non-AGTL+ signals.

Ringback can be simulated with or without the input protection diodes that can be added to the input buffer model. However, signals that reach the clamping voltage should be evaluated further. See Table 25 for the signal ringback specifications for non-AGTL+ signals for simulations at the processor core, and Table 26 for guidelines on measuring ringback at the edge fingers.

Table 25. Signal Ringback Specifications for Non-AGTL+ Signal Simulation at the Processor Core

Input Signal Group	Transition	Maximum Ringback (with Input Diodes Present)	Unit	Figure
Non-AGTL+ Signals	0 → 1	1.7	V	16
Non-AGTL+ Signals	1 → 0	0.7	V	16

Table 26. Signal Ringback Guidelines for Non-AGTL+ Signal Edge Finger Measurement

Input Signal Group	Transition	Maximum Ringback (with Input Diodes Present)	Unit	Figure
Non-AGTL+ Signals	0 → 1	2.0	V	16
Non-AGTL+ Signals	1 → 0	0.7	V	16

3.3.3 Settling Limit Guideline

Settling limit defines the maximum amount of ringing at the receiving pin that a signal must reach before its next transition. The amount allowed is 10% of the total signal swing ($V_{HI} - V_{LO}$) above and below its final value. A signal should be within the settling limits of its final value, when either in its high state or low state, before it transitions again.

Signals that are not within their settling limit before transitioning are at risk of unwanted oscillations which could jeopardize signal integrity. Simulations to verify settling limit may be done either with or without the input protection diodes present. Violation of the settling limit guideline is acceptable if simulations of 5 to 10 successive transitions do not show the amplitude of the ringing increasing in the subsequent transitions.

4.0 Thermal Specifications and Design Considerations

Limited quantities of Pentium® III processor utilize S.E.C.C. package technology. This technology uses an extended thermal plate for heatsink attachment. The extended thermal plate interface is intended to provide accessibility for multiple types of thermal solutions. The majority of Pentium III processor use S.E.C.C.2 packaging technology. S.E.C.C.2 package technology does not incorporate an extended thermal plate.

This chapter provides needed data for designing a thermal solution. However, for the correct thermal measuring processes please refer to AP-905, *Pentium® III Processor Thermal Design Guidelines* (Order Number 245087).

Figure 17 provides a 3-dimensional view of an S.E.C.C. package. This figure illustrates the thermal plate location. Figure 18 provides a substrate view of an S.E.C.C.2 package.

Figure 17. S.E.C.Cartridge — 3-Dimensional View





Figure 18. S.E.C.Cartridge 2 — Substrate View



4.1 Thermal Specifications

Table 27 and Table 28 provide the thermal design power dissipation and maximum and minimum temperatures for Pentium III processor with S.E.C.C. and S.E.C.C.2 package technologies respectively. While the processor core dissipates the majority of the thermal power, thermal power dissipated by the L2 cache also impacts the overall processor power specification. This total thermal power is referred to as processor power in the following specifications. Systems should design for the highest possible processor power, even if a processor with a lower thermal dissipation is planned.

Table 27. Thermal Specifications for S.E.C.C. Packaged Processors

Processor Core Frequency (MHz)	L2 Cache Size (Kbytes)	Processor Power ² (W)	Processor Core Power (W)	Extended Thermal Plate Power ³ (W)	Min TPLATE (°C)	Max TPLATE (°C)	Min TCOVER (°C)	Max TCOVER (°C)	Notes
450	512	25.3	25.3	25.5	5	70	5	75	1
500	512	28.0	28.0	28.2	5	70	5	75	1

NOTES:

1. These values are specified at nominal $V_{CC_{CORE}}$ for the processor core and nominal $V_{CC_{L2}}$ for the L2 cache.
2. Processor power includes the power dissipated by the processor core, the L2 cache, and the AGTL + bus termination. The maximum power for each of these components does not occur simultaneously.
3. Extended Thermal Plate power is the processor power that is dissipated through the extended thermal plate.

Table 28. Thermal Specifications for S.E.C.C.2 Packaged Processors

Processor Core Frequency (MHz)	L2 Cache Size (Kbytes)	Processor Power ² (W)	Processor Core Power	L2 Cache Power (W)	Max T _{JUNCTION} (°C)	T _{JUNCTION} Offset ³ (°C)	L2 Cache Min T _{CASE} (°C)	L2 Cache Max T _{CASE} (°C)	Min T _{COVER} (°C)	Max T _{COVER} (°C)
450	512	25.3	25.3	1.26	90	4.8	5	105	5	75
500	512	28.0	28.0	1.33	90	4.8	5	105	5	75
550	512	30.8	30.8	1.46	80	4.8	5	105	5	75

NOTES:

1. These values are specified at nominal V_{CC,CORE} for the processor core and nominal V_{CC,L2} for the L2 cache.
2. Processor power includes the power dissipated by the processor core, the L2 cache, and the AGTL + bus termination. The maximum power for each of these components does not occur simultaneously.
3. T_{JUNCTIONOFFSET} is the worst-case difference between the thermal reading from the on-die thermal diode and the hottest location on the processor's core.

For S.E.C.C. packaged processors, the extended thermal plate is the attach location for all thermal solutions. The maximum and minimum extended thermal plate temperatures are specified in Table 27. For S.E.C.C.2 packaged processors, thermal solutions attach to the processor by connecting through the substrate to the cover. The maximum and minimum temperatures of the pertinent locations are specified in Table 28. A thermal solution should be designed to ensure the temperature of the specified locations never exceeds these temperatures.

The total processor power is a result of heat dissipated by the processor core and L2 cache. The overall system chassis thermal design must comprehend the entire processor power. In S.E.C.C. packaged processors, the extended thermal plate power is a component of this power, and is primarily composed of the processor core and the L2 cache dissipating heat through the extended thermal plate. The heatsink need only be designed to dissipate the extended thermal plate power. See Table 27 for current Pentium III processor thermal design specifications.

For S.E.C.C.2 packaged processors, no extended thermal plate exists and thermal solutions attach directly to the processor core package through the substrate to the cover. The total processor power that must be dissipated for S.E.C.C.2 processors can be thought of just as it is for S.E.C.C. packaged processors: a combination of heat dissipated by both the processor core and L2 cache. In addition, there are surface mounted BSRAM components for the L2 Cache on the substrate that have a separate T_{CASE} specification in Table 28.

Specifics on how to measure these specifications are outlined in AP-905, *Pentium® III Processor Thermal Design Guidelines* (Order Number 245087).

4.1.1 Thermal Diode

The Pentium III processor incorporates an on-die diode that may be used to monitor the die temperature (junction temperature). A thermal sensor located on the baseboard, or a stand-alone measurement kit, may monitor the die temperature of the Pentium III processor for thermal management or instrumentation purposes. Table 29 and Table 30 provide the diode parameter and interface specifications.

Table 29. Thermal Diode Parameters

Symbol	Min	Typ	Max	Unit	Notes
$I_{\text{forward bias}}$	5		500	uA	1
n_{ideality}	1.0000	1.0065	1.0173		2, 3

NOTES:

1. Intel does not support or recommend operation of the thermal diode under reverse bias.
2. At room temperature with a forward bias of 630 mV.
3. n_{ideality} is the diode ideality factor parameter, as represented by the diode equation:

$$I = I_0 (e^{(V_d/q)/(nkT)} - 1)$$

Table 30. Thermal Diode Interface

Pin Name	SC 242 Connector Signal #	Pin Description
THERMDP	B14	diode anode (p_junction)
THERMDN	B15	diode cathode (n_junction)

5.0 S.E.C.C. and S.E.C.C.2 Mechanical Specifications

Pentium® III processor use either S.E.C.C. or S.E.C.C.2 package technology. Both package types contain the processor core, L2 cache, and other passive components. The cartridges connect to the baseboard through an edge connector. Mechanical specifications for the processor are given in this section. See Section 1.1.1 for a complete terminology listing.

5.1 S.E.C.C. Mechanical Specifications

S.E.C.C. package drawings and dimension details are provided in Figure 19 through Figure 28. Figure 19 shows multiple views of the Pentium III processor in an S.E.C.C. package; Figure 20 through Figure 23 show the package dimensions; Figure 24 and Figure 25 show the extended thermal plate dimensions; and Figure 26 and Figure 27 provide details of the processor substrate edge finger contacts. Figure 28 and Table 31 contain processor marking information. See Section 5.2 for S.E.C.C.2 Mechanical Specifications.

The processor edge connector defined in this document is referred to as the “SC242 connector.” See the *Slot 1 Connector Specification* (Order Number 243397) for further details on the SC242 connector.

Note: For Figure 19 through Figure 39, the following apply:

1. Unless otherwise specified, the following drawings are dimensioned in inches.
2. All dimensions provided with tolerances are guaranteed to be met for all normal production product.
3. Figures and drawings labeled as “Reference Dimensions” are provided for informational purposes only. Reference Dimensions are extracted from the mechanical design database and are nominal dimensions with no tolerance information applied. Reference Dimensions are NOT checked as part of the processor manufacturing. Unless noted as such, dimensions in parentheses without tolerances are Reference Dimensions.
4. Drawings are not to scale.

Figure 19. S.E.C.C. Packaged Processor — Multiple Views




Figure 20. S.E.C.C. Packaged Processor — Extended Thermal Plate Side Dimensions




Figure 21. S.E.C.C. Packaged Processor — Bottom View Dimensions




Figure 22. S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate Lug, and Cover Lug Dimensions




Figure 23. S.E.C.C. Packaged Processor — Latch Arm, Extended Thermal Plate, and Cover Detail Dimensions (Reference Dimensions Only)




Figure 24. S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment Detail Dimensions




Figure 25. S.E.C.C. Packaged Processor — Extended Thermal Plate Attachment Detail Dimensions, Continued




Figure 26. S.E.C.C. Packaged Processor Substrate — Edge Finger Contact Dimensions




Figure 27. S.E.C.C. Packaged Processor Substrate — Edge Finger Contact Dimensions, Detail A




Figure 28. Pentium® III Processor Markings (S.E.C.C. Packaged Processor)




Table 31. Description Table for Processor Markings (S.E.C.C. Packaged Processor)

Code Letter	Description
A	Logo
C	Trademark
D	Logo
E	Product Name
F	Dynamic Mark Area – with 2-D matrix

5.2 S.E.C.C.2 Mechanical Specification

S.E.C.C.2 drawings and dimension details are provided in Figure 29 through Figure 39. Figure 29 shows multiple views of the Pentium III processor in an S.E.C.C.2 package; Figure 30 through Figure 34 show an S.E.C.C.2 package dimensions; Figure 35 and Figure 36 provide dimensions of the processor substrate edge finger contacts; Figure 37 shows the heatsink solution keep-in zone; Figure 38 shows multiple views of an S.E.C.C.2 packaged processor keep-out zone; and Figure 39 and Table 32 contain processor marking information. See Section 5.1 for S.E.C.C. Mechanical Specifications.

Figure 29. S.E.C.C.2 Packaged Processor — Multiple Views




Figure 30. S.E.C.C.2 Packaged Processor Assembly — Primary View




Figure 31. S.E.C.C.2 Packaged Processor Assembly — Cover View with Dimensions




Figure 32. S.E.C.C.2 Packaged Processor Assembly — Heat Sink Attach Boss Section




Figure 33. S.E.C.C.2 Packaged Processor Assembly — Side View




Figure 34. Detail View of Cover in the Vicinity of the Substrate Attach Features




Figure 35. S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact Dimensions




Figure 36. S.E.C.C.2 Packaged Processor Substrate — Edge Finger Contact Dimensions (Detail A)




Figure 37. S.E.C.C.2 Packaged Processor Substrate — Keep In Zones




Figure 38. S.E.C.C.2 Packaged Processor Substrate — Keep-Out Zone




Figure 39. Pentium® III Processor Markings (S.E.C.C.2 Package)




Table 32. Description Table for Processor Markings (S.E.C.C.2 Packaged Processor)

Code Letter	Description
A	Logo
C	Trademark
D	Logo
F	Dynamic Mark Area – with 2-D matrix

5.3 S.E.C.C.2 Structural Mechanical Specification

The intention of the structural specification for S.E.C.C.2 is to ensure that the package will not be exposed to excessive stresses that could adversely affect device reliability. Figure 40 illustrates the deflection specification for deflections away from the heatsink. Figure 41 illustrates the deflection specification in the direction of the heatsink.

The heatsink attach solution must not induce permanent stress into the S.E.C.C.2 substrate with the exception of a uniform load to maintain the heatsink to the processor thermal interface. Figure 42 and Table 33 define the pressure specification.

Figure 40. Substrate Deflection Away From Heat Sink




Figure 41. Substrate Deflection Toward the Heatsink




Figure 42. S.E.C.C.2 Packaged Processor Specifications




Table 33. S.E.C.C.2 Pressure Specifications

Parameter	Maximum	Unit	Figure	Notes
Static Compressive Force	20	lbf	41	1
Transient Compressive Force	100	lbf	41	2
	75	lbf	41	3

NOTES:

1. This is the maximum static force that can be applied by the heatsink to maintain the heatsink and processor interface.
2. This specification applies to a uniform load.
3. This specification applies to a nonuniform load.

5.4 Processor Package Materials Information

Both the S.E.C.C. and S.E.C.C.2 processor packages are comprised of multiple pieces to make the complete assembly. This section provides the weight of each piece and the entire package. Table 34 and Table 35 contain piece-part information of the S.E.C.C. and S.E.C.C.2 processor packages, respectively.

Table 34. S.E.C.C. Materials

S.E.C.C. Piece	Piece Material	Maximum Piece Weight (Grams)
Extended Thermal Plate	Aluminum 6063-T6	84.0
Latch Arms	GE Lexan 940-V0, 30% glass filled	Less than 2.0 per latch arm
Cover	GE Lexan 940-V0	24.0
Total Pentium® III Processor		112.0

Table 35. S.E.C.C.2 Materials

S.E.C.C.2 Piece	Piece Material	Maximum Piece Weight (Grams)
Cover	GE Lexan 940-V0	18.0
Total Pentium® III Processor		54.0

5.5 Pentium® III Processor Signal Listing

Table 36 and Table 37 provide the processor edge finger signal definitions. The signal locations on the SC242 edge connector are to be used for signal routing, simulation, and component placement on the baseboard.

Table 36 is the Pentium III processor substrate edge finger listing in order by pin number.

Table 36. Signal Listing in Order by Pin Number (Sheet 1 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
A1	VCC_VTT	Power/Other	B1	EMI	Power/Other
A2	GND	Power/Other	B2	FLUSH#	CMOS Input
A3	VCC_VTT	Power/Other	B3	SMI#	CMOS Input
A4	IERR#	CMOS Output	B4	INIT#	CMOS Input
A5	A20M#	CMOS Input	B5	VCC_VTT	Power/Other
A6	GND	Power/Other	B6	STPCLK#	CMOS Input
A7	FERR#	CMOS Output	B7	TCK	TAP Input
A8	IGNNE#	CMOS Input	B8	SLP#	CMOS Input
A9	TDI	TAP Input	B9	VCC_VTT	Power/Other
A10	GND	Power/Other	B10	TMS	TAP Input
A11	TDO	TAP Output	B11	TRST#	TAP Input
A12	PWRGOOD	CMOS Input	B12	Reserved	Power/Other
A13	TESTHI	Power/Other	B13	VCC_CORE	Power/Other
A14	BSEL1	Power/Other	B14	THERMDP	Power/Other
A15	THERMTRIP#	CMOS Output	B15	THERMDN	Power/Other
A16	Reserved	Power/Other	B16	LINT1/NMI	CMOS Input
A17	LINT0/INTR	CMOS Input	B17	VCC_CORE	Power/Other
A18	GND	Power/Other	B18	PICCLK	APIC Clock
A19	PICD0	APIC I/O	B19	BP2#	AGTL+ I/O
A20	PREQ#	CMOS Input	B20	Reserved	Power/Other
A21	BP3#	AGTL+ I/O	B21	BSEL0	Power/Other
A22	GND	Power/Other	B22	PICD1	APIC I/O
A23	BPM0#	AGTL+ I/O	B23	PRDY#	AGTL+ Output
A24	BINIT#	AGTL+ I/O	B24	BPM1#	AGTL+ I/O
A25	DEP0#	AGTL+ I/O	B25	VCC_CORE	Power/Other
A26	GND	Power/Other	B26	DEP2#	AGTL+ I/O
A27	DEP1#	AGTL+ I/O	B27	DEP4#	AGTL+ I/O
A28	DEP3#	AGTL+ I/O	B28	DEP7#	AGTL+ I/O
A29	DEP5#	AGTL+ I/O	B29	VCC_CORE	Power/Other
A30	GND	Power/Other	B30	D62#	AGTL+ I/O
A31	DEP6#	AGTL+ I/O	B31	D58#	AGTL+ I/O
A32	D61#	AGTL+ I/O	B32	D63#	AGTL+ I/O
A33	D55#	AGTL+ I/O	B33	VCC_CORE	Power/Other
A34	GND	Power/Other	B34	D56#	AGTL+ I/O
A35	D60#	AGTL+ I/O	B35	D50#	AGTL+ I/O
A36	D53#	AGTL+ I/O	B36	D54#	AGTL+ I/O

Table 36. Signal Listing in Order by Pin Number (Sheet 2 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
A37	D57#	AGTL+ I/O	B37	VCC_CORE	Power/Other
A38	GND	Power/Other	B38	D59#	AGTL+ I/O
A39	D46#	AGTL+ I/O	B39	D48#	AGTL+ I/O
A40	D49#	AGTL+ I/O	B40	D52#	AGTL+ I/O
A41	D51#	AGTL+ I/O	B41	EMI	Power/Other
A42	GND	Power/Other	B42	D41#	AGTL+ I/O
A43	D42#	AGTL+ I/O	B43	D47#	AGTL+ I/O
A44	D45#	AGTL+ I/O	B44	D44#	AGTL+ I/O
A45	D39#	AGTL+ I/O	B45	VCC_CORE	Power/Other
A46	GND	Power/Other	B46	D36#	AGTL+ I/O
A47	Reserved	Power/Other	B47	D40#	AGTL+ I/O
A48	D43#	AGTL+I/O	B48	D34#	AGTL+ I/O
A49	D37#	AGTL+ I/O	B49	VCC_CORE	Power/Other
A50	GND	Power/Other	B50	D38#	AGTL+ I/O
A51	D33#	AGTL+ I/O	B51	D32#	AGTL+ I/O
A52	D35#	AGTL+ I/O	B52	D28#	AGTL+ I/O
A53	D31#	AGTL+ I/O	B53	VCC_CORE	Power/Other
A54	GND	Power/Other	B54	D29#	AGTL+ I/O
A55	D30#	AGTL+ I/O	B55	D26#	AGTL+ I/O
A56	D27#	AGTL+ I/O	B56	D25#	AGTL+ I/O
A57	D24#	AGTL+ I/O	B57	VCC_CORE	Power/Other
A58	GND	Power/Other	B58	D22#	AGTL+ I/O
A59	D23#	AGTL+ I/O	B59	D19#	AGTL+ I/O
A60	D21#	AGTL+ I/O	B60	D18#	AGTL+ I/O
A61	D16#	AGTL+ I/O	B61	EMI	Power/Other
A62	GND	Power/Other	B62	D20#	AGTL+ I/O
A63	D13#	AGTL+ I/O	B63	D17#	AGTL+ I/O
A64	D11#	AGTL+ I/O	B64	D15#	AGTL+ I/O
A65	D10#	AGTL+ I/O	B65	VCC_CORE	Power/Other
A66	GND	Power/Other	B66	D12#	AGTL+ I/O
A67	D14#	AGTL+ I/O	B67	D7#	AGTL+ I/O
A68	D9#	AGTL+ I/O	B68	D6#	AGTL+ I/O
A69	D8#	AGTL+ I/O	B69	VCC_CORE	Power/Other
A70	GND	Power/Other	B70	D4#	AGTL+ I/O
A71	D5#	AGTL+ I/O	B71	D2#	AGTL+ I/O
A72	D3#	AGTL+ I/O	B72	D0#	AGTL+ I/O
A73	D1#	AGTL+ I/O	B73	VCC_CORE	Power/Other

Table 36. Signal Listing in Order by Pin Number (Sheet 3 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
A74	GND	Power/Other	B74	RESET#	AGTL+ Input
A75	BCLK	System Bus	B75	BR1#	AGTL+ Input
A76	BR0#	AGTL+ I/O	B76	Reserved	Power/Other.
A77	BERR#	AGTL+ I/O	B77	VCC_CORE	Power/Other
A78	GND	Power/Other	B78	A35#	AGTL+ I/O
A79	A33#	AGTL+ I/O	B79	A32#	AGTL+ I/O
A80	A34#	AGTL+ I/O	B80	A29#	AGTL+ I/O
A81	A30#	AGTL+ I/O	B81	EMI	Power/Other
A82	GND	Power/Other	B82	A26#	AGTL+ I/O
A83	A31#	AGTL+ I/O	B83	A24#	AGTL+ I/O
A84	A27#	AGTL+ I/O	B84	A28#	AGTL+ I/O
A85	A22#	AGTL+ I/O	B85	VCC_CORE	Power/Other
A86	GND	Power/Other	B86	A20#	AGTL+ I/O
A87	A23#	AGTL+ I/O	B87	A21#	AGTL+ I/O
A88	Reserved	Power/Other	B88	A25#	AGTL+ I/O
A89	A19#	AGTL+ I/O	B89	VCC_CORE	Power/Other
A90	GND	Power/Other	B90	A15#	AGTL+ I/O
A91	A18#	AGTL+ I/O	B91	A17#	AGTL+ I/O
A92	A16#	AGTL+ I/O	B92	A11#	AGTL+ I/O
A93	A13#	AGTL+ I/O	B93	VCC_CORE	Power/Other
A94	GND	Power/Other	B94	A12#	AGTL+ I/O
A95	A14#	AGTL+ I/O	B95	A8#	AGTL+ I/O
A96	A10#	AGTL+ I/O	B96	A7#	AGTL+ I/O
A97	A5#	AGTL+ I/O	B97	VCC_CORE	Power/Other
A98	GND	Power/Other	B98	A3#	AGTL+ I/O
A99	A9#	AGTL+ I/O	B99	A6#	AGTL+ I/O
A100	A4#	AGTL+ I/O	B100	EMI	Power/Other
A101	BNR#	AGTL+ I/O	B101	SLOT0CC#	Power/Other
A102	GND	Power/Other	B102	REQ0#	AGTL+ I/O
A103	BPRI#	AGTL+ Input	B103	REQ1#	AGTL+ I/O
A104	TRDY#	AGTL+ Input	B104	REQ4#	AGTL+ I/O
A105	DEFER#	AGTL+ Input	B105	VCC_CORE	Power/Other
A106	GND	Power/Other	B106	LOCK#	AGTL+ I/O
A107	REQ2#	AGTL+ I/O	B107	DRDY#	AGTL+ I/O
A108	REQ3#	AGTL+ I/O	B108	RS0#	AGTL+ Input
A109	HITM#	AGTL+ I/O	B109	VCC5	Power/Other
A110	GND	Power/Other	B110	HIT#	AGTL+ I/O

Table 36. Signal Listing in Order by Pin Number (Sheet 4 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
A111	DBSY#	AGTL+ I/O	B111	RS2#	AGTL+ Input
A112	RS1#	AGTL+ Input	B112	Reserved	Power/Other
A113	Reserved	Power/Other	B113	VCC_L2	Power/Other
A114	GND	Power/Other	B114	RP#	AGTL+ I/O
A115	ADS#	AGTL+ I/O	B115	RSP#	AGTL+ Input
A116	Reserved	Power/Other	B116	AP1#	AGTL+ I/O
A117	AP0#	AGTL+ I/O	B117	VCC_L2	Power/Other
A118	GND	Power/Other	B118	AERR#	AGTL+ I/O
A119	VID2	Power/Other	B119	VID3	Power/Other
A120	VID1	Power/Other	B120	VID0	Power/Other
A121	VID4	Power/Other	B121	VCC_L2	Power/Other

Table 37 is the Pentium III processor substrate edge connector listing in order by signal name.

Table 37. Signal Listing in Order by Signal Name (Sheet 1 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
B98	A3#	AGTL+ I/O	B27	DEP4#	AGTL+ I/O
A100	A4#	AGTL+ I/O	A29	DEP5#	AGTL+ I/O
A97	A5#	AGTL+ I/O	A31	DEP6#	AGTL+ I/O
B99	A6#	AGTL+ I/O	B28	DEP7#	AGTL+ I/O
B96	A7#	AGTL+ I/O	B107	DRDY#	AGTL+ I/O
B95	A8#	AGTL+ I/O	B1	EMI	Power/Other
A99	A9#	AGTL+ I/O	B41	EMI	Power/Other
A96	A10#	AGTL+ I/O	B61	EMI	Power/Other
B92	A11#	AGTL+ I/O	B81	EMI	Power/Other
B94	A12#	AGTL+ I/O	B100	EMI	Power/Other
A93	A13#	AGTL+ I/O	A7	FERR#	CMOS Output
A95	A14#	AGTL+ I/O	B2	FLUSH#	CMOS Input
B90	A15#	AGTL+ I/O	B76	Reserved	Power/Other
A92	A16#	AGTL+ I/O	A2	GND	Power/Other
B91	A17#	AGTL+ I/O	A6	GND	Power/Other
A91	A18#	AGTL+ I/O	A10	GND	Power/Other
A89	A19#	AGTL+ I/O	A14	GND	Power/Other
B86	A20#	AGTL+ I/O	A18	GND	Power/Other
B87	A21#	AGTL+ I/O	A22	GND	Power/Other
A85	A22#	AGTL+ I/O	A26	GND	Power/Other
A87	A23#	AGTL+ I/O	A30	GND	Power/Other

Table 37. Signal Listing in Order by Signal Name (Sheet 2 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
B83	A24#	AGTL+ I/O	A34	GND	Power/Other
B88	A25#	AGTL+ I/O	A38	GND	Power/Other
B82	A26#	AGTL+ I/O	A42	GND	Power/Other
A84	A27#	AGTL+ I/O	A46	GND	Power/Other
B84	A28#	AGTL+ I/O	A50	GND	Power/Other
B80	A29#	AGTL+ I/O	A54	GND	Power/Other
A81	A30#	AGTL+ I/O	A58	GND	Power/Other
A83	A31#	AGTL+ I/O	A62	GND	Power/Other
B79	A32#	AGTL+ I/O	A66	GND	Power/Other
A79	A33#	AGTL+ I/O	A70	GND	Power/Other
A80	A34#	AGTL+ I/O	A74	GND	Power/Other
B78	A35#	AGTL+ I/O	A78	GND	Power/Other
A5	A20M#	CMOS Input	A82	GND	Power/Other
A115	ADS#	AGTL+ I/O	A86	GND	Power/Other
B118	AERR#	AGTL+ I/O	A90	GND	Power/Other
A117	AP0#	AGTL+ I/O	A94	GND	Power/Other
B116	AP1#	AGTL+ I/O	A98	GND	Power/Other
A75	BCLK	System Bus	A102	GND	Power/Other
A77	BERR#	AGTL+ I/O	A106	GND	Power/Other
A24	BINIT#	AGTL+ I/O	A110	GND	Power/Other
A101	BNR#	AGTL+ I/O	A114	GND	Power/Other
B19	BP2#	AGTL+ I/O	A118	GND	Power/Other
A21	BP3#	AGTL+ I/O	B110	HIT#	AGTL+ I/O
A23	BPM0#	AGTL+ I/O	A109	HITM#	AGTL+ I/O
B24	BPM1#	AGTL+ I/O	A4	IERR#	CMOS Output
A103	BPRI#	AGTL+ Input	A8	IGNNE#	CMOS Input
A76	BR0#	AGTL+ I/O	B4	INIT#	CMOS Input
B75	BR1#	AGTL+ Input	A17	LINT0/INTR	CMOS Input
B21	BSEL0	Power/Other	B16	LINT1/NMI	CMOS Input
A14	BSEL1	Power/Other	B106	LOCK#	AGTL+ I/O
B72	D0#	AGTL+ I/O	B18	PICCLK	APIC Clock Input
A73	D1#	AGTL+ I/O	A19	PICD0	APIC I/O
B71	D2#	AGTL+ I/O	B22	PICD1	APIC I/O
A72	D3#	AGTL+ I/O	B23	PRDY#	AGTL+ Output
B70	D4#	AGTL+ I/O	A20	PREQ#	CMOS Input
A71	D5#	AGTL+ I/O	A12	PWRGOOD	CMOS Input
B68	D6#	AGTL+ I/O	B102	REQ0#	AGTL+ I/O

Table 37. Signal Listing in Order by Signal Name (Sheet 3 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
B67	D7#	AGTL+ I/O	B103	REQ1#	AGTL+ I/O
A69	D8#	AGTL+ I/O	A107	REQ2#	AGTL+ I/O
A68	D9#	AGTL+ I/O	A108	REQ3#	AGTL+ I/O
A65	D10#	AGTL+ I/O	B104	REQ4#	AGTL+ I/O
A64	D11#	AGTL+ I/O	A16	Reserved	Power/Other
B66	D12#	AGTL+ I/O	A47	Reserved	Power/Other
A63	D13#	AGTL+ I/O	A88	Reserved	Power/Other
A67	D14#	AGTL+ I/O	A113	Reserved	Power/Other
B64	D15#	AGTL+ I/O	A116	Reserved	Power/Other
A61	D16#	AGTL+ I/O	B12	Reserved	Power/Other
B63	D17#	AGTL+ I/O	B14	THERMDP	Power/Other
B60	D18#	AGTL+ I/O	B15	THERMDN	Power/Other
B59	D19#	AGTL+ I/O	B20	Reserved	Power/Other
B62	D20#	AGTL+ I/O	B112	Reserved	Power/Other
A60	D21#	AGTL+ I/O	B74	RESET#	AGTL+ Input
B58	D22#	AGTL+ I/O	B114	RP#	AGTL+ I/O
A59	D23#	AGTL+ I/O	B108	RS0#	AGTL+ Input
A57	D24#	AGTL+ I/O	A112	RS1#	AGTL+ Input
B56	D25#	AGTL+ I/O	B111	RS2#	AGTL+ Input
B55	D26#	AGTL+ I/O	B115	RSP#	AGTL+ Input
A56	D27#	AGTL+ I/O	B101	SLOT0CC#	System Bus
B52	D28#	AGTL+ I/O	B8	SLP#	CMOS Input
B54	D29#	AGTL+ I/O	B3	SMI#	CMOS Input
A55	D30#	AGTL+ I/O	B6	STPCLK#	CMOS Input
A53	D31#	AGTL+ I/O	B7	TCK	TAP Input
B51	D32#	AGTL+ I/O	A9	TDI	TAP Input
A51	D33#	AGTL+ I/O	A11	TDO	TAP Output
B48	D34#	AGTL+ I/O	A13	TESTHI	Power/Other
A52	D35#	AGTL+ I/O	A15	THERMTRIP#	CMOS Output
B46	D36#	AGTL+ I/O	B10	TMS	TAP Input
A49	D37#	AGTL+ I/O	A104	TRDY#	AGTL+ Input
B50	D38#	AGTL+ I/O	B11	TRST#	TAP Input
A45	D39#	AGTL+ I/O	B13	VCC_CORE	Power/Other
B47	D40#	AGTL+ I/O	B17	VCC_CORE	Power/Other
B42	D41#	AGTL+ I/O	B25	VCC_CORE	Power/Other
A43	D42#	AGTL+ I/O	B29	VCC_CORE	Power/Other
A48	D43#	AGTL+ I/O	B33	VCC_CORE	Power/Other

Table 37. Signal Listing in Order by Signal Name (Sheet 4 of 4)

Pin No.	Pin Name	Signal Group	Pin No.	Pin Name	Signal Group
B44	D44#	AGTL+ I/O	B37	VCC_CORE	Power/Other
A44	D45#	AGTL+ I/O	B45	VCC_CORE	Power/Other
A39	D46#	AGTL+ I/O	B49	VCC_CORE	Power/Other
B43	D47#	AGTL+ I/O	B53	VCC_CORE	Power/Other
B39	D48#	AGTL+ I/O	B57	VCC_CORE	Power/Other
A40	D49#	AGTL+ I/O	B65	VCC_CORE	Power/Other
B35	D50#	AGTL+ I/O	B69	VCC_CORE	Power/Other
A41	D51#	AGTL+ I/O	B73	VCC_CORE	Power/Other
B40	D52#	AGTL+ I/O	B77	VCC_CORE	Power/Other
A36	D53#	AGTL+ I/O	B85	VCC_CORE	Power/Other
B36	D54#	AGTL+ I/O	B89	VCC_CORE	Power/Other
A33	D55#	AGTL+ I/O	B93	VCC_CORE	Power/Other
B34	D56#	AGTL+ I/O	B97	VCC_CORE	Power/Other
A37	D57#	AGTL+ I/O	B105	VCC_CORE	Power/Other
B31	D58#	AGTL+ I/O	B113	VCC_L2	Power/Other
B38	D59#	AGTL+ I/O	B117	VCC_L2	Power/Other
A35	D60#	AGTL+ I/O	B121	VCC_L2	Power/Other
A32	D61#	AGTL+ I/O	A1	VCC_VTT	Power/Other
B30	D62#	AGTL+ I/O	A3	VCC_VTT	Power/Other
B32	D63#	AGTL+ I/O	B5	VCC_VTT	Power/Other
A111	DBSY#	AGTL+ I/O	B9	VCC_VTT	Power/Other
A105	DEFER#	AGTL+ Input	B109	VCC5	Power/Other
A25	DEP0#	AGTL+ I/O	B120	VID0	Power/Other
A27	DEP1#	AGTL+ I/O	A120	VID1	Power/Other
B26	DEP2#	AGTL+ I/O	A119	VID2	Power/Other
A28	DEP3#	AGTL+ I/O	B119	VID3	Power/Other
A28	DEP3#	AGTL+ I/O	A121	VID4	Power/Other


5.6 Pentium® III Processor Core Pad to Substrate Via Assignments

These test points are the closest accessible locations to the processor core die pad on the back of the SECC or the SECC2 package. Please see the SECC Disassembly Process Application Note for the instructions on removing the cover of the SECC package.

5.6.1 Processor Core Pad Via Assignments

Figure 43 shows the via locations on the back of the processor substrate.

Figure 43. Processor Core Pad Via Assignments



5.6.2 Processor Core Signal Assignments

Table 38 and Table 39 shows the signal to via and the via to signal assignments, respectively.

Table 38. Via Listing in Order by Signal Name (Sheet 1 of 5)

Signal Name	Via Locations	Signal Name	Via Locations
A#[10]	V19	VCC_CORE	B2
A#[11]	W20	VCC_CORE	B6
A#[12]	X20	VCC_CORE	B9
A#[13]	V20	VCC_CORE	B25
A#[14]	Y20	VCC_CORE	C14
A#[15]	T21	VCC_CORE	D5
A#[16]	W21	VCC_CORE	E1
A#[17]	V21	VCC_CORE	E4
A#[18]	Y21	VCC_CORE	E6
A#[19]	W23	VCC_CORE	E10
A#[20]	V24	VCC_CORE	E12
A#[21]	V23	VCC_CORE	F14
A#[22]	T22	VCC_CORE	G3
A#[23]	U22	VCC_CORE	G8
A#[24]	T24	VCC_CORE	G10
A#[25]	S20	VCC_CORE	G12
A#[26]	S23	VCC_CORE	G14
A#[27]	T23	VCC_CORE	H2
A#[28]	U23	VCC_CORE	H8
A#[29]	R21	VCC_CORE	H10
A#[3]	S18	VCC_CORE	H25
A#[30]	S22	VCC_CORE	I17
A#[31]	S21	VCC_CORE	J1
A#[32]	R24	VCC_CORE	J5
A#[33]	Q20	VCC_CORE	J8
A#[34]	R23	VCC_CORE	J10
A#[35]	Q21	VCC_CORE	J12
A#[4]	W18	VCC_CORE	J14
A#[5]	T18	VCC_CORE	J16
A#[6]	U18	VCC_CORE	K2
A#[7]	Y19	VCC_CORE	L8
A#[8]	W19	VCC_CORE	L10
A#[9]	V18	VCC_CORE	L12
A#20M	P23	VCC_CORE	L14

Table 38. Via Listing in Order by Signal Name (Sheet 2 of 5)

Signal Name	Via Locations	Signal Name	Via Locations
ADS#	X21	VCC_CORE	L16
AERR#	X13	VCC_CORE	M2
AP#[0]	S16	VCC_CORE	N2
AP#[1]	X15	VCC_CORE	N4
BCLK	R6	VCC_CORE	N6
BERR#	Q23	VCC_CORE	N8
BINT#	G17	VCC_CORE	N10
BNR#	S17	VCC_CORE	N12
BP#[2]	C16	VCC_CORE	N16
BP#[3]	G16	VCC_CORE	P8
BPM#[0]	B17	VCC_CORE	P10
BPM#[1]	E17	VCC_CORE	P12
BPRI#	T15	VCC_CORE	P14
BR0#	V14	VCC_CORE	P16
BR1#	T16	VCC_CORE	Q22
D#[0]	M21	VCC_CORE	R5
D#[1]	M22	VCC_CORE	R7
D#[10]	K23	VCC_CORE	R8
D#[11]	K20	VCC_CORE	R10
D#[12]	K24	VCC_CORE	R12
D#[13]	K19	VCC_CORE	R14
D#[14]	K25	VCC_CORE	R16
D#[15]	K22	VCC_CORE	R18
D#[16]	J24	VCC_CORE	S19
D#[17]	J25	VCC_CORE	S24
D#[18]	J21	VCC_CORE	T4
D#[19]	I22	VCC_CORE	T5
D#[2]	M19	VCC_CORE	T9
D#[20]	J23	VCC_CORE	T12
D#[21]	J22	VCC_CORE	T19
D#[22]	I23	VCC_CORE	U2
D#[23]	K21	VCC_CORE	U14
D#[24]	J20	VCC_CORE	W1
D#[25]	I24	VCC_CORE	W6
D#[26]	H23	VCC_CORE	W9
D#[27]	H22	VCC_CORE	W24
D#[28]	H20	VCC_CORE	X2
D#[29]	I21	VCC_CORE	X14

Table 38. Via Listing in Order by Signal Name (Sheet 3 of 5)

Signal Name	Via Locations	Signal Name	Via Locations
D#[3]	M24	VCC_CORE	Y22
D#[30]	I19	VCC_CORE	Y23
D#[31]	H24	VSS	A1
D#[32]	H21	VSS	A3
D#[33]	G24	VSS	B11
D#[34]	E25	VSS	B24
D#[35]	G23	VSS	C17
D#[36]	F23	VSS	C20
D#[37]	F21	VSS	C22
D#[38]	G25	VSS	C25
D#[39]	E24	VSS	D4
D#[4]	L23	VSS	D6
D#[40]	D25	VSS	F6
D#[41]	C24	VSS	F10
D#[42]	C23	VSS	F17
D#[43]	G22	VSS	F20
D#[44]	F24	VSS	F22
D#[45]	D23	VSS	F25
D#[46]	D22	VSS	G4
D#[47]	E23	VSS	I1
D#[48]	E22	VSS	I2
D#[49]	B22	VSS	I8
D#[5]	M20	VSS	I10
D#[50]	H19	VSS	I12
D#[51]	D21	VSS	I14
D#[52]	D24	VSS	I16
D#[53]	C21	VSS	I18
D#[54]	E21	VSS	I20
D#[55]	B20	VSS	J6
D#[56]	C19	VSS	J7
D#[57]	B21	VSS	J9
D#[58]	E19	VSS	J11
D#[59]	E20	VSS	J13
D#[6]	L20	VSS	J15
D#[60]	G19	VSS	J17
D#[61]	F19	VSS	J18
D#[62]	D20	VSS	K6
D#[63]	D19	VSS	K8

Table 38. Via Listing in Order by Signal Name (Sheet 4 of 5)

Signal Name	Via Locations	Signal Name	Via Locations
D#[7]	L19	VSS	K10
D#[8]	L22	VSS	K12
D#[9]	L21	VSS	K14
DBSY#	Y14	VSS	K16
DEFER#	X17	VSS	K18
DEP#[0]	H17	VSS	L2
DEP#[1]	D18	VSS	L18
DEP#[2]	C18	VSS	L25
DEP#[3]	G18	VSS	M6
DEP#[4]	E18	VSS	M8
DEP#[5]	H18	VSS	M10
DEP#[6]	B19	VSS	M12
DEP#[7]	F18	VSS	M14
DRDY#	Y16	VSS	M16
FERR#	P25	VSS	M18
FLUSH#	O19	VSS	N1
HIT#	V13	VSS	N18
HITM#	W14	VSS	O8
IERR#	Q25	VSS	O10
IGNNE#	O21	VSS	O12
INIT#	P22	VSS	O14
LINT[0]	F15	VSS	O16
LINT[1]	E14	VSS	P18
LOCK#	V15	VSS	Q8
PICCLK	B16	VSS	Q10
PICD[0]	D16	VSS	Q12
PICD[1]	H16	VSS	Q14
PRDY#	D17	VSS	Q16
PREQ#	E16	VSS	Q18
PWRGOOD	N21	VSS	R4
REQ#[0]	U17	VSS	R9
REQ#[1]	Y17	VSS	R11
REQ#[2]	S15	VSS	R13
REQ#[3]	W15	VSS	R15
REQ#[4]	W16	VSS	R17
RESET#	P21	VSS	R19
RP#	S14	VSS	R22
RS#[0]	W13	VSS	R25

Table 38. Via Listing in Order by Signal Name (Sheet 5 of 5)

Signal Name	Via Locations	Signal Name	Via Locations
RS#[1]	S13	VSS	S3
RS#[2]	T13	VSS	S4
RSP#	V16	VSS	S5
SELFSB0	N23	VSS	U3
SELFSB1	V2	VSS	U4
SLP#	O22	VSS	U13
SMI#	Q24	VSS	U16
STPCLK#	P24	VSS	U19
TCK	O20	VSS	U20
TDI	O23	VSS	U21
TDO	N19	VSS	U24
THERMTRIP#	M23	VSS	V22
THRMDN	N24	VSS	W17
THRMDP	M25	VSS	W22
TMS	O24	VSS	X1
TRDY#	X18	VSS	X7
TRST#	N20	VSS	X16
VCC_CORE	A2	VSS	X19
VCC_CORE	A4	VSS	X22
VCC_CORE	B1	VSS	X23
		VSS	X24

Table 39. Via Listing in Order by Via Location (Sheet 1 of 6)

Via Locations	Signal Name	Via Locations	Signal Name
A1	VSS	M18	VSS
A2	VCC_CORE	M19	D#[2]
A3	VSS	M20	D#[5]
A4	VCC_CORE	M21	D#[0]
B1	VCC_CORE	M22	D#[1]
B2	VCC_CORE	M23	THERMTRIP#
B6	VCC_CORE	M24	D#[3]
B9	VCC_CORE	M25	THRMDP
B11	VSS	N1	VSS
B16	PICCLK	N2	VCC_CORE
B17	BPM#[0]	N4	VCC_CORE
B19	DEP#[6]	N6	VCC_CORE
B20	D#[55]	N8	VCC_CORE

Table 39. Via Listing in Order by Via Location (Sheet 2 of 6)

Via Locations	Signal Name	Via Locations	Signal Name
B21	D#[57]	N10	VCC_CORE
B22	D#[49]	N12	VCC_CORE
B24	VSS	N16	VCC_CORE
B25	VCC_CORE	N18	VSS
C14	VCC_CORE	N19	TDO
C16	BP#[2]	N20	TRST#
C17	VSS	N21	PWRGOOD
C18	DEP#[2]	N23	SELFSB0
C19	D#[56]	N24	THRMDN
C20	VSS	O8	VSS
C21	D#[53]	O10	VSS
C22	VSS	O12	VSS
C23	D#[42]	O14	VSS
C24	D#[41]	O16	VSS
C25	VSS	O19	FLUSH#
D4	VSS	O20	TCK
D5	VCC_CORE	O21	IGNNE#
D6	VSS	O22	SLP#
D16	PICD[0]	O23	TDI
D17	PRDY#	O24	TMS
D18	DEP#[1]	P8	VCC_CORE
D19	D#[63]	P10	VCC_CORE
D20	D#[62]	P12	VCC_CORE
D21	D#[51]	P14	VCC_CORE
D22	D#[46]	P16	VCC_CORE
D23	D#[45]	P18	VSS
D24	D#[52]	P21	RESET#
D25	D#[40]	P22	INIT#
E1	VCC_CORE	P23	A#20M
E4	VCC_CORE	P24	STPCLK#
E6	VCC_CORE	P25	FERR#
E10	VCC_CORE	Q8	VSS
E12	VCC_CORE	Q10	VSS
E14	LINT[1]	Q12	VSS
E16	PREQ#	Q14	VSS
E17	BPM#[1]	Q16	VSS
E18	DEP#[4]	Q18	VSS
E19	D#[58]	Q20	A#[33]

Table 39. Via Listing in Order by Via Location (Sheet 3 of 6)

Via Locations	Signal Name	Via Locations	Signal Name
E20	D#[59]	Q21	A#[35]
E21	D#[54]	Q22	VCC_CORE
E22	D#[48]	Q23	BERR#
E23	D#[47]	Q24	SMI#
E24	D#[39]	Q25	IERR#
E25	D#[34]	R4	VSS
F6	VSS	R5	VCC_CORE
F10	VSS	R6	BCLK
F14	VCC_CORE	R7	VCC_CORE
F15	LINT[0]	R8	VCC_CORE
F17	VSS	R9	VSS
F18	DEP#[7]	R10	VCC_CORE
F19	D#[61]	R11	VSS
F20	VSS	R12	VCC_CORE
F21	D#[37]	R13	VSS
F22	VSS	R14	VCC_CORE
F23	D#[36]	R15	VSS
F24	D#[44]	R16	VCC_CORE
F25	VSS	R17	VSS
G3	VCC_CORE	R18	VCC_CORE
G4	VSS	R19	VSS
G8	VCC_CORE	R21	A#[29]
G10	VCC_CORE	R22	VSS
G12	VCC_CORE	R23	A#[34]
G14	VCC_CORE	R24	A#[32]
G16	BP#[3]	R25	VSS
G17	BINT#	S3	VSS
G18	DEP#[3]	S4	VSS
G19	D#[60]	S5	VSS
G22	D#[43]	S13	RS#[1]
G23	D#[35]	S14	RP#
G24	D#[33]	S15	REQ#[2]
G25	D#[38]	S16	AP#[0]
H2	VCC_CORE	S17	BNR#
H8	VCC_CORE	S18	A#[3]
H10	VCC_CORE	S19	VCC_CORE
H16	PICD[1]	S20	A#[25]
H17	DEP#[0]	S21	A#[31]

Table 39. Via Listing in Order by Via Location (Sheet 4 of 6)

Via Locations	Signal Name	Via Locations	Signal Name
H18	DEP#[5]	S22	A#[30]
H19	D#[50]	S23	A#[26]
H20	D#[28]	S24	VCC_CORE
H21	D#[32]	T4	VCC_CORE
H22	D#[27]	T5	VCC_CORE
H23	D#[26]	T9	VCC_CORE
H24	D#[31]	T12	VCC_CORE
H25	VCC_CORE	T13	RS#[2]
I1	VSS	T15	BPRI#
I2	VSS	T16	BR1#
I8	VSS	T18	A#[5]
I10	VSS	T19	VCC_CORE
I12	VSS	T21	A#[15]
I14	VSS	T22	A#[22]
I16	VSS	T23	A#[27]
I17	VCC_CORE	T24	A#[24]
I18	VSS	U2	VCC_CORE
I19	D#[30]	U3	VSS
I20	VSS	U4	VSS
I21	D#[29]	U13	VSS
I22	D#[19]	U14	VCC_CORE
I23	D#[22]	U16	VSS
I24	D#[25]	U17	REQ#[0]
J1	VCC_CORE	U18	A#[6]
J5	VCC_CORE	U19	VSS
J6	VSS	U20	VSS
J7	VSS	U21	VSS
J8	VCC_CORE	U22	A#[23]
J9	VSS	U23	A#[28]
J10	VCC_CORE	U24	VSS
J11	VSS	V2	SELFSB1
J12	VCC_CORE	V13	HIT#
J13	VSS	V14	BR0#
J14	VCC_CORE	V15	LOCK#
J15	VSS	V16	RSP#
J16	VCC_CORE	V18	A#[9]
J17	VSS	V19	A#[10]
J18	VSS	V20	A#[13]

Table 39. Via Listing in Order by Via Location (Sheet 5 of 6)

Via Locations	Signal Name	Via Locations	Signal Name
J20	D#[24]	V21	A#[17]
J21	D#[18]	V22	VSS
J22	D#[21]	V23	A#[21]
J23	D#[20]	V24	A#[20]
J24	D#[16]	W1	VCC_CORE
J25	D#[17]	W6	VCC_CORE
K2	VCC_CORE	W9	VCC_CORE
K6	VSS	W13	RS#[0]
K8	VSS	W14	HITM#
K10	VSS	W15	REQ#[3]
K12	VSS	W16	REQ#[4]
K14	VSS	W17	VSS
K16	VSS	W18	A#[4]
K18	VSS	W19	A#[8]
K19	D#[13]	W20	A#[11]
K20	D#[11]	W21	A#[16]
K21	D#[23]	W22	VSS
K22	D#[15]	W23	A#[19]
K23	D#[10]	W24	VCC_CORE
K24	D#[12]	X1	VSS
K25	D#[14]	X2	VCC_CORE
L2	VSS	X7	VSS
L8	VCC_CORE	X13	AERR#
L10	VCC_CORE	X14	VCC_CORE
L12	VCC_CORE	X15	AP#[1]
L14	VCC_CORE	X16	VSS
L16	VCC_CORE	X17	DEFER#
L18	VSS	X18	TRDY#
L19	D#[7]	X19	VSS
L20	D#[6]	X20	A#[12]
L21	D#[9]	X21	ADS#
L22	D#[8]	X22	VSS
L23	D#[4]	X23	VSS
L25	VSS	X24	VSS
M2	VCC_CORE	Y14	DBSY#
M6	VSS	Y16	DRDY#
M8	VSS	Y17	REQ#[1]
M10	VSS	Y19	A#[7]

Table 39. Via Listing in Order by Via Location (Sheet 6 of 6)

Via Locations	Signal Name	Via Locations	Signal Name
M12	VSS	Y20	A#[14]
M14	VSS	Y21	A#[18]
M16	VSS	Y22	VCC_CORE
		Y23	VCC_CORE


6.0 Boxed Processor Specifications

6.1 Introduction

The Pentium® III processor is also offered as an Intel boxed processor. Intel boxed processors are intended for system integrators who build systems from baseboards and components. Boxed Pentium III processor are supplied with an attached fan heatsink. This section documents baseboard and system requirements for the fan heatsink that will be supplied with the boxed Pentium III processor. This section is particularly important for original equipment manufacturer's (OEM's) that manufacture baseboards for system integrators. Unless otherwise noted, all figures in this section are dimensioned in inches. Figure 44 shows a mechanical representation of a boxed Pentium III processor in the S.E.C.C.2 package. Boxed Pentium III processors will only be available in the S.E.C.C.2 package.

Note: The airflow of the fan heatsink is into the center and out of the sides of the fan heatsink.

Figure 44. Boxed Pentium® III Processor in the S.E.C.C.2 Packaging (Fan Power Cable Not Shown)



6.2 Fan Heatsink Mechanical Specifications

This section documents the mechanical specifications of the boxed Pentium III processor fan heatsinks. Baseboard manufacturers and system designers should take into account the spacial requirement for the boxed Pentium III processor in the S.E.C.C.2 package.

6.2.1 Boxed Processor Fan Heatsink Dimensions

The boxed processor is shipped with an attached fan heatsink. Clearance is required around the fan heatsink to ensure unimpeded air flow for proper cooling. Spacial requirements and dimensions for the boxed processor in S.E.C.C.2 package are shown in Figure 45 (Side View), Figure 46 (Front View), and Figure 47 (Top View). All dimensions are in inches.

Figure 45. Side View Space Requirements for the Boxed Processor with S.E.C.C.2 Packaging




Figure 46. Front View Space Requirements for the Boxed Processor with S.E.C.C.2 Packaging




Figure 47. Top View Air Space Requirements for the Boxed Processor




Table 40. Boxed Processor Fan Heatsink Spatial Dimensions

Fig. Ref. Label	Refers to Figure	Dimensions (Inches)	Min	Typ	Max
A	Figure 45	S.E.C.C.2 Fan Heatsink Depth (off processor substrate)			1.48
B	Figure 45	S.E.C.C.2 Fan Heatsink Height Above Baseboard	0.4		
C	Figure 46	S.E.C.C.2 Fan Heatsink Height			2.2
D	Figure 46	S.E.C.C.2 Fan Heatsink Width (plastic shroud only)			4.9
E	Figure 46	S.E.C.C.2 Power Cable Connector Location Form Edge of Fan Heatsink Shroud	1.4		1.45
F	Figure 47	Airflow keep out zones from end of fan heatsink	0.40		
G	Figure 47	Airflow keepout zones from face of fan heatsink	0.20		

6.2.2 Boxed Processor Fan Heatsink Weight

The boxed processor fan heatsink will not weigh more than 225 grams. See Section 4.0 and Section 5.0 for details on the processor weight and heatsink requirements.

6.2.3 Boxed Processor Retention Mechanism

The boxed processor requires processor retention mechanism(s) to secure the processor in the 242-contact slot connector. S.E.C.C.2 processors must use either retention mechanisms described in AP-826, *Mechanical Assembly and Customer Manufacturing Technology for S.E.P. Packages* (Order Number 243748) or Universal Retention Mechanisms that accept S.E.C.C., S.E.P.P. and S.E.C.C.2 packaged processors. The boxed processor will *not* ship with a retention mechanism. Baseboards designed for use by system integrators *must* include retention mechanisms that support the S.E.C.C.2 package and the appropriate installation instructions.

Baseboards designed to accept both Pentium II processors and Pentium III processors have component height restrictions for passive heatsink support designs, as described in AP-588, *Mechanical and Assembly Technology for S.E.C. Cartridge Processors* (Order Number 243333).

6.3 Fan Heatsink Electrical Requirements

6.3.1 Fan Heatsink Power Supply

The boxed processor's fan heatsink requires a +12 V power supply. A fan power cable will be shipped with the boxed processor to draw power from a power header on the baseboard. The power cable connector and pinout are shown in Figure 48. Baseboards must provide a matched power header to support the boxed processor. Table 41 contains specifications for the input and output signals at the fan heatsink connector. The cable length will be 7.0 ± 0.25 inches. The fan heatsink outputs a SENSE signal, which is an open-collector output, that pulses at a rate of two pulses per fan revolution. A baseboard pull-up resistor ($\sim 12k\Omega$) provides V_{OH} to match the baseboard-mounted fan speed monitor requirements, if applicable. Use of the SENSE signal is optional. If the SENSE signal is not used, pin 3 of the connector should be tied to GND.

The power header on the baseboard must be positioned to allow the fan heatsink power cable to reach it. The power header identification and location should be documented in the baseboard documentation, or on the baseboard itself. Figure 48 shows the location of the fan power connector relative to the 242-contact slot connector. The baseboard power header should be positioned within 4.75 inches (lateral) of the fan power connector.

Figure 48. Boxed Processor Fan Heatsink Power Cable Connector Description




Table 41. Fan Heatsink Power and Signal Specifications

Description	Min	Typ	Max
+12 V: 12 volt fan power supply	9 V	12 V	13.8 V
Ic: Fan current draw			100 mA
Ics: Fan sense signal current			10 mA
SENSE: SENSE frequency (baseboard should pull this pin up to appropriate Vcc with resistor)		2 pulses per fan revolution	

Figure 49. Recommended Baseboard Power Header Placement Relative to Fan Power Connector and Pentium® III Processor




Table 42. Baseboard Fan Power Connector Location

Fig. Ref. Labels	Dimensions (Inches)	Min	Typ	Max
V	Approximate perpendicular distance of the fan power connector from the center of the 242-contact slot connector		1.44	
W	Approximate parallel distance of the fan power connector from the edge of the 242-contact slot connector		1.45	
X	Lateral distance of the baseboard fan power header location from the fan power connector			4.75

6.4 Fan Heatsink Thermal Specifications

This section describes the cooling requirements of the fan heatsink solution utilized by the boxed processor.

6.4.1 Boxed Processor Cooling Requirements

The boxed Pentium III processor fan heatsink is designed to keep the processor within thermal specifications under the following conditions; the temperature entering the fan inlet remains below 45°C (see Figure 47), the provided airflow through the fan heatsink is unimpeded (see Figure 47), and the processor power is generated by commercially available software (applications and operating system) rather than synthetic testing hardware (silicon testers). Pentium III processor thermal and power specifications are documented in Section 4.0.

Airspace is required around the fan to ensure that the airflow through the fan heatsink is not blocked. Blocking the airflow to the fan heatsink reduces the cooling efficiency and decreases fan life. Figure 47 illustrates an acceptable airspace clearance for the fan heatsink.

7.0 Pentium® III Processor Signal Description

This section provides an alphabetical listing of all Pentium® III processor signals. The tables at the end of this section summarize the signals by direction: output, input, and I/O.

7.1 Alphabetical Signals Reference

Table 43. Signal Description (Sheet 1 of 8)

Name	Type	Description
A[35:3]#	I/O	The A[35:3]# (Address) signals define a 2 ³⁶ -byte physical memory address space. When ADS# is active, these pins transmit the address of a transaction; when ADS# is inactive, these pins transmit transaction type information. These signals must connect the appropriate pins of all agents on the processor system bus. The A[35:24]# signals are parity-protected by the AP1# parity signal, and the A[23:3]# signals are parity-protected by the AP0# parity signal. On the active-to-inactive transition of RESET#, the processors sample the A[35:3]# pins to determine their power-on configuration. See the <i>Pentium® II Processor Developer's Manual</i> (Order Number 243502) for details.
A20M#	I	If the A20M# (Address-20 Mask) input signal is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only supported in real mode. A20M# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction.
ADS#	I/O	The ADS# (Address Strobe) signal is asserted to indicate the validity of the transaction address on the A[35:3]# pins. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new transaction. This signal must connect the appropriate pins on all processor system bus agents.
AERR#	I/O	The AERR# (Address Parity Error) signal is observed and driven by all processor system bus agents, and if used, must connect the appropriate pins on all processor system bus agents. AERR# observation is optionally enabled during power-on configuration; if enabled, a valid assertion of AERR# aborts the current transaction. If AERR# observation is disabled during power-on configuration, a central agent may handle an assertion of AERR# as appropriate to the error handling architecture of the system.
AP[1:0]#	I/O	The AP[1:0]# (Address Parity) signals are driven by the request initiator along with ADS#, A[35:3]#, REQ[4:0]#, and RP#. AP1# covers A[35:24]#, and AP0# covers A[23:3]#. A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. This allows parity to be high when all the covered signals are high. AP[1:0]# should connect the appropriate pins of all processor system bus agents.
BCLK	I	The BCLK (Bus Clock) signal determines the bus frequency. All processor system bus agents must receive this signal to drive their outputs and latch their inputs on the BCLK rising edge. All external timing parameters are specified with respect to the BCLK signal.

Table 43. Signal Description (Sheet 2 of 8)

Name	Type	Description
BERR#	I/O	<p>The BERR# (Bus Error) signal is asserted to indicate an unrecoverable error without a bus protocol violation. It may be driven by all processor system bus agents, and must connect the appropriate pins of all such agents, if used. However, Pentium III processors do not observe assertions of the BERR# signal.</p> <p>BERR# assertion conditions are configurable at a system level. Assertion options are defined by the following options:</p> <ul style="list-style-type: none"> • Enabled or disabled. • Asserted optionally for internal errors along with IERR#. • Asserted optionally by the request initiator of a bus transaction after it observes an error. • Asserted by any bus agent when it observes an error in a bus transaction.
BINIT#	I/O	<p>The BINIT# (Bus Initialization) signal may be observed and driven by all processor system bus agents, and if used must connect the appropriate pins of all such agents. If the BINIT# driver is enabled during power on configuration, BINIT# is asserted to signal any bus condition that prevents reliable future information.</p> <p>If BINIT# observation is enabled during power-on configuration, and BINIT# is sampled asserted, all bus state machines are reset and any data which was in transit is lost. All agents reset their rotating ID for bus arbitration to the state after Reset, and internal count information is lost. The L1 and L2 caches are not affected.</p> <p>If BINIT# observation is disabled during power-on configuration, a central agent may handle an assertion of BINIT# as appropriate to the error handling architecture of the system.</p>
BNR#	I/O	<p>The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.</p> <p>Since multiple agents might need to request a bus stall at the same time, BNR# is a wire-OR signal which must connect the appropriate pins of all processor system bus agents. In order to avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, BNR# is activated on specific clock edges and sampled on specific clock edges.</p>
BP[3:2]#	I/O	The BP[3:2]# (Breakpoint) signals are outputs from the processor that indicate the status of breakpoints.
BPM[1:0]#	I/O	The BPM[1:0]# (Breakpoint Monitor) signals are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance.
BPRI#	I	The BPRI# (Bus Priority Request) signal is used to arbitrate for ownership of the processor system bus. It must connect the appropriate pins of all processor system bus agents. Observing BPRI# active (as asserted by the priority agent) causes all other agents to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases the bus by deasserting BPRI#.

Table 43. Signal Description (Sheet 3 of 8)

Name	Type	Description															
BR0# BR1#	I/O I	<p>The BR0# and BR1# (Bus Request) pins drive the BREQ[1:0]# signals in the system. The BREQ[1:0]# signals are interconnected in a rotating manner to individual processor pins. The table below gives the rotating interconnect between the processor and bus signals.</p> <p>BR0# (I/O) and BR1# Signals Rotating Interconnect</p> <table border="1"> <thead> <tr> <th>Bus Signal</th> <th>Agent 0 Pins</th> <th>Agent 1 Pins</th> </tr> </thead> <tbody> <tr> <td>BREQ0#</td> <td>BR0#</td> <td>BR1#</td> </tr> <tr> <td>BREQ1#</td> <td>BR1#</td> <td>BR0#</td> </tr> </tbody> </table> <p>During power-up configuration, the central agent must assert the BR0# bus signal. All symmetric agents sample their BR[1:0]# pins on active-to-inactive transition of RESET#. The pin on which the agent samples an active level determines its agent ID. All agents then configure their pins to match the appropriate bus signal protocol as shown below.</p> <p>BR[1:0]# Signal Agent IDs</p> <table border="1"> <thead> <tr> <th>Pin Sampled Active in RESET#</th> <th>Agent ID</th> </tr> </thead> <tbody> <tr> <td>BR0#</td> <td>0</td> </tr> <tr> <td>BR1#</td> <td>1</td> </tr> </tbody> </table>	Bus Signal	Agent 0 Pins	Agent 1 Pins	BREQ0#	BR0#	BR1#	BREQ1#	BR1#	BR0#	Pin Sampled Active in RESET#	Agent ID	BR0#	0	BR1#	1
Bus Signal	Agent 0 Pins	Agent 1 Pins															
BREQ0#	BR0#	BR1#															
BREQ1#	BR1#	BR0#															
Pin Sampled Active in RESET#	Agent ID																
BR0#	0																
BR1#	1																
BSEL0	I/O	<p>This bidirectional signal is used to select the system bus frequency. A logic low will select a 66 MHz system bus frequency and a logic high (3.3 V) will select a 100 MHz system bus frequency. The frequency is determined by the processor(s). All system bus agents must operate at the same frequency; in a 2-way MP Pentium III processor configuration, this signal must connect the pins of both processors. On baseboards which support operation at either 66- or 100 MHz, this signal must be pulled up to 3.3 V with a 200Ω resistor (as shown in the figure below) and provided as a frequency selection signal to the clock driver/synthesizer. If the system baseboard is not capable of operating at 100 MHz (e.g., Intel® 440FX and 440LX PCIsset-based systems), it should ground this signal and generate a 66 MHz system bus frequency. This signal can also be incorporated into RESET# logic on the baseboard if only 100 MHz operation is supported (thus forcing the RESET# signal to remain active as long as the BSEL0# signal is low).</p> <p>BSEL0# Pin Example</p>															
D[63:0]#	I/O	<p>The D[63:0]# (Data) signals are the data signals. These signals provide a 64-bit data path between the processor system bus agents, and must connect the appropriate pins on all such agents. The data driver asserts DRDY# to indicate a valid data transfer.</p>															

Table 43. Signal Description (Sheet 4 of 8)

Name	Type	Description
DBSY#	I/O	The DBSY# (Data Bus Busy) signal is asserted by the agent responsible for driving data on the processor system bus to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must connect the appropriate pins on all processor system bus agents.
DEFER#	I	The DEFER# signal is asserted by an agent to indicate that a transaction cannot be guaranteed in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory or I/O agent. This signal must connect the appropriate pins of all processor system bus agents.
DEP[7:0]#	I/O	The DEP[7:0]# (Data Bus ECC Protection) signals provide optional ECC protection for the data bus. They are driven by the agent responsible for driving D[63:0]#, and must connect the appropriate pins of all processor system bus agents which use them. The DEP[7:0]# signals are enabled or disabled for ECC protection during power on configuration.
DRDY#	I/O	The DRDY# (Data Ready) signal is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-cycle data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of all processor system bus agents.
EMI	I	EMI pins should be connected to baseboard ground and/or to chassis ground through zero ohm (0Ω) resistors. The zero ohm resistors should be placed in close proximity to the processor connector. The path to chassis ground should be short in length and have a low impedance. These pins are used for EMI management purposes.
FERR#	O	The FERR# (Floating-point Error) signal is asserted when the processor detects an unmasked floating-point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility with systems using MS-DOS*-type floating-point error reporting.
FLUSH#	I	When the FLUSH# input signal is asserted, processors write back all data in the Modified state from their internal caches and invalidate all internal cache lines. At the completion of this operation, the processor issues a Flush Acknowledge transaction. The processor does not cache any new data while the FLUSH# signal remains asserted. FLUSH# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction. On the active-to-inactive transition of RESET#, each processor samples FLUSH# to determine its power-on configuration. See the <i>P6 Family of Processors Hardware Developer's Manual</i> (Order Number 244001) for details.
HIT# HITM#	I/O I/O	The HIT# (Snoop Hit) and HITM# (Hit Modified) signals convey transaction snoop operation results, and must connect the appropriate pins of all processor system bus agents. Any such agent may assert both HIT# and HITM# together to indicate that it requires a snoop stall, which can be continued by reasserting HIT# and HITM# together.
IERR#	O	The IERR# (Internal Error) signal is asserted by a processor as the result of an internal error. Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the processor system bus. This transaction may optionally be converted to an external error signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until the assertion of RESET#, BINIT#, or INIT#.

Table 43. Signal Description (Sheet 5 of 8)

Name	Type	Description
IGNNE#	I	The IGNNE# (Ignore Numeric Error) signal is asserted to force the processor to ignore a numeric error and continue to execute noncontrol floating-point instructions. If IGNNE# is deasserted, the processor generates an exception on a noncontrol floating-point instruction if a previous floating-point instruction caused an error. IGNNE# has no effect when the NE bit in control register 0 is set. IGNNE# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction.
INIT#	I	The INIT# (Initialization) signal, when asserted, resets integer registers inside all processors without affecting their internal (L1 or L2) caches or floating-point registers. Each processor then begins execution at the power-on Reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal and must connect the appropriate pins of all processor system bus agents. If INIT# is sampled active on the active to inactive transition of RESET#, then the processor executes its Built-in Self-Test (BIST).
LINT[1:0]	I	The LINT[1:0] (Local APIC Interrupt) signals must connect the appropriate pins of all APIC Bus agents, including all processors and the core logic or I/O APIC component. When the APIC is disabled, the LINT0 signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a nonmaskable interrupt. INTR and NMI are backward compatible with the signals of those names on the Pentium processor. Both signals are asynchronous. Both of these signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after Reset, operation of these pins as LINT[1:0] is the default configuration.
LOCK#	I/O	The LOCK# signal indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of all processor system bus agents. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction end of the last transaction. When the priority agent asserts BPRI# to arbitrate for ownership of the processor system bus, it will wait until it observes LOCK# deasserted. This enables symmetric agents to retain ownership of the processor system bus throughout the bus locked operation and ensure the atomicity of lock.
PICCLK	I	The PICCLK (APIC Clock) signal is an input clock to the processor and core logic or I/O APIC which is required for operation of all processors, core logic, and I/O APIC components on the APIC bus.
PICD[1:0]	I/O	The PICD[1:0] (APIC Data) signals are used for bidirectional serial message passing on the APIC bus, and must connect the appropriate pins of all processors and core logic or I/O APIC components on the APIC bus.
PRDY#	O	The PRDY (Probe Ready) signal is a processor output used by debug tools to determine processor debug readiness.
PREQ#	I	The PREQ# (Probe Request) signal is used by debug tools to request debug operation of the processors.

Table 43. Signal Description (Sheet 6 of 8)

Name	Type	Description
PWRGOOD	I	<p>The PWRGOOD (Power Good) signal is a 2.5 V tolerant processor input. The processor requires this signal to be a clean indication that the clocks and power supplies ($V_{CC_{CORE}}$, etc.) are stable and within their specifications. Clean implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high (2.5 V) state. The figure below illustrates the relationship of PWRGOOD to other system signals. PWRGOOD can be driven inactive at any time, but clocks and power must again be stable before a subsequent rising edge of PWRGOOD. It must also meet the minimum pulse width specification in Table 14 and Table 15, and be followed by a 1 ms RESET# pulse.</p> <p>The PWRGOOD signal must be supplied to the processor; it is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout boundary scan operation.</p> <p>PWRGOOD Relationship at Power-On</p> <p style="text-align: right;">D0026-00</p>
REQ[4:0]#	I/O	<p>The REQ[4:0]# (Request Command) signals must connect the appropriate pins of all processor system bus agents. They are asserted by the current bus owner over two clock cycles to define the currently active transaction type.</p>
RESET#	I	<p>Asserting the RESET# signal resets all processors to known states and invalidates their L1 and L2 caches without writing back any of their contents. RESET# must stay active for at least one millisecond after $V_{CC_{CORE}}$ and CLK have reached their proper specifications. On observing active RESET#, all processor system bus agents will deassert their outputs within two clocks.</p> <p>A number of bus signals are sampled at the active-to-inactive transition of RESET# for power-on configuration. These configuration options are described in the <i>P6 Family of Processors Hardware Developer's Manual</i> (Order Number 244001) for details.</p> <p>The processor may have its outputs tristated via power-on configuration. Otherwise, if INIT# is sampled active during the active-to-inactive transition of RESET#, the processor will execute its Built-in Self-Test (BIST). Whether or not BIST is executed, the processor will begin program execution at the power on Reset vector (default 0_FFFF_FFF0h). RESET# must connect the appropriate pins of all processor system bus agents.</p>
RP#	I/O	<p>The RP# (Request Parity) signal is driven by the request initiator, and provides parity protection on ADS# and REQ[4:0]#. It must connect the appropriate pins of all processor system bus agents.</p> <p>A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. This definition allows parity to be high when all covered signals are high.</p>
RS[2:0]#	I	<p>The RS[2:0]# (Response Status) signals are driven by the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of all processor system bus agents.</p>

Table 43. Signal Description (Sheet 7 of 8)

Name	Type	Description												
RSP#	I	<p>The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for completion of the current transaction) during assertion of RS[2:0]#, the signals for which RSP# provides parity protection. It must connect the appropriate pins of all processor system bus agents.</p> <p>A correct parity signal is high if an even number of covered signals are low and low if an odd number of covered signals are low. While RS[2:0]# = 000, RSP# is also high, since this indicates it is not being driven by any agent guaranteeing correct parity.</p>												
SLOTOCC#	O	<p>The SLOTOCC# signal is defined to allow a system design to detect the presence of a terminator card or processor in a SC242 connector. Combined with the VID combination of VID[4:0]= 11111 (see Section 2.6), a system can determine if a SC242 connector is occupied, and whether a processor core is present. See the table below for states and values for determining the type of cartridge in the SC242 connector.</p> <p>SC242 Occupation Truth Table</p> <table border="1"> <thead> <tr> <th>Signal</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>SLOTOCC# VID[4:0]</td> <td>0 Anything other than '11111'</td> <td>Processor with core in SC242 connector.</td> </tr> <tr> <td>SLOTOCC# VID[4:0]</td> <td>0 11111</td> <td>Terminator cartridge in SC242 connector (i.e., no core present).</td> </tr> <tr> <td>SLOTOCC# VID[4:0]</td> <td>1 Any value</td> <td>SC242 connector not occupied.</td> </tr> </tbody> </table>	Signal	Value	Status	SLOTOCC# VID[4:0]	0 Anything other than '11111'	Processor with core in SC242 connector.	SLOTOCC# VID[4:0]	0 11111	Terminator cartridge in SC242 connector (i.e., no core present).	SLOTOCC# VID[4:0]	1 Any value	SC242 connector not occupied.
Signal	Value	Status												
SLOTOCC# VID[4:0]	0 Anything other than '11111'	Processor with core in SC242 connector.												
SLOTOCC# VID[4:0]	0 11111	Terminator cartridge in SC242 connector (i.e., no core present).												
SLOTOCC# VID[4:0]	1 Any value	SC242 connector not occupied.												
SLP#	I	<p>The SLP# (Sleep) signal, when asserted in Stop-Grant state, causes processors to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. Processors in this state will not recognize snoops or interrupts. The processor will recognize only assertions of the SLP#, STPCLK#, and RESET# signals while in Sleep state. If SLP# is deasserted, the processor exits Sleep state and returns to Stop-Grant state, restarting its internal clock signals to the bus and APIC processor core units.</p>												
SMI#	I	<p>The SMI# (System Management Interrupt) signal is asserted asynchronously by system logic. On accepting a System Management Interrupt, processors save the current state and enter System Management Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program execution from the SMM handler.</p>												
STPCLK#	I	<p>The STPCLK# (Stop Clock) signal, when asserted, causes processors to enter a low power Stop-Grant state. The processor issues a Stop-Grant Acknowledge transaction, and stops providing internal clock signals to all processor core units except the bus and APIC units. The processor continues to snoop bus transactions and service interrupts while in Stop-Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous input.</p>												
TCK	I	<p>The TCK (Test Clock) signal provides the clock input for the processor Test Bus (also known as the Test Access Port).</p>												
TDI	I	<p>The TDI (Test Data In) signal transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support.</p>												
TDO	O	<p>The TDO (Test Data Out) signal transfers serial test data out of the processor. TDO provides the serial output needed for JTAG specification support.</p>												
TESTHI	I	<p>The TESTHI signal must be connected to a 2.5 V power source through a 1-100 kΩ resistor for proper processor operation.</p>												

Table 43. Signal Description (Sheet 8 of 8)

Name	Type	Description
THERMDN	O	Thermal Diode Cathode. Used to calculate core temperature. See Section 4.1.
THERMDP	I	Thermal Diode Anode. Used to calculate core temperature. See Section 4.1.
THERMTRIP#	O	The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 135 °C. This is signaled to the system by the THERMTRIP# (Thermal Trip) pin. Once activated, the signal remains latched, and the processor stopped, until RESET# goes active. There is no hysteresis built into the thermal sensor itself; as long as the die temperature drops below the trip level, a RESET# pulse will reset the processor and execution will continue. If the temperature has not dropped below the trip level, the processor will continue to drive THERMTRIP# and remain stopped.
TMS	I	The TMS (Test Mode Select) signal is a JTAG specification support signal used by debug tools.
TRDY#	I	The TRDY# (Target Ready) signal is asserted by the target to indicate that it is ready to receive a write or implicit writeback data transfer. TRDY# must connect the appropriate pins of all processor system bus agents.
TRST#	I	The TRST# (Test Reset) signal resets the Test Access Port (TAP) logic. TRST# must be driven low during power on Reset. This can be done with a 680 ohm pull-down resistor.
VID[4:0]	O	The VID[4:0] (Voltage ID) pins can be used to support automatic selection of power supply voltages. These pins are not signals, but are either an open circuit or a short circuit to VSS on the processor. The combination of opens and shorts defines the voltage required by the processor. The VID pins are needed to cleanly support voltage specification variations on processors. See Table 2 for definitions of these pins. The power supply must supply the voltage that is requested by these pins, or disable itself.

7.2 Signal Summaries

Table 44 through Table 47 list attributes of the processor output, input, and I/O signals.

Table 44. Output Signals

Name	Active Level	Clock	Signal Group
FERR#	Low	Asynch	CMOS Output
IERR#	Low	Asynch	CMOS Output
PRDY#	Low	BCLK	AGTL+ Output
SLOTOCC#	Low	Asynch	Power/Other
TDO	High	TCK	TAP Output
THERMTRIP#	Low	Asynch	CMOS Output
VID[4:0]	High	Asynch	Power/Other

Table 45. Input Signals

Name	Active Level	Clock	Signal Group	Qualified
A20M#	Low	Asynch	CMOS Input	Always ¹
BPRI#	Low	BCLK	AGTL+ Input	Always
BR1#	Low	BCLK	AGTL+ Input	Always
BCLK	High	—	System Bus Clock	Always
DEFER#	Low	BCLK	AGTL+ Input	Always
FLUSH#	Low	Asynch	CMOS Input	Always ¹
IGNNE#	Low	Asynch	CMOS Input	Always ¹
INIT#	Low	Asynch	CMOS Input	Always ¹
INTR	High	Asynch	CMOS Input	APIC disabled mode
LINT[1:0]	High	Asynch	CMOS Input	APIC enabled mode
NMI	High	Asynch	CMOS Input	APIC disabled mode
PICCLK	High	—	APIC Clock	Always
PREQ#	Low	Asynch	CMOS Input	Always
PWRGOOD	High	Asynch	CMOS Input	Always
RESET#	Low	BCLK	AGTL+ Input	Always
RS[2:0]#	Low	BCLK	AGTL+ Input	Always
RSP#	Low	BCLK	AGTL+ Input	Always
SLP#	Low	Asynch	CMOS Input	During Stop-Grant state
SMI#	Low	Asynch	CMOS Input	
STPCLK#	Low	Asynch	CMOS Input	
TCK	High	—	TAP Input	
TDI	High	TCK	TAP Input	
TESTHI	High	Asynch	Power/Other	Always
TMS	High	TCK	TAP Input	
TRST#	Low	Asynch	TAP Input	
TRDY#	Low	BCLK	AGTL+ Input	

NOTE:

1. Synchronous assertion with active TDRY# ensures synchronization.

Table 46. Input/Output Signals (Single Driver)

Name	Active Level	Clock	Signal Group	Qualified
BSEL0	High	Asynch	Power/Other	Always
A[35:3]#	Low	BCLK	AGTL+ I/O	ADS#, ADS#+1
ADS#	Low	BCLK	AGTL+ I/O	Always
AP[1:0]#	Low	BCLK	AGTL+ I/O	ADS#, ADS#+1
BR0#	Low	BCLK	AGTL+ I/O	Always
BP[3:2]#	Low	BCLK	AGTL+ I/O	Always
BPM[1:0]#	Low	BCLK	AGTL+ I/O	Always
D[63:0]#	Low	BCLK	AGTL+ I/O	DRDY#
DBSY#	Low	BCLK	AGTL+ I/O	Always
DEP[7:0]#	Low	BCLK	AGTL+ I/O	DRDY#
DRDY#	Low	BCLK	AGTL+ I/O	Always
LOCK#	Low	BCLK	AGTL+ I/O	Always
REQ[4:0]#	Low	BCLK	AGTL+ I/O	ADS#, ADS#+1
RP#	Low	BCLK	AGTL+ I/O	ADS#, ADS#+1

Table 47. Input/Output Signals (Multiple Driver)

Name	Active Level	Clock	Signal Group	Qualified
AERR#	Low	BCLK	AGTL+ I/O	ADS#+3
BERR#	Low	BCLK	AGTL+ I/O	Always
BNR#	Low	BCLK	AGTL+ I/O	Always
BINIT#	Low	BCLK	AGTL+ I/O	Always
HIT#	Low	BCLK	AGTL+ I/O	Always
HITM#	Low	BCLK	AGTL+ I/O	Always
PICD[1:0]	High	PICCLK	APIC I/O	Always