

## Pentium<sup>®</sup> II Xeon<sup>™</sup> Processor Specification Update

Release Date: April 1999

Order Number: 243776-012

The Pentium® II Xeon™ processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this Specification Update.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium<sup>®</sup> II Xeon™ processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

The Specification Update should be publicly available following the last shipment date for a period of time equal to the specific product's warranty period. Hardcopy Specification Updates will be available for one (1) year following End of Life (EOL). Web access will be available for three (3) years following EOL.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <a href="http://www.intel.com">http://www.intel.com</a>

Copyright © Intel Corporation 1999.

\* Third-party brands and names are the property of their respective owners.

## **CONTENTS**

REVISION HISTORY	v
PREFACE	V
Specification Update for the Pentium <sup>®</sup> II Xeon™ Processor	1
GENERAL INFORMATION	3
ERRATA	g
DOCUMENTATION CHANGES	35
SPECIFICATION CLARIFICATIONS	36
SPECIFICATION CHANGES	37



## **REVISION HISTORY**

Date of Revision	Version	Description	
May 1998	-001	This document is the first Specification Update for the Pentium <sup>®</sup> II Xeon <sup>™</sup> processor.	
June 1998	-002	Updated Erratum 29. Added Erratum 34, Specification Clarifications 8 through 13, and Documentation Changes 13 through 16.	
July 1998	-003	Launch edition of the Pentium II Xeon processor Specification Update. Added Errata 35 through 37.	
August 1998	-004	Added Processor Markings. Updated Errata 6, 29, and 34 through 37. Added Erratum 38. Updated Specification Clarification 4.	
September 1998	-005	Updated Pentium II Xeon Processor Identification and Package Information table. Added B1 stepping information. Added Specification Change 1. Updated Errata 35 and 36. Added Errata 39 through 42.	
October 1998	-006	Updated Pentium II Xeon Processor Identification and Package Information table. Modified entry numbering. Updated Errata 1 and 27. Added Specification Changes 2 and 3. Added Errata 43 through 45. Added Specification Clarifications 14 and 15.	
November 1998	-007	Updated Pentium II Xeon Processor Identification and Package Information table. Updated Errata status in Summary Table of Changes. Updated Erratum D31. Added Specification Change D4. Added Errata D46 and D47. Added Specification Clarification D16. Updated Documentation Change D10. Added Documentation Change D17.	
December 1998	-008	Updated Specification Change D2. Added Erratum D48. Added Specification Change D5. Updated processor identification table.	
January 1999	-009	Added Specification Change D6. Added Errata D49 through D52. Added Documentation Changes D18 through D20. Updated processor identification table.	
February 1999	-010	Updated processor identification table. Added Erratum D53.	
Removed Specification Changes, Specification Clarifi Document Changes that have been incorporated into		Added Specification Change D3. Added S-Spec Definition. Removed Specification Changes, Specification Clarifications, and Document Changes that have been incorporated into the appropriate documentation. Renumbered remaining items.	
April 1999	-012	Moved revised Mixed Steppings statement to the General Information section and renumbered remaining items.	



#### **PREFACE**

This document is an update to the specifications contained in the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet (Order Number 243770) and the *Intel Architecture Software Developer's Manual, Volumes 1, 2 and 3* (Order Numbers 243190, 243191, and 243192, respectively). It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools. It contains S-Specs, Specification Changes, Errata, Specification Clarifications, and Documentation Changes.

#### Nomenclature

**S-Spec Number** is a five digit code used to identify products. Products are differentiated by their unique characteristics, e.g., core speed, L2 cache size, package type, etc. as described in the processor identification information table. Care should be taken to read all notes associated with each S-Spec number.

**Specification Changes** are modifications to the current published specifications for the Pentium<sup>®</sup> II Xeon<sup>™</sup> processor. These changes will be incorporated in the next release of the specifications.

**Errata** are design defects or errors. Errata may cause the Pentium II Xeon processor's behavior to deviate from published specifications. Hardware and software designed to be used with any given processor must assume that all errata documented for that processor are present on all devices unless otherwise noted.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

#### Identification Information

The Pentium II Xeon processor can be identified by the following values:

Family <sup>1</sup>	400 and 450 MHz Pentium <sup>®</sup> II Xeon <sup>™</sup> Processor <sup>2</sup>		
0110	0101		

#### NOTES:

- The Family corresponds to bits [11:8] of the EDX register after Reset, bits [11:8] of the EAX register after the CPUID
  instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through
  Boundary Scan.
- 2. The Model corresponds to bits [7:4] of the EDX register after Reset, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.

The Pentium II Xeon processor's second level (L2) cache size can be determined by the following register contents:

512-Kbyte Unified L2 Cache <sup>1</sup>	43h
1-Mbyte Unified L2 Cache <sup>1</sup>	44h
2-Mbyte Unified L2 Cache <sup>1</sup>	45h

#### NOTE:


 For the Pentium<sup>®</sup> II Xeon™ processor, the unified L2 cache size corresponds to a token in the EDX register after the CPUID instruction is executed with a 2 in the EAX register. Other Intel microprocessor models or families may move this information to other bit positions or otherwise reformat the result returned by this instruction; generic code should parse the resulting token stream according to the definition of the CPUID instruction.


# Specification Update for the Pentium® II Xeon™ Processor




### **GENERAL INFORMATION**

## Pentium® II Xeon™ and Boxed Pentium® II Xeon™ Processor Markings





## Dynamic Mark Area







#### Pentium® II Xeon™ Processor Identification and Package Information

S-Spec Number	Core Stepping	CPUID	Speed (MHz)	L2 Size (Kbytes)	GC82459AA (C6C) Stepping	Processor Substrate Revision	Cartridge Revision	Notes
SL2NB	В0	0652h	400	1024	А3	1M/2M-Pf	2.0	1, 2, 3, 4, 6
SL2RH	В0	0652h	400	512	А3	512K-Pb	2.0	1, 2, 3, 4, 6
SL2XJ	B1	0653h	450	512	B0	512K-Oa	2.0	7, 9, 10
SL2XK	B1	0653h	450	1024	В0	1M/2M-Oa	2.0	7, 9, 10
SL2XL	B1	0653h	450	2048	В0	1M/2M-Oa	2.0	7, 9, 10
SL33T	B1	0653h	450	512	В0	512K-oA	2.0	4, 7, 8, 9, 10
SL344	В0	0652h	400	512	А3	512K-pB	2.0	1, 2, 3, 5, 6
SL345	В0	0652h	400	1024	А3	1M/2M-pF	2.0	1, 2, 3, 5, 6
SL34H	B1	0653h	400	512	А3	512K-pB	2.0	1, 2, 5, 6
SL34J	B1	0653h	400	1024	А3	1M/2M-pF	2.0	1, 2, 5, 6
SL354	B1	0653h	450	512	В0	512K-oA	2.0	4, 7, 9, 10
SL35N	B1	0653h	400	512	А3	512K-pB	2.0	1, 2, 5, 6, 8
SL35P	B1	0653h	400	1024	А3	1M/2M-pF	2.0	1, 2, 5, 6, 8
SL36W	B1	0653h	450	512	В0	512K-oA	2.0	7, 8, 9, 10
SL33U	B1	0653h	450	1024	В0	1M/2M-oA	2.0	7, 8, 9, 10
SL33V	B1	0653h	450	2048	B0	1M/2M-oA	2.0	7, 8, 9, 10

#### NOTES:

- 1. These processors will not shut down automatically on assertion of THERMTRIP#.
- 2. These processors are affected by Erratum D30.
- These Processor Information ROM in these processors contain the S-spec number, but the leading "S" character is replaced with a space character.
- These processors are affected by Erratum D36.
- 5. These processors must be operated at a TPLATE specification of 65 °C.
- 6. These processors require an SMBus input setup time (T57) of 800 ns.
- 7. Error Checking and Correcting (ECC) for the L2 cache transactions cannot be disabled on these processors.
- 8. This is a boxed processor with attached passive heatsink See Specification Change D6 of this document for the boxed processor specification.
- 9. These processors are affected by Erratum D49.
- 10. These processors are affected by Erratum D50.



#### Summary Table of Changes

The following table indicates the Errata which apply to Pentium II Xeon processors. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

#### **CODES USED IN SUMMARY TABLE**

X: Specification Change, Erratum, Specification Clarification, or Documentation

Change applies to the given processor stepping.

Doc: Intel intends to update the appropriate documentation in a future revision.

Fix: This erratum is intended to be fixed in a future stepping of the component.

Fixed: This erratum has been previously fixed.

NoFix: There are no plans to fix this erratum.

(No mark) or (blank box): This item is fixed in or does not apply to the given stepping.

AP: APIC related erratum.

SUB: This column refers to errata on the Pentium<sup>®</sup> II Xeon<sup>™</sup> processor's substrate or

components other than the processor core.

Shaded: This item is either new or modified from the previous version of the document.

Some of Intel's Specification Updates will be undergoing a numbering methodology change to reduce confusion when referring to errata which affect a specific product. Each Specification Update item will be prefixed with a capital letter to distinguish the product it refers to. The key below details the letters which will be used for the current Intel microprocessor Specification Updates:

A = Pentium® II processor

 $B = Mobile \ Pentium^{\circledR} \ II \ processor$ 

C = Intel® Celeron™ processor

D = Pentium® II Xeon™ processor

E = Pentium® III processor

G = Pentium® III Xeon™ processor

H = Intel® Mobile Celeron™ processor

The Specification Updates for the Pentium® processor, Pentium® Pro processor, and other Intel products will not be implementing such a convention at this time.



NO.	В0	В1	SUB	Plans	ERRATA	
D1	Х	Х		NoFix	FP Data Operand Pointer may be incorrectly calculated after FP access which wraps 64-Kbyte boundary in 16-bit code	
D2	Χ	Χ		NoFix	Differences exist in debug exception reporting	
D3	Χ	Χ		NoFix	FLUSH# servicing delayed while waiting for STARTUP_IPI in MP systems	
D4	Χ	Χ		NoFix	Code fetch matching disabled debug register may cause debug exception	
D5	Χ	Χ		NoFix	Double ECC error on read may result in BINIT#	
D6	Χ	Χ		NoFix	FP inexact-result exception flag may not be set	
D7	Χ	Χ		NoFix	BTM for SMI will contain incorrect FROM EIP	
D8	Χ	Χ		NoFix	I/O restart in SMM may fail after simultaneous MCE	
D9	Х	Χ		NoFix	Branch traps do not function if BTMs are also enabled	
D10	Χ	Χ		NoFix	Checker BIST failure in FRC mode not signaled	
D11	Х	Χ		NoFix	BINIT# assertion causes FRCERR assertion in FRC mode	
D12	Χ	Χ		NoFix	Machine check exception handler may not always execute successfully	
D13	Х	Χ		NoFix	LBER may be corrupted after some events	
D14	Χ	Χ		NoFix	BTMs may be corrupted during simultaneous L1 cache line replacement	
D15	Х	Χ		NoFix	A20M# my be inverted after returning from SMM and Reset	
D16	Χ	Χ		NoFix	Near CALL to ESP creates unexpected EIP address	
D17	Х	Χ		NoFix	Mixed cacheability of lock variables problematic in MP systems	
D18	Χ	Χ		NoFix	MCE due to L2 parity error gives L1 MCACOD.LL	
D19	Х	Χ		NoFix	Memory Type field undefined for nonmemory operations	
D20	Χ	Χ		NoFix	Infinite snoop stall during L2 initialization of MP systems	
D21	Х	Χ		NoFix	FP Data Operand Pointer may not be zero after power on or Reset	
D22	Χ	Χ		NoFix	Premature execution of a load operation prior to exception handler invocation	
D23	Χ	Χ		NoFix	EFLAGS discrepancy on page fault after multiprocessor TLB shootdown	
D24	Χ	Χ		NoFix	Read portion of RMW instruction may execute twice	
D25	Χ	Χ		Fix	Test pin must be high during power up	
D26			Х	Fixed	Processor Information ROM uses WP pin	
D27	Χ	Χ		NoFix	Intervening writeback may occur during locked transaction	
D28	Х	Х		NoFix	MC2_STATUS MSR has model-specific error code and Machine Check Architecture error code reversed	
D29	Χ	Χ		NoFix	Cache access while changing BBL_CR_CTL3 configuration may cause hang	
D30			Х	Fix	Thermal sensor may assert SMBALERT# incorrectly	
D31	Χ	Χ		NoFix	MOVD following zeroing instruction can cause incorrect result	
D32	Χ	Χ	_	NoFix	Top 4 PAT entries not usable with Mode B or Mode C paging	
D33	Χ	Χ		NoFix	MOV with debug register causes debug exception	
D34	Χ	Χ		Fix	UC write may be reordered around a cacheable write	



NO.	В0	В1	SUB	Plans	ERRATA	
D35	Χ	Χ		Fix	Misprediction in program flow may cause unexpected instruction execution	
D36	Χ	Χ		Fix	System bus ECC may report false errors	
D37	Χ			Fixed	Full In Order Queue may cause infinite DBSY# assertion	
D38	Χ	Χ		NoFix	Data Breakpoint Exception in a displacement relative near call may corrupt EIP	
D39	Χ	Χ		NoFix	Fault on REP CMPS/SCAS operation may cause incorrect EIP	
D40	Χ	Χ		NoFix	System bus ECC not functional with 2:1 ratio	
D41	Χ	Χ		NoFix	RDMSR or WRMSR to invalid MSR address may not cause GP fault	
D42	Χ			Fixed	Null selectors may cause FRC errors in FRC-enabled systems	
D43	Х	Х		NoFix	SYSENTER/SYSEXIT instructions can implicitly load "null segment selector" to SS and CS registers	
D44	Χ	Χ		NoFix	PRELOAD followed by EXTEST does not load boundary scan data	
D45	Χ	Χ		NoFix	Far jump to new TSS with D-bit cleared may cause system hang	
D46	Χ	Χ		NoFix	Illegal opcode during L2 cache initialization	
D47	Х	Х		NoFix	Incorrect chunk ordering may prevent execution of the Machine Check Exception handler after BINIT#	
D48	Χ	Χ		NoFix	Resume flag may not be cleared after debug exception	
D49				Fix	Thermal sensor leakage current may exceed specification	
D50	Χ	Χ		NoFix	System bus address parity checking may report false AERR#	
D51	Χ	Χ		NoFix	Misaligned locked access to APIC space results in hang	
D52	Χ	Χ		NoFix	Potential loss of data coherency during MP data ownership transfer	
D53	Х	Х		NoFix	Memory ordering based synchronization may cause a livelock condition in MP systems	
D1AP	Χ	Χ		NoFix	APIC access to cacheable memory causes shutdown	
D2AP	Χ	Х		NoFix	MP systems may hang due to catastrophic errors during BSP determination	
D3AP	Х	Х		NoFix	Write to mask LVT (programmed as EXTINT) will not deassert outstanding interrupt	

NO.	В0	В1	SUB	Plans	SPECIFICATION CLARIFICATIONS
D1	Χ	Χ		Doc	Thermal sensor SMBus address latching

NO.	В0	В1	SUB	Plans	SPECIFICATION CHANGES	
D1	Χ			Doc	Locks across cache line boundary disable bit added	
D2	Х	Χ		Doc	Non-GTL+ output leakage current change	



#### Mixed Steppings in MP Systems

Intel Corporation fully supports mixed steppings of Pentium II Xeon processors. The following list and processor matrix describes the requirements to support mixed steppings:

- While Intel has done nothing to specifically prevent processors operating at differing frequencies from
  functioning within a multiprocessor system, there may be uncharacterized errata that exist in such
  configurations. Intel does not support such configurations. In mixed stepping systems, all processors must
  operate at identical frequencies (i.e., the highest frequency rating commonly supported by all processors).
- While there are no known issues associated with the mixing of processors with differing cache sizes in a
  multiprocessor system, and Intel has done nothing to specifically prevent such system configurations from
  operating, Intel does not support such configurations since there may be uncharacterized errata that exist.
  In mixed stepping systems, all processors must be of the same cache size.
- While Intel believes that certain customers may wish to perform validation of system configurations with mixed frequency or cache sizes, and that those efforts are an acceptable option to our customers, customers would be fully responsible for the validation of such configurations.
- The workarounds identified in this and following specification updates must be properly applied to each processor in the system. Certain errata are specific to the multiprocessor environment and are identified in the Mixed Stepping Processor Matrix found at the end of this section. Errata for all processor steppings will affect system performance if not properly worked around. Also see the "Pentium® II Xeon™ Processor Identification and Package Information" section for additional details on which processors are affected by specific errata.
- In mixed stepping systems, the processor with the lowest feature-set, as determined by the CPUID Feature
  Bytes, must be the Bootstrap Processor (BSP). In the event of a tie in feature-set, the tie should be
  resolved by selecting the BSP as the processor with the lowest stepping as determined by the CPUID
  instruction.
- Functional Redundancy Checking Mode (FRC mode) is not supported using a master and checker pair of
  processors with different stepping, model number, cache size, or frequency.

In the following processor matrix, "NI" indicates that there are currently no known issues associated with mixing these steppings. A number indicates that a known issue has been identified as listed in the table following the matrix. A multiprocessor system using mixed processor steppings must assure that errata are addressed appropriately for each processor.

#### **Mixed Stepping Processor Matrix**

Stepping	В0	<b>B1</b> 1,2	
В0	1,2		
B1	1,2	1	

#### NOTES:

- Some of these processors are affected by errata which may affect the features an MP system is able to support. See the "Pentium® II Xeon™ Processor Identification and Package Information" for details on which processors are affected by these errata.
- Some B0 stepping processors must be operated at a lower T<sub>PLATE</sub> specification than normal (65 °C). See the "Pentium®
  II Xeon™ Processor Identification and Package Information" for more details.



#### **ERRATA**

## D1. FP Data Operand Pointer May Be Incorrectly Calculated After FP Access Which Wraps 64-Kbyte Boundary in 16-Bit Code

**PROBLEM:** The FP Data Operand Pointer is the effective address of the operand associated with the last noncontrol floating-point instruction executed by the machine. If an 80-bit floating-point access (load or store) occurs in a 16-bit mode other than protected mode (in which case the access will produce a segment limit violation), the memory access wraps a 64-Kbyte boundary, and the floating-point environment is subsequently saved, the value contained in the FP Data Operand Pointer may be incorrect.

**IMPLICATION:** A 32-bit operating system running 16-bit floating-point code may encounter this erratum, under the following conditions:

- The operating system is using a segment greater than 64 Kbytes in size.
- An application is running in a 16-bit mode other than protected mode.
- An 80-bit floating-point load or store which wraps the 64-Kbyte boundary is executed.
- The operating system performs a floating-point environment store (FSAVE/FNSAVE/FSTENV/FNSTENV)
  after the above memory access.
- The operating system uses the value contained in the FP Data Operand Pointer.

Wrapping an 80-bit floating-point load around a segment boundary in this way is not a normal programming practice. Intel has not currently identified any software which exhibits this behavior.

**WORKAROUND:** If the FP Data Operand Pointer is used in an OS which may run 16-bit floating-point code, care must be taken to ensure that no 80-bit floating-point accesses are wrapped around a 64-Kbyte boundary.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D2. Differences Exist in Debug Exception Reporting

**PROBLEM:** There exist some differences in the reporting of code and data breakpoint matches between that specified by previous Intel processors' specifications and the behavior of the Pentium II Xeon processor, as described below:

#### CASE 1:

The first case is for a breakpoint set on a MOVSS or POPSS instruction, when the instruction following it causes a debug register protection fault (DR7.gd is already set, enabling the fault). The Pentium processor reports delayed data breakpoint matches from the MOVSS or POPSS instructions by setting the matching DR6.bi bits, along with the debug register protection fault (DR6.bd). If additional breakpoint faults are matched during the call of the debug fault handler, the Pentium processor sets the breakpoint match bits (DR6.bi) to reflect the breakpoints matched by both the MOVSS or POPSS breakpoint and the debug fault handler call. The Pentium II Xeon processor only sets DR6.bd in either situation, and does not set any of the DR6.bi bits.

#### CASE 2:

In the second breakpoint reporting failure case, if a MOVSS or POPSS instruction with a data breakpoint is followed by a store to memory which crosses a 4-Kbyte page boundary, the breakpoint information for the MOVSS or POPSS will be lost. Previous processors retain this information across such a page split.



#### CASE 3:

If they occur after a MOVSS or POPSS instruction, the INT *n*, INTO, and INT3 instructions zero the DR6.Bi bits (bits B0 through B3), clearing pending breakpoint information, unlike previous processors.

#### CASE 4:

If a data breakpoint and an SMI (System Management Interrupt) occur simultaneously, the SMI will be serviced via a call to the SMM handler, and the pending breakpoint will be lost.

#### CASE 5:

When an instruction which accesses a debug register is executed, and a breakpoint is encountered on the instruction, the breakpoint is reported twice.

**IMPLICATION:** When debugging or when developing debuggers for a Pentium II Xeon processor-based system, this behavior should be noted. Normal usage of the MOVSS or POPSS instructions (i.e., following them with a MOV ESP) will not exhibit the behavior of cases 1-3. Debugging in conjunction with SMM will be limited by case 4.

**WORKAROUND:** Following MOVSS and POPSS instructions with a MOV ESP instruction when using breakpoints will avoid the first three cases of this erratum. No workaround has been identified for cases 4 or 5.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D3. FLUSH# Servicing Delayed While Waiting for STARTUP\_IPI in MP Systems

**PROBLEM:** In an MP system, if an application processor is waiting for a startup inter-processor interrupt (STARTUP IPI), then it will not service a FLUSH# pin assertion until it has received the STARTUP IPI.

**IMPLICATION:** After the MP initialization protocol, only one processor becomes the bootstrap processor (BSP). The other processor becomes a slave application processor (AP). After losing the BSP arbitration, the AP goes into a wait loop, waiting for a STARTUP IPI.

The BSP can wake up the AP to perform some tasks with a STARTUP\_IPI, and then put it back to sleep with an initialization inter-processor interrupt (INIT\_IPI, which has the same effect as asserting INIT#), which returns it to a wait loop. The result is a possible loss of cache coherency if the off-line processor is intended to service a FLUSH# assertion at this point. The FLUSH# will be serviced as soon as the processor is awakened by a STARTUP\_IPI, before any other instructions are executed. Intel has not encountered any operating systems that are affected by this erratum.

**WORKAROUND:** Operating system developers should take care to execute a WBINVD instruction before the AP is taken off-line using an INIT\_IPI.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D4. Code Fetch Matching Disabled Debug Register May Cause Debug Exception

**PROBLEM:** The bits L0-3 and G0-3 enable breakpoints local to a task and global to all tasks, respectively. If one of these bits is set, a breakpoint is enabled, corresponding to the addresses in the debug registers DR0-DR3. If at least one of these breakpoints is enabled, any of these registers are *disabled* (i.e., Ln and Gn are 0), and RWn for the disabled register is 00 (indicating a breakpoint on instruction execution), normally an instruction fetch will not cause an instruction-breakpoint fault based on a match with the address in the disabled register(s). However,



if the address in a disabled register matches the address of a code fetch which also results in a page fault, an instruction-breakpoint fault will occur.

**IMPLICATION:** While debugging software, extraneous instruction-breakpoint faults may be encountered if breakpoint registers are not cleared when they are disabled. Debug software which does not implement a code breakpoint handler will fail, if this occurs. If a handler is present, the fault will be serviced. Mixing data and code may exacerbate this problem by allowing disabled data breakpoint registers to break on an instruction fetch.

WORKAROUND: The debug handler should clear breakpoint registers before they become disabled.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D5. Double ECC Error on Read May Result in BINIT#

**PROBLEM:** For this erratum to occur, the following conditions must be met:

- Machine Check Exceptions (MCEs) must be enabled.
- A dataless transaction (such as a write invalidate) must be occurring simultaneously with a transaction which returns data (a normal read).
- The read data must contain a double-bit uncorrectable ECC error.

If these conditions are met, the Pentium II Xeon processor will not be able to determine which transaction was erroneous, and instead of generating an MCE, it will generate a BINIT#.

**IMPLICATION:** The bus will be reinitialized in this case. However, since a double-bit uncorrectable ECC error occurred on the read, the MCE handler (which is normally reached on a double-bit uncorrectable ECC error for a read) would most likely cause the same BINIT# event.

**WORKAROUND:** Though the ability to drive BINIT# can be disabled in the Pentium II Xeon processor, which would prevent the effects of this erratum, overall system behavior would not improve, since the error which would normally cause a BINIT# would instead cause the machine to shut down. No other workaround has been identified.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D6. FP Inexact-Result Exception Flag May Not Be Set

**PROBLEM:** When the result of a floating-point operation is not exactly representable in the destination format (1/3 in binary form, for example), an inexact-result (precision) exception occurs. When this occurs, the PE bit (bit 5 of the FPU status word) is normally set by the processor. Under certain rare conditions, this bit may not be set when this rounding occurs. However, other actions taken by the processor (invoking the software exception handler if the exception is unmasked) are not affected. This erratum can only occur if the floating-point operation which causes the precision exception is immediately followed by one of the following instructions:

- FST m32real
- FST m64real
- FSTP m32real
- FSTP m64real
- FSTP m80real
- FIST m16int
- FIST m32int
- FISTP m16int



- FISTP m32int
- FISTP m64int

Note that even if this combination of instructions is encountered, there is also a dependency on the internal pipelining and execution state of both instructions in the processor.

**IMPLICATION:** Inexact-result exceptions are commonly masked or ignored by applications, as it happens frequently, and produces a rounded result acceptable to most applications. The PE bit of the FPU status word may not always be set upon receiving an inexact-result exception. Thus, if these exceptions are unmasked, a floating-point error exception handler may not recognize that a precision exception occurred. Note that this is a "sticky" bit, i.e., once set by an inexact-result condition, it remains set until cleared by software.

**WORKAROUND:** This condition can be avoided by inserting two NOP instructions between the two floating-point instructions.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D7. BTM for SMI Will Contain Incorrect FROM EIP

**PROBLEM:** A system management interrupt (SMI) will produce a Branch Trace Message (BTM), if BTMs are enabled. However, the FROM EIP field of the BTM (used to determine the address of the instruction which was being executed when the SMI was serviced) will not have been updated for the SMI, so the field will report the same FROM EIP as the previous BTM.

**IMPLICATION:** A BTM which is issued for an SMI will not contain the correct FROM EIP, limiting the usefulness of BTMs for debugging software in conjunction with System Management Mode (SMM).

WORKAROUND: None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D8. I/O Restart in SMM May Fail After Simultaneous MCE

PROBLEM: If an I/O instruction (IN, INS, REP INS, OUT, OUTS, or REP OUTS) is being executed, and if the data for this instruction becomes corrupted, the Pentium II Xeon processor will signal a machine check exception (MCE). If the instruction is directed at a device which is powered down, the processor may also receive an assertion of SMI#. Since MCEs have higher priority, the processor will call the MCE handler, and the SMI# assertion will remain pending. However, upon attempting to execute the first instruction of the MCE handler, the SMI# will be recognized and the processor will attempt to execute the SMM handler. If the SMM handler is completed successfully, it will attempt to restart the I/O instruction, but will not have the correct machine state, due to the call to the MCE handler.

**IMPLICATION:** A simultaneous MCE and SMI# assertion may occur for one of the I/O instructions above. The SMM handler may attempt to restart such an I/O instruction, but will have corrupted state due to the MCE handler call, leading to failure of the restart and shutdown of the processor.

**WORKAROUND:** If a system implementation must support both SMM and MCEs, the first thing the SMM handler code (when an I/O restart is to be performed) should do is check for a pending MCE. If there is an MCE pending, the SMM handler should immediately exit via an RSM instruction and allow the machine check exception handler to execute. If there is not, the SMM handler may proceed with its normal operation.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.



### D9. Branch Traps Do Not Function if BTMs Are Also Enabled

**PROBLEM:** If branch traps or branch trace messages (BTMs) are enabled alone, both function as expected. However, if both are enabled, only the BTMs will function, and the branch traps will be ignored.

**IMPLICATION:** The branch traps and branch trace message debugging features cannot be used together.

WORKAROUND: If branch trap functionality is desired. BTMs must be disabled.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D10. Checker BIST Failure in FRC Mode Not Signaled

**PROBLEM:** If a system is running in functional redundancy checking (FRC) mode, and the checker of the master-checker pair encounters a hard failure while running the built-in self test (BIST), the checker will tri-state all outputs without signaling an IERR#.

**IMPLICATION:** Assuming the master passes BIST successfully, it will continue execution unchecked, operating without functional redundancy. However, the necessary pull-up on the FRCERR pin will cause an FRCERR to be signaled. The operation of the master depends on the implementation of FRCERR.

**WORKAROUND:** For successful detection of BIST failure in the checker of an FRC pair, use the FRCERR signal, instead of IERR#.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D11. BINIT# Assertion Causes FRCERR Assertion in FRC Mode

**PROBLEM:** If a pair of Pentium II Xeon processors are running in functional redundancy checking (FRC) mode, and a catastrophic error condition causes BINIT# to be asserted, the checker in the master-checker pair will enter shutdown. The next bus transaction from the master will then result in the assertion of FRCERR

**IMPLICATION:** Bus initialization via an assertion of BINIT# occurs as the result of a catastrophic error condition which precludes the continuing reliable execution of the system. Under normal circumstances, the master-checker pair would remain synchronized in the execution of the BINIT# handler. However, due to this erratum, an FRCERR will be signaled. System behavior then depends on the system specific error recovery mechanisms.

WORKAROUND: None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D12. Machine Check Exception Handler May Not Always Execute Successfully

**PROBLEM:** An asynchronous machine check exception (MCE), such as a BINIT# event, which occurs during an access that splits a 4-Kbyte page boundary may leave some internal registers in an indeterminate state. Thus, MCE handler code may not always run successfully if an asynchronous MCE has occurred previously.

**IMPLICATION:** An MCE may not always result in the successful execution of the MCE handler. However, asynchronous MCEs usually occur upon detection of a catastrophic system condition that would also hang the processor. Leaving MCEs disabled will result in the condition which caused the asynchronous MCE instead causing the processor to enter shutdown. Therefore, leaving MCEs disabled may not improve overall system behavior.



**WORKAROUND:** No workaround which would guarantee successful MCE handler execution under this condition has been identified.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D13. LBER May Be Corrupted After Some Events

**PROBLEM:** The last branch record (LBR) and the last branch before exception record (LBER) can be used to determine the source and destination information for previous branches or exceptions. The LBR contains the source and destination addresses for the last branch or exception, and the LBER contains similar information for the last branch taken before the last exception. This information is typically used to determine the location of a branch which leads to execution of code which causes an exception. However, after a catastrophic bus condition which results in an assertion of BINIT# and the re-initialization of the buses, the value in the LBER may be corrupted. Also, after either a CALL which results in a fault or a software interrupt, the LBER and LBR will be updated to the same value, when the LBER should not have been updated.

**IMPLICATION:** The LBER and LBR registers are used only for debugging purposes. When this erratum occurs, the LBER will not contain reliable address information. The value of LBER should be used with caution when debugging branching code; if the values in the LBR and LBER are the same, then the LBER value is incorrect. Also, the value in the LBER should not be relied upon after a BINIT# event.

WORKAROUND: None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D14. BTMs May Be Corrupted During Simultaneous L1 Cache Line Replacement

**PROBLEM:** When Branch Trace Messages (BTMs) are enabled and such a message is generated, the BTM may be corrupted when issued to the bus by the L1 cache if a new line of data is brought into the L1 data cache simultaneously. Though the new line being stored in the L1 cache is stored correctly, and no corruption occurs in the data, the information in the BTM may be incorrect due to the internal collision of the data line and the BTM.

**IMPLICATION:** Although BTMs may not be entirely reliable due to this erratum, the conditions necessary for this boundary condition to occur have only been exhibited during focused simulation testing. Intel has currently not observed this erratum in a system level validation environment.

WORKAROUND: None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D15. A20M# May Be Inverted After Returning from SMM and Reset

**PROBLEM:** This erratum is seen when software causes the following events to occur:

- 1. The assertion of A20M# in real address mode.
- After entering the 1-Mbyte address wrap-around mode caused by the assertion of A20M#, there is an
  assertion of SMI# intended to cause a Reset or remove power to the processor. Once in the SMM handler,
  software saves the SMM state save map to an area of nonvolatile memory from which it can be restored at
  some point in the future. Then software asserts RESET# or removes power to the processor.
- 3. After exiting Reset or completion of power-on, software asserts SMI# again. Once in the SMM handler, it then retrieves the old SMM state save map which was saved in event 2 above and copies it into the current



SMM state save map. Software then asserts A20M# and executes the RSM instruction. After exiting the SMM handler, the polarity of A20M# is inverted.

**IMPLICATION:** If this erratum occurs, A20M# will behave with a polarity opposite from what is expected (i.e., the 1-Mbyte address wrap-around mode is enabled when A20M# is deasserted, and does not occur when A20M# is asserted).

**WORKAROUND:** Software should save the A20M# signal state in nonvolatile memory before an assertion of RESET# or a power down condition. After coming out of Reset or at power on, SMI# should be asserted again. During the restoration of the old SMM state save map described in event 3 above, the entire map should be restored, except for bit 5 of the byte at offset 7F18h. This bit should retain the value assigned to it when the SMM state save map was created in event 3. The SMM handler should then restore the original value of the A20M# signal.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D16. Near CALL to ESP Creates Unexpected EIP Address

**PROBLEM:** As documented, the CALL instruction saves procedure linking information in the procedure stack and jumps to the called procedure specified with the destination (target) operand. The target operand specifies the address of the first instruction in the called procedure. This operand can be an immediate value, a general purpose register, or a memory location. When accessing an absolute address indirectly using the stack pointer (ESP) as a base register, the base value used is the value in the ESP register before the instruction executes. However, when accessing an absolute address directly using ESP as the base register, the base value used is the value of ESP *after* the return value is pushed on the stack, not the value in the ESP register *before* the instruction executed.

**IMPLICATION:** Due to this erratum, the processor may transfer control to an unintended address. Results are unpredictable, depending on the particular application, and can range from no effect to the unexpected termination of the application due to an exception. Intel has observed this erratum only in a focused testing environment. Intel has not observed any commercially available operating system, application, or compiler that makes use of or generates this instruction.

**WORKAROUND:** If the other seven general purpose registers are unavailable for use, and it is necessary to do a CALL via the ESP register, first push ESP onto the stack, then perform an *indirect* call using ESP (e.g., CALL [ESP]). The saved version of ESP should then be popped off the stack after the call returns.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D17. Mixed Cacheability of Lock Variables Is Problematic in MP Systems

**PROBLEM:** This errata only affects multiprocessor systems where a lock variable address is marked cacheable in one processor and uncacheable in any others. The processors which have it marked uncacheable may stall indefinitely when accessing the lock variable. The stall is only encountered if:

- One processor has the lock variable cached, and is attempting to execute a cache lock.
- If the processor which has that address cached has it cached in its L2 only.
- Other processors, meanwhile, issue back to back accesses to that same address on the bus.

**IMPLICATION:** MP systems where all processors either use cache locks or consistent locks to uncacheable space will not encounter this problem. If, however, a lock variable's cacheability varies in different processors, and several processors are all attempting to perform the lock simultaneously, an indefinite stall may be experienced by the processors which have it marked uncacheable in locking the variable (if the conditions above





are satisfied). Intel has only encountered this problem in focus testing with artificially generated external events. Intel has not currently identified any commercial software which exhibits this problem.

**WORKAROUND:** Follow a homogenous model for the memory type range registers (MTRRs), ensuring that all processors have the same cacheability attributes for each region of memory; do not use locks whose memory type is cacheable on one processor, and uncacheable on others. Avoid page table aliasing, which may produce a nonhomogenous memory model.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D18. MCE Due to L2 Parity Error Gives L1 MCACOD.LL

**PROBLEM:** If a Cache Reply Parity (CRP) error, Cache Address Parity (CAP) error, or Cache Synchronous Error (CSER) occurs on an access to the Pentium II Xeon processor's L2 cache, the resulting Machine Check Architectural Error Code (MCACOD) will be logged with '01' in the LL field. This value indicates an L1 cache error; the value should be '10', indicating an L2 cache error. Note that L2 ECC errors have the correct value of '10' logged.

**IMPLICATION:** An L2 cache access error, other than an ECC error, will be improperly logged as an L1 cache error in MCACOD.LL.

WORKAROUND: None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D19. Memory Type Field Undefined for Nonmemory Operations

**PROBLEM:** The Memory Type field for nonmemory transactions such as I/O and Special Cycles are undefined. Although the Memory Type attribute for nonmemory operations logically should (and usually does) manifest itself as UC, this feature is not designed into the implementation and is therefore inconsistent.

**IMPLICATION:** Bus agents may decode a non-UC memory type for nonmemory bus transactions.

**WORKAROUND:** Bus agents must consider transaction type to determine the validity of the Memory Type field for a transaction.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D20. Infinite Snoop Stall During L2 Initialization of MP Systems

**PROBLEM:** It is possible for snoop traffic generated on the system bus while a processor is executing its L2 cache initialization routine to cause the initializing processor to hang.

**IMPLICATION:** An MP system which does not suppress snoop traffic while L2 caches are being initialized may hang during this initialization sequence.

**WORKAROUND:** System BIOS can create an execution environment which allows processors to initialize their L2 caches without the system generating any snoop traffic on the bus.

Below is a pseudo-code fragment, designed explicitly for a 4 processor system, that uses a serial algorithm to initialize each processor's L2 cache:



```
Suppress_all_I/O_traffic()
K = 0;
while (K \le 3)
/* Obtain current value of K. This forces both Temp and K into */
/* the L1 cache. Note that Temp could also be maintained in a */
/* general purpose register.
Temp = K;
Wait_until_all_processors_are_signed_in_at_barrier()
  if ( logical proc APIC id == K ) {
    wait_10_usecs_delay_loop(); /* this time delay, required */
           /* in the worst case, allows */
           /* the barrier semaphore to */
           /* settle to shared state. */
    Initialize L2 cache
   K++
    }
 else
    while (Temp == K);
  }
```

This algorithm prevents bus snoop traffic from the other processors, which would otherwise cause the initializing processor to hang. The algorithm assumes that the L1 cache is enabled (the Temp and K variables must be cached by each processor). Also, the Memory Type Range Register (MTRR) for the data segment must be set to WB (writeback) memory type.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D21. FP Data Operand Pointer May Not Be Zero After Power On or Reset

**PROBLEM:** The FP Data Operand Pointer, as specified, should be reset to zero upon power on or Reset by the processor. Due to this erratum, the FP Data Operand Pointer may be nonzero after power on or Reset.

**IMPLICATION:** Software which uses the FP Data Operand Pointer and count on its value being zero after power on or Reset without first executing an FINIT/FNINIT instruction will use an incorrect value, resulting in incorrect behavior of the software.

**WORKAROUND:** Software should follow the recommendation in Section 8.2 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide* (Order Number 243192). This recommendation states that if the FPU will be used, software-initialization code should execute an FINIT/FNINIT instruction following a hardware reset. This will correctly clear the FP Data Operand Pointer to zero.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D22. Premature Execution of Load Operation Prior to Exception Handler Invocation

**PROBLEM:** This erratum can occur in any of the following situations:

1. If an instruction that performs a memory load causes a code segment limit violation,





- If a waiting floating-point instruction or MMX<sup>™</sup> instruction that performs a memory load has a floating-point exception pending, or
- 3. If an MMX instruction that performs a memory load and has either CR0.EM = 1 (Emulation bit set), a floating-point Top-of-Stack (FP TOS) not equal to 0, or a DNA exception pending.

If any of the above circumstances occur, it is possible that the load portion of the instruction will have executed before the exception handler is entered.

**IMPLICATION:** In normal code execution where the target of the load operation is to write back memory there is no impact from the load being prematurely executed, nor from the restart and subsequent re-execution of that instruction by the exception handler. If the target of the load is to uncached memory that has a system side-effect, restarting the instruction may cause unexpected system behavior due to the repetition of the side-effect.

**WORKAROUND:** Code which performs loads from memory that has side-effects can effectively work around this behavior by using simple integer-based load instructions when accessing side-effect memory, and by ensuring that all code is written such that a code segment limit violation cannot occur as a part of reading from side-effect memory.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D23. EFLAGS Discrepancy on Page Fault After Multiprocessor TLB Shootdown

**PROBLEM:** This erratum may occur when the Pentium II Xeon processor executes one of the following read-modify-write arithmetic instructions and a page fault occurs during the store of the memory operand: ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR, SAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD. In this case, the EFLAGS value pushed onto the stack of the page fault handler may reflect the status of the register after the instruction would have completed execution rather than before it. The following conditions are required for the store to generate a page fault and call the operating system page fault handler:

- The store address entry must be evicted from the DTLB by speculative loads from other instructions that hit
  the same way of the DTLB before the store has completed. DTLB eviction requires at least three load
  operations that have linear address bits 15:12 equal to each other and address bits 31:16 different from each
  other in close physical proximity to the arithmetic operation.
- The page table entry for the store address must have its permissions tightened during the very small window of time between the DTLB eviction and execution of the store. Examples of page permission tightening include from Present to Not Present or from Read/Write to Read Only, etc.
- Another processor, without corresponding synchronization and TLB flush, must cause the permission change.

**IMPLICATION:** This scenario may only occur on a multiprocessor platform running an operating system that performs "lazy" TLB shootdowns. The memory image of the EFLAGS register on the page fault handler's stack prematurely contains the final arithmetic flag values although the instruction has not yet completed. Intel has not identified any operating systems that inspect the arithmetic portion of the EFLAGS register during a page fault nor observed this erratum in laboratory testing of software applications.

**WORKAROUND:** No workaround is needed upon normal restart of the instruction, since this erratum is transparent to the faulting code and results in correct instruction behavior. Operating systems may ensure that no processor is currently accessing a page that is scheduled to have its page permissions tightened or have a page fault handler that ignores any incorrect state.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.



### D24. Read Portion of RMW Instruction May Execute Twice

**PROBLEM:** When the Pentium II Xeon processor executes a read-modify-write (RMW) arithmetic instruction, with memory as the destination, it is possible for a page fault to occur during the execution of the store on the memory operand after the read operation has completed but before the write operation completes. If the memory targeted for the instruction is UC (uncached), memory will observe the occurrence of the initial load before the page fault handler and again if the instruction is restarted.

**IMPLICATION:** If the memory targeted for the RMW instruction has no side effects, then the memory location will simply be read twice with no additional implications. If, however, the load targets a memory region that has side effects, multiple occurrences of the initial load may lead to unpredictable system behavior.

**WORKAROUND:** Hardware and software developers who write device drivers for custom hardware that may have a side effect style of design should use simple loads and simple stores to transfer data to and from the device.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D25. Test Pin Must Be High During Power Up

**PROBLEM:** The Pentium II Xeon processor core uses the PWRGOOD signal to ensure that no voltage sequencing issues arise; no pin assertions should cause the processor to change its behavior until this signal is asserted, when all power supplies and clocks to the processor are valid and stable. However, pin A23 of the Pentium II Xeon processor (TEST\_VCC\_CORE\_A23), if at a low voltage level when the core power supply comes up, will cause the processor to enter an invalid test state.

**IMPLICATION:** If this erratum occurs, the system will fail to power up successfully.

**WORKAROUND:** Ensure that this pin is pulled up using the core voltage supply. As this pin was previously named TEST\_VCC\_25\_A23, some baseboards may need to tie this pin to 2.5 V. Such baseboards should use a 100 k $\Omega$  resistor to ensure proper sequencing on this pin (the internal pull-up will keep the signal from being asserted during power up). Alternatively, ensure that the 2.5 V power supply (V<sub>CC2.5</sub>) reaches a valid level prior to the core voltage supply (V<sub>CCCORF</sub>).

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D26. Processor Information ROM Uses WP Pin

PROBLEM: The Pentium II Xeon processor contains two memory regions addressable by an SMBus master in a system. One is the Processor Information ROM, which contains Intel data as defined in the specification, and is intended to be write protected. The other is a Scratch EEPROM which may be defined by the OEM for system use. The Scratch EEPROM can be write-protected by asserting the WP pin on the Pentium II Xeon processor (pin B148). Deasserting this pin allows the Scratch EEPROM to be written using the SMBus. Due to this erratum, deasserting this pin will also allow the Processor Information ROM to be written if it is addressed instead of the Scratch EEPROM.

**IMPLICATION:** Care must be taken to address only the Scratch EEPROM when writing data using the SMBus. The Processor Information ROM may be overwritten with incorrect information due to this erratum.

WORKAROUND: None identified.

**STATUS:** For the processor part numbers affected see the "Pentium<sup>®</sup> II Xeon™ Processor Identification and Packaging Information" table in the General Information section.



#### D27. Intervening Writeback May Occur During Locked Transaction

**PROBLEM:** During a transaction which has the LOCK# signal asserted (i.e., a locked transaction), there is a potential for an explicit writeback caused by a previous transaction to complete while the bus is locked. The explicit writeback will only be issued by the processor which has locked the bus, and the lock signal will not be deasserted until the locked transaction completes, but the atomicity of a lock may be compromised by this erratum. Note that the explicit writeback is an expected cycle, and no memory ordering violations will occur. This erratum is, however, a violation of the bus lock protocol.

**IMPLICATION:** A chipset or third-party agent (TPA) which tracks bus transactions in such a way that locked transactions may only consist of a read-write or read-read-write-write locked sequence, with no transactions intervening, may lose synchronization of state due to the intervening explicit writeback. Systems using chipsets or TPAs which can accept the intervening transaction will not be affected.

**WORKAROUND:** The bus tracking logic of all devices on the system bus should allow for the occurrence of an intervening transaction during a locked transaction.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D28. MC2\_STATUS MSR Has Model-Specific Error Code and Machine Check Architecture Error Code Reversed

**PROBLEM:** The Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide, documents that for the MCi\_STATUS MSR, bits 15:0 contain the MCA (machine-check architecture) error code field, and bits 31:16 contain the model-specific error code field. However, for the MC2\_STATUS MSR, these bits have been reversed. For the MC2\_STATUS MSR, bits 15:0 contain the model-specific error code field and bits 31:16 contain the MCA error code field.

**IMPLICATION:** A machine check error may be decoded incorrectly if this erratum on the MC2\_STATUS MSR is not taken into account.

**WORKAROUND:** When decoding the MC2\_STATUS MSR, reverse the two error fields.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D29. Cache Access While Changing BBL\_CR\_CTL3 Configuration May Cause Hang

**PROBLEM:** The Model Specific Register (MSR) at address 11E, named BBL\_CR\_CTL3, is used to configure the core-to-L2 cache interface in the Pentium II Xeon processor. If, during the cache configuration process, a write to BBL\_CR\_CTL3 occurs which changes the mode of operation of the Pentium II Xeon processor's L2 cache components, and a simultaneous access occurs to cacheable space (such as an L1 cache snoop), a hang condition may result.

IMPLICATION: If caching is enabled and cache snooping occurs during L2 configuration, the system may hang.

WORKAROUND: It is possible for BIOS code to contain a workaround for this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.



### D30. Thermal Sensor May Assert SMBALERT# Incorrectly

**PROBLEM:** The Pentium II Xeon processor has a thermal sensor that monitors the processor core's temperature. The thermal sensor asserts SMBALERT# if the processor temperature exceeds the temperature limits set in the Alarm Threshold Registers (T<sub>HIGH</sub>, T<sub>LOW</sub>). It also sets the corresponding Status Register bits to identify the cause of the interrupt. Figure 1 gives one example of the how the SMBALERT# signal could be used in a system.




Figure 1. An Example of Microcontroller Driven Thermal Management

Under the conditions described below, the thermal sensor incorrectly generates the SMBALERT# interrupt. All of the following conditions must be met to trigger a false interrupt:

- The thermal sensor must be in auto-convert mode.
- The absolute value of the difference between the current temperature reading and the T<sub>HIGH</sub> or T<sub>LOW</sub> limit value must be less than or equal to 8 °C.
- 3. The current temperature reading must be different from the previous reading.

With a false assertion of SMBALERT#, the corresponding bit in the Status Register (R<sub>HIGH</sub>, and R<sub>LOW</sub>) also will be incorrect.

**IMPLICATION:** There is no system impact from this erratum if temperature polling is used for processor thermal management. If the SMABLERT# interrupt is employed to manage processor thermal sensing, then servicing the false interrupt may result in premature system action depending on the software and hardware implementations used. The rate of the false interrupts is less than the auto-convert rate of the thermal sensor.

**WORKAROUND:** Three different (mutually exclusive) workarounds are possible:

- Before servicing an interrupt from the thermal sensor, read and compare the processor thermal reading with the threshold limits (T<sub>HIGH</sub> or T<sub>LOW</sub>). Figures 2 and 3 provide basic flowcharts for the implementation of this workaround in an interrupt driven system.
- If the firmware implemented polls the Status Register only, then before taking any action, re-read the temperature register and do a comparison with the alarm threshold limits (T<sub>HIGH</sub> or T<sub>LOW</sub>) to determine if the value is actually still within the temperature window.
- 3. Use a temperature polling scheme to monitor the processor temperature.






Figure 2. Workaround Flowchart: SMBALERT#-Driven System






Figure 3. Workaround Flowchart: SMI#-Driven System

**STATUS:** For the processor part numbers affected see the "Pentium® II Xeon™ Processor Identification and Packaging Information" table in the General Information section.

## D31. MOVD Following Zeroing Instruction Can Cause Incorrect Result

PROBLEM: An incorrect result may be calculated after the following circumstances occur:

- 1. A register has been zeroed with either a SUB reg, reg instruction or an XOR reg, reg instruction,
- 2. A value is moved with sign extension into the same register's lower 16 bits; or a signed integer multiply is performed to the same register's lower 16 bits,
- This register is then copied to an MMX<sup>™</sup> technology register using the MOVD instruction prior to any other operations on the sign-extended value.

Specifically, the sign may be incorrectly extended into bits 16-31 of the MMX™ technology register. Only the MMX technology register is affected by this erratum.

The erratum only occurs when the 3 following steps occur in the order shown. The erratum may occur with up to 40 intervening instructions that do not modify the sign-extended value between steps 2 and 3.



- XOR EAX, EAX or SUB EAX, EAX
- 2. MOVSX AX. BL
  - or MOVSX AX, byte ptr <memory address> or MOVSX AX, BX
  - or MOVSX AX, word ptr <memory address> or IMUL BL (AX implicit, opcode F6 /5)
  - or IMUL byte ptr <memory address> (AX implicit, opcode F6 /5) or IMUL AX, BX (opcode 0F AF /r)
  - or IMUL AX, word ptr <memory address> (opcode 0F AF /r) or IMUL AX, BX, 16 (opcode 6B /r ib)
  - or IMUL AX, word ptr <memory address>, 16 (opcode 6B /r ib) or IMUL AX, 8 (opcode 6B /r ib)
  - or IMUL AX, BX, 1024 (opcode 69 /r iw)
  - or IMUL AX, word ptr <memory address>, 1024 (opcode 69 /r iw) or IMUL AX, 1024 (opcode 69 /r iw) or CBW
- 3. MOVD MM0. EAX

Note that the values for immediate byte/words are merely representative (i.e., 8, 16, 1024) and that any value in the range for the size is affected. Also, note that this erratum may occur with "EAX" replaced with any 32-bit general purpose register, and "AX" with the corresponding 16-bit version of that replacement. "BL" or "BX" can be replaced with any 8-bit or 16-bit general purpose register. The CBW and IMUL (opcode F6 /5) instructions are specific to the EAX register only.

In the example, EAX is forced to contain 0 by the XOR or SUB instructions. Since the four types of the MOVSX or IMUL instructions and the CBW instruction modify only bits 15:8 of EAX by sign extending the lower eight bits of EAX, bits 31:16 of EAX should always contain 0. This implies that when MOVD copies EAX to MM0, bits 31:16 of MM0 should also be 0. Under certain scenarios, bits 31:16 of MM0 are not 0, but are replicas of bit 15 (the 16th bit) of AX. This is noticeable when the value in AX after the MOVSX, IMUL or CBW instruction is negative, i.e., bit 15 of AX is a 1.

When AX is positive (bit 15 of AX is a 0), MOVD will always produce the correct answer. If AX is negative (bit 15 of AX is a 1), MOVD may produce the right answer or the wrong answer depending on the point in time when the MOVD instruction is executed in relation to the MOVSX. IMUL or CBW instruction.

**IMPLICATION:** The effect of incorrect execution will vary from unnoticeable, due to the code sequence discarding the incorrect bits, to an application failure. If the MMX technology-enabled application in which MOVD is used to manipulate pixels, it is possible for one or more pixels to exhibit the wrong color or position momentarily. It is also possible for a computational application that uses the MOVD instruction in the manner described above to produce incorrect data. Note that this data may cause an unexpected page fault or general protection fault.

**WORKAROUND:** There are two possible workarounds for this erratum:

- Rather than using the MOVSX-MOVD, IMUL-MOVD or CBW-MOVD pairing to handle one variable at a time, use the sign extension capabilities (PSRAW, etc.) within MMX<sup>™</sup> technology for operating on multiple variables. This would result in higher performance as well.
- Insert another operation that modifies or copies the sign-extended value between the MOVSX/IMUL/CBW instruction and the MOVD instruction as in the example below:

XOR EAX, EAX (or SUB EAX, EAX)
MOVSX AX, BL (or other MOVSX, other IMUL or CBW instruction)
\*MOV EAX, EAX
MOVD MM0. EAX

\*Note: MOV EAX, EAX is used here as it is fairly generic. Again, EAX can be any 32-bit register.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.



### D32. Top 4 PAT Entries Not Usable With Mode B or Mode C Paging

**PROBLEM:** The Page Attribute Table (PAT) contains eight entries, which must all be initialized and considered when setting up memory types for the Pentium II Xeon processor. However, in Mode B or Mode C paging, the top four entries do not function correctly for 4-Kbyte pages. Specifically, bit 7 of page table entries which translate addresses to 4-Kbyte pages should be used as the upper bit of a three-bit index to determine the PAT entry that specifies the memory type for the page. When Mode B (CR4.PSE = 1) and/or Mode C (CR4.PAE = 1) are enabled, the processor forces this bit to zero when determining the memory type, regardless of the value in the page table entry. The upper four entries of the PAT function correctly for 2-Mbyte and 4-Mbyte large pages (specified by bit 12 of the page directory entry for those translations).

**IMPLICATION:** Only the lower four PAT entries are useful for 4-Kbyte translations when Mode B or C paging is used. In Mode A paging (4-Kbyte pages only), all eight entries may be used. All eight entries may also be used for large pages in Mode B or C paging.

WORKAROUND: None identified.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D33. MOV with Debug Register Causes Debug Exception

**PROBLEM:** When in V86 mode, if a MOV instruction is executed on debug registers, a general-protection exception (#GP) should be generated, as documented in the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, Section 14.2. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug exception (#DB) is generated instead.

**IMPLICATION:** With debug-register protection enabled (i.e., the GD bit set), when attempting to execute a MOV on debug registers in V86 mode, a debug exception will be generated instead of the expected general-protection fault.

**WORKAROUND:** In general, operating systems do not set the GD bit when they are in V86 mode. The GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection exception handler.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D34. UC Write May Be Reordered Around a Cacheable Write

**PROBLEM:** After a write occurs to a UC (uncacheable) region of memory, there exists a small window of opportunity where a subsequent write transaction targeted for a UC memory region may be reordered in front of a write targeted to a region of cacheable memory. This erratum can only occur during the following sequence of bus transactions:

- A write to memory mapped as UC occurs,
- A write to cacheable (WB or WT) memory which is in Shared or Invalid state in the L2 cache occurs, and
- During the bus snoop of the cacheable line, another store to UC memory occurs.

**IMPLICATION:** If this erratum occurs, the second UC write will be observed on the bus prior to the Bus Invalidate Line (BIL) or Bus Read Invalidate Line (BRIL) transaction for the cacheable write. This presents a small window of opportunity for a fast bus-mastering I/O device which triggers an action based on the second UC write to arbitrate and gain ownership of the bus prior to the completion of the cacheable write, possibly retrieving stale data.

WORKAROUND: It is possible for BIOS code to contain a workaround for this erratum.



**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D35. Misprediction in Program Flow May Cause Unexpected Instruction Execution

**PROBLEM:** To optimize performance through dynamic execution technology, the P6 architecture has the ability to predict program flow. In the event of a misprediction, the processor will normally clear the incorrect prediction, adjust the EIP to the correct location, and flush out any instructions it may have fetched from the misprediction. In circumstances where a branch misprediction occurs, the correct target of the branch has already been opportunistically fetched into the streaming buffers, and the L2 cycle caused by the evicted cache line is retried by the L2 cache, the processor may fail to flush out the retirement unit before the speculative program flow is committed to a permanent state.

**IMPLICATION:** The results of this erratum may range from no effect to unpredictable application or OS failure. Manifestations of this failure may result in:

- Unexpected values in EIP,
- Faults or traps (e.g., page faults) on instructions that do not normally cause faults,
- · Faults in the middle of instructions, or
- Unexplained values in registers/memory at the correct EIP.

WORKAROUND: It is possible for BIOS code to contain a workaround for this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D36. System Bus ECC May Report False Errors

**PROBLEM:** The processor's ECC circuitry may fail to meet its frequency timing specification under certain environmental conditions. At the high end of the temperature specification and/or the low end of the voltage range, the processor may report false ECC errors.

**IMPLICATION:** If the system has data error checking enabled (bit [1] of the EBL\_CR\_POWERON register set to '1') and has Machine Check Architecture enabled, spurious double bit error detection can occur causing Machine Check Exceptions (MCEs) and spurious single bit errors to occur and be logged. Under some circumstances the processor may assert BINIT#, which in turn, may cause some systems to generate an MCE, and in others may cause a reboot.

WORKAROUND: Disable system bus data error checking (set bit [1] of the EBL\_CR\_POWERON register to '0').

**STATUS:** For the processor part numbers affected see the "Pentium<sup>®</sup> II Xeon™ Processor Identification and Packaging Information" table in the General Information section.

## D37. Full In Order Queue May Cause Infinite DBSY# Assertion

**PROBLEM:** For this erratum to occur, there must be a high rate of code fetches from the core to its L2 cache, which must hit the L2 cache, AND in parallel an externally generated read transaction that hits a modified line FOLLOWED by 7 consecutive 0 length external transactions in rapid succession FOLLOWED by another external transaction that also hits a modified line.

**IMPLICATION:** The writeback data is not transferred to memory. No further bus transactions may be issued because the In-Order Queue is full.



**WORKAROUND:** It is possible for BIOS code to contain a workaround for this erratum, which enables BIOS control of streaming buffers. Systems susceptible to this erratum should then disable streaming buffers.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D38. Data Breakpoint Exception in a Displacement Relative Near Call May Corrupt EIP

**PROBLEM:** If a data breakpoint is programmed at the memory location where the stack push of a near call is performed, the processor will update the stack and ESP appropriately, but may skip the code at the destination of the call. Hence, program execution will continue with the next instruction immediately following the call, instead of the target of the call.

**IMPLICATION:** The failure mechanism for this erratum is that the call would not be taken; therefore, instructions in the called subroutine would not be executed. As a result, any code relying on the execution of the subroutine will behave unpredictably.

**WORKAROUND:** Do not program a data breakpoint exception on the stack where the push for the near call is performed.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D39. Fault on REP CMPS/SCAS Operation May Cause Incorrect EIP

**PROBLEM:** If either a General Protection Fault, Alignment Check Fault, or Machine Check Exception occur during the first iteration of a REP CMPS or a REP SCAS instruction, an incorrect EIP may be pushed onto the stack of the event handler if all the following conditions are true:

- The event occurs on the initial load performed by the instruction(s),
- The condition of the zero flag before the repeat instruction happens to be opposite of the repeat condition (i.e., REP/REPE/REPZ CMPS/SCAS with ZF = 0 or RENE/REPNZ CMPS/SCAS with ZF = 1), and
- The faulting micro-op and a particular micro-op of the REP instruction are retired in the retirement unit in a specific sequence.

The EIP will point to the instruction following the REP CMPS/SCAS instead of pointing to the faulting instruction.

**IMPLICATION:** The result of the incorrect EIP may range from no effect to unexpected application/OS behavior.

**WORKAROUND:** None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D40. System Bus ECC Not Functional With 2:1 Ratio

**PROBLEM:** If a processor is underclocked at a core frequency to system bus frequency ratio of 2:1 and system bus ECC is enabled, the system bus ECC detection and correction will negatively affect internal timing dependencies.

**IMPLICATION:** If system bus ECC is enabled, and the processor is underclocked at a 2:1 ratio, the system may behave unpredictably due to these timing dependencies.

WORKAROUND: All bus agents that support system bus ECC must disable it when a 2:1 ratio is used.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.



## D41. RDMSR or WRMSR to Invalid MSR Address May Not Cause GP Fault

**PROBLEM:** The RDMSR and WRMSR instructions allow reading or writing of MSRs (Model Specific Registers) based on the index number placed in ECX. The processor should reject access to any reserved or unimplemented MSRs by generating #GP(0). However, there are some invalid MSR addresses for which the processor will not generate #GP(0).

**IMPLICATION:** For RDMSR, undefined values will be read into EDX:EAX. For WRMSR, undefined processor behavior may result.

**WORKAROUND:** Do not use invalid MSR addresses with RDMSR or WRMSR.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D42. Null Selectors May Cause FRC Errors in FRC-Enabled Systems

**PROBLEM:** If a null selector (0000-0003h) is removed from the stack and placed into any data segment register (DS, ES, FS or GS), an undefined value may be put into the descriptor cache (the hidden portion of the segment register sometimes referred to as a "shadow register"; see "Segment Registers" in Chapter 3 of the *Intel Architecture Software Developer's Manual, Volume 3*). If this occurs in an FRC-enabled system, the master and checker processors may load different undefined values into their respective descriptor caches. If an IRET instruction occurs while these nonmatching undefined values are in the descriptor caches, an FRC (Functional Redundancy Checking) error will occur.

**IMPLICATION:** The FRCERR signal may be incorrectly asserted due to this erratum.

**WORKAROUND:** None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D43. SYSENTER/SYSEXIT Instructions Can Implicitly Load "Null Segment Selector" to SS and CS Registers

**PROBLEM:** According to the processor specification, attempting to load a null segment selector into the CS and SS segment registers should generate a General Protection Fault (#GP). Although loading a null segment selector to the other segment registers is allowed, the processor will generate an exception when the segment register holding a null selector is used to access memory.

However, the SYSENTER instruction can implicitly load a null value to the SS segment selector. This can occur if the value in SYSENTER\_CS\_MSR is between FFF8h and FFFBh when the SYSENTER instruction is executed. This behavior is part of the SYSENTER/SYSEXIT instruction definition; the content of the SYSTEM\_CS\_MSR is always incremented by 8 before it is loaded into the SS. This operation will set the null bit in the segment selector if a null result is generated, but it does not generate a #GP on the SYSENTER instruction itself. An exception will be generated as expected when the SS register is used to access memory, however.

The SYSEXIT instruction will also exhibit this behavior for both CS and SS when executed with the value in SYSENTER CS MSR between FFF0h and FFF3h, or between FFE8h and FFEBh, inclusive.

**IMPLICATION:** These instructions are intended for operating system use. If this erratum occurs (and the OS does not ensure that the processor never has a null segment selector in the SS or CS segment registers), the processor's behavior may become unpredictable, possibly resulting in system failure.



**WORKAROUND:** Do not initialize the SYSTEM\_CS\_MSR with the values between FFF8h and FFF8h, FFF0h and FFF3h, or FFE8h and FFE8h before executing SYSENTER or SYSEXIT.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D44. PRELOAD Followed by EXTEST Does Not Load Boundary Scan Data

**PROBLEM:** According to the IEEE 1149.1 Standard, the EXTEST instruction would use data "typically loaded onto the latched parallel outputs of boundary-scan shift-register stages using the SAMPLE/PRELOAD instruction prior to the selection of the EXTEST instruction." As a result of this erratum, this method cannot be used to load the data onto the outputs.

**IMPLICATION:** Using the PRELOAD instruction prior to the EXTEST instruction will not produce expected data after the completion of EXTEST.

**WORKAROUND:** None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D45. Far Jump to New TSS With D-bit Cleared May Cause System Hang

**PROBLEM:** A task switch may be performed by executing a far jump through a task gate or to a new Task State Segment (TSS) directly. Normally, when such a jump to a new TSS occurs, the D-bit (which indicates that the page referenced by a Page Table Entry (PTE) has been modified) for the PTE which maps the location of the previous TSS will already be set and the processor will operate as expected. However, if the D-bit is clear at the time of the jump to the new TSS, the processor will hang.

**IMPLICATION:** If an OS is used which can clear the D-bit for system pages, and which jumps to a new TSS on a task switch, then a condition may occur which results in a system hang. Intel has not identified any commercial software which may encounter this condition; this erratum was discovered in a focused testing environment.

**WORKAROUND:** Ensure that OS code does not clear the D-bit for system pages (including any pages that contain a task gate or TSS). Use task gates rather than jumping to a new TSS when performing a task switch.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D46. Illegal Opcode During L2 Cache Initialization

**PROBLEM:** It is possible for the cache components in the 1-Mbyte and 2-Mbyte Pentium II Xeon processor to power up in a state such that they are not synchronized. During a read under these circumstances, the data in the cache is correct but the processor does not read the data correctly.

**IMPLICATION:** The processor may read invalid data after the cache is enabled during the Power-On Self Test (POST) phase of boot-up, most likely resulting in an invalid opcode being received by the processor, which would generate an invalid opcode exception.

**WORKAROUND:** Intel recommends that the following BIOS instructions (or equivalent) be added to the Intel L2 Cache initialization module, just prior to enabling the L2 cache via BBL\_CR\_CTL3 [8]:

MOV ECX, 11Eh ; MSR (11Eh) is BBL\_CR\_CTL3
RDMSR ; read contents
PUSH EAX ; save lower 32 bits
PUSH EDX ; save upper 32 bits





AND	AL, 0E1h	; isolate latency bits
OR	AL, 00Ah	; set to a desktop latency value
WRMSR		; write new value out
POP	EDX	; restore original value determined
POP	EAX	; by the BIOS for latency
WRMSR		; write it back out

#### **IMPORTANT NOTE**

The above example code contains stack operations. If the BIOS L2 cache initialization code is executed in a pre-stack environment, the BIOS developer must ensure that the push/pop instruction pairs are replaced with another register save method. Also, the BIOS developer must ensure that the actual BIOS code does not corrupt existing code's register usage.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D47. Incorrect Chunk Ordering May Prevent Execution of the Machine Check Exception Handler After BINIT#

**PROBLEM:** If a catastrophic bus error is detected which results in a BINIT# assertion, and the BINIT# assertion is propagated to the processor's L2 cache at the same time that data is being sent to the processor, then the data may become corrupted in the processor's L1 cache.

**IMPLICATION:** Since BINIT# assertion is due to a catastrophic event on the bus, the corrupted data will not be used. However, it may prevent the processor from executing the Machine Check Exception (MCE) handler, causing the system to hang.

WORKAROUND: None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D48. Resume Flag May Not Be Cleared After Debug Exception

**PROBLEM:** The Resume Flag (RF) is normally cleared by the processor after executing an instruction which causes a debug exception (#DB). In the process of determining whether the RF needs to be cleared after executing the instruction, the processor uses an internal register containing stale data. The stale data may unpredictably prevent the processor from clearing the RF.

**IMPLICATION:** If this erratum occurs, further debug exceptions will be disabled.

WORKAROUND: None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D49. Thermal Sensor Leakage Current May Exceed Specification

**PROBLEM:** The thermal sensor in the Pentium II Xeon processor cartridge violates the maximum input leakage current specification in Table 9 of the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet ( $10\mu A$ ).

**IMPLICATION:** The thermal sensor incorporates input protection diodes on the SMBCLK and SMBDAT signals for ESD protection. The protection diodes can potentially clamp these lines to  $\sim 0.6 \text{ V}$  when the  $V_{CCSMBUS}$  voltage supply to the cartridge is powered off. Hence, when  $V_{CCSMBUS}$  is powered down, the Pentium II Xeon



processor thermal sensor may prevent SMBus transactions originating from SMBus devices powered by a different voltage source, but on the same SMBus, from occurring. SMBus devices that are powered from different voltage power planes are not typically located on the same SMBus. This erratum will not affect designs using this isolation technique.

**WORKAROUND:** If it is desired to have SMBus devices powered by a source other than V<sub>CCSMBus</sub>, these devices must be isolated from the Pentium II Xeon processor SMBus to ensure that this erratum does not occur.

**STATUS:** For the processor part numbers affected see the "Pentium<sup>®</sup> II Xeon™ Processor Identification and Packaging Information" table at the General Information section.

### D50. System Bus Address Parity Checking May Report False AERR#

**PROBLEM:** The processor's address parity error detection circuit may fail to meet its frequency timing specification under certain environmental conditions. At the high end of the temperature specification and/or the low end of the voltage range, the processor may report false address parity errors.

**IMPLICATION:** If the system has AERR# drive enabled (bit [3] of the EBL\_CR\_POWERON resister set to '1') spurious address detection and reporting may occur. In some system configurations BINIT# may be asserted on the system bus. This may cause some systems to generate a machine check exception and in others may cause a reboot.

**WORKAROUND:** Disable AERR# drive from the processor. AERR# drive may be disabled by clearing bit [3] in the EBL\_CR\_POWERON register. In addition, if the chipset allows, AERR# drive should be enabled from the chipset and AERR# observation enabled on the processor. AERR# observation on the processor is enabled by asserting A8# on the active-to-inactive transition of RESET#.

**STATUS:** For the processor part numbers affected see the "Pentium<sup>®</sup> II Xeon™ Processor Identification and Packaging Information" table at the General Information section.

## D51. Misaligned Locked Access to APIC Space Results in Hang

**PROBLEM:** When the processor's APIC space is accessed with a misaligned locked access a machine check exception is expected. However, the processor's machine check architecture is unable to handle the misaligned locked access.

**IMPLICATION:** If this erratum occurs the processor will hang. Typical usage models for the APIC address space do not use locked accesses. This erratum will not affect systems using such a model.

WORKAROUND: Ensure that all accesses to APIC space are aligned and/or not locked.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D52. Potential Loss of Data Coherency During MP Data Ownership Transfer

**PROBLEM:** In MP systems, processors may be sharing data in different cache lines, referenced as line A and line B in the discussion below. When this erratum occurs (with the following example given for a 2-way MP system with processors noted as 'P0' and 'P1'), P0 contains a shared copy of line B in its L1. P1 has a shared copy of Line A. Each processor must manage the necessary invalidation and snoop cycles before that processor can modify and source the results of any internal writes to the other processor.

There exists a narrow timing window when, if P1 requests a copy of line B it may be supplied by P0 in an Exclusive state which allows P1 to modify the contents of the line with no further external invalidation cycles. In



this narrow window P0 may also retire instructions that use the original data present before P1 performed the modification.

**IMPLICATION:** Multiprocessor or threaded application synchronization, required for low level data sharing, that is implemented via operating system provided synchronization constructs are not affected by this erratum. Applications that rely upon the usage of locked semaphores rather than memory ordering are also unaffected. This erratum does not affect uniprocessor systems. The existence of this erratum was discovered during ongoing design reviews but it has not as yet been reproduced in a lab environment. Intel has not identified, to date, any commercially available application or operating system software which is affected by this erratum. If the erratum does occur one processor may execute software with the stale data that was present from the previous shared state rather than the data written more recently by another processor.

**WORKAROUND:** Deterministic barriers beyond which program variables will not be modified can be achieved via the usage of locked semaphore operations. These should effectively prevent the occurrence of this erratum.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D53. Memory Ordering Based Synchronization May Cause a Livelock Condition in MP Systems

**PROBLEM:** In an MP environment, the following sequence of code (or similar code) in two processors (P0 and P1) may cause them to each enter an infinite loop (livelock condition):

P0			P1		
	MOV [xyz], EAX	(1)	wait1:	MOV EBX, [abc]	(2)
				CMP EBX, val1	(3)
				JNE wait1	(4)
	MOV [abc], val1	(6)		MOV [abc], val2	(5)
wait0:	MOV EBX, [abc]	(7)			
	CMP EBX, val2		(8)		
	JNE wait0(9)				

NOTE

EAX and EBX can be any general-purpose register. Addresses [abc] and [xyz] can be any location in memory and must be in the same bank of the L1 cache. Variables "val1" and "val2" can be any integer.

The algorithm above involves processors P0 and P1, each of which use loops to keep them synchronized with each other. P1 is looping until instruction (6) in P0 is globally observed. Likewise, P0 will loop until instruction (5) in P1 is globally observed.

The P6 architecture allows for instructions (1) and (7) in P0 to be dispatched to the L1 cache simultaneously. If the two instructions are accessing the same memory bank in the L1 cache, the load (7) will be given higher priority and will complete, blocking instruction (1).

Instructions (8) and (9) may then execute and retire, placing the instruction pointer back to instruction (7). This is due to the condition at the end of the "wait0" loop being false. The livelock scenario can occur if the timing of the wait0 loop execution is such that instruction (7) in P0 is ready for completion every time that instruction (1) tries



to complete. Instruction (7) will again have higher priority, preventing the data ([xyz]) in instruction (1) from being written to the L1 cache. This causes instruction (6) in P0 to not complete and the sequence "wait0" to loop infinitely in P0.

A livelock condition also occurs in P1 because instruction (6) in P0 does not complete (blocked by instruction (1) not completing). The problem with this scenario is that P0 should eventually allow for instruction (1) to write its data to the L1 cache. If this occurs, the data in instruction (6) will be written to memory, allowing the conditions in both loops to be true.

**IMPLICATION:** Both processors will be stuck in an infinite loop, leading to a hang condition. Note that if P0 receives any interrupt, the loop timing will be disrupted such that the livelock will be broken. The system timer, a keystroke, or mouse movement can provide an interrupt that will break the livelock.

WORKAROUND: Use a LOCK instruction to force P0 to execute instruction (6) before instruction (7).

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### D1AP. APIC Access to Cacheable Memory Causes Shutdown

**PROBLEM:** APIC operations which access memory with any type other than uncacheable (UC) are illegal. If an APIC operation to a memory type other than UC occurs and Machine Check Exceptions (MCEs) are disabled, the processor will enter shutdown after such an access. If MCEs are enabled, an MCE will occur. However, in this circumstance, a second MCE will be signaled. The second MCE signal will cause the Pentium II Xeon processor to enter shutdown.

**IMPLICATION:** Recovery from a PIC access to cacheable memory will not be successful. Software that accesses only UC type memory during APIC operations will not encounter this erratum.

**WORKAROUND:** Ensure that the memory space to which PIC accesses can be made is marked as type UC (uncacheable) in the memory type range registers (MTRRs) to avoid this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D2AP. MP Systems May Hang Due to Catastrophic Errors During BSP Determination

**PROBLEM:** In MP systems, a catastrophic error during the bootstrap processor (BSP) determination process should cause the assertion of IERR#. If the catastrophic error is due to the APIC data bus being stuck at electrical zero, then the system hangs without asserting IERR#.

**IMPLICATION:** MP systems may hang during boot due to a catastrophic error. This erratum has not been observed to date in a typical commercial system, but was found during focused system testing using a grounded APIC data bus.

WORKAROUND: None identified at this time.

STATUS: For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D3AP. Write to Mask LVT (Programmed as EXTINT) Will Not Deassert Outstanding Interrupt

**PROBLEM:** If the APIC subsystem is configured in Virtual Wire Mode implemented through the local APIC, (i.e., the 8259 INTR signal is connected to LINTO and LVT1's interrupt delivery mode field is programmed as EXTINT), a write to LVT1 intended to mask interrupts will not deassert the internal interrupt source if the external



LINTO signal is already asserted. The interrupt will be erroneously posted to the Pentium II Xeon processor despite the attempt to mask it via the LVT.

**IMPLICATION:** Because of the masking attempt, interrupts may be generated when the system software expects no interrupts to be posted.

**WORKAROUND:** Software can issue a write to the 8259A interrupt mask register to deassert the LINT0 interrupt level, followed by a read to the controller to ensure that the LINT0 signal has been deasserted. Once this is ensured, software may then issue the write to mask LVT entry 1.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.



#### **DOCUMENTATION CHANGES**

The Documentation Changes listed in this section apply to the *Pentium*<sup>®</sup> *II* Xeon<sup>™</sup> *Processor at 400 and 450 MHz* datasheet and the *Intel Architecture Software Developer's Manual, Volumes 1, 2, and 3.* All Documentation Changes will be incorporated into a future version of the appropriate Pentium II Xeon processor documentation.

#### NOTE

The Documentation Changes previously listed in this section have been incorporated into an updated version of the *Intel Architecture Software Developer's Manual, Volumes 1, 2, and 3* (Order Numbers 243190-002, 243191-002, and 243192-002, respectively). The updated versions can be ordered by contacting the Intel Literature Center.



#### SPECIFICATION CLARIFICATIONS

The Specification Clarifications listed in this section apply to the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet and the *Intel Architecture Software Developer's Manual, Volumes 1, 2, and 3.* All Specification Clarifications will be incorporated into a future version of the appropriate Pentium II Xeon processor documentation.

#### NOTE

Most of the Specification Clarifications previously listed in this section have all been incorporated into an updated version of the *Intel Architecture Software Developer's Manual, Volumes 1, 2, and 3* (Order Numbers 243190-002, 243191-002, and 243192-002, respectively). The updated versions can be ordered by contacting the Intel Literature Center.

#### D1. Thermal Sensor SMBus Address Latching

In the *Pentium*<sup>®</sup> *II Xeon™ Processor at 400 and 450 MHz* datasheet, Section 4.3.7, the following paragraph should be added:

"The thermal sensor latches the SA1 and SA2 signals at power up. System designers should ensure that these signals are at valid input levels (see Table 9) before the thermal sensor powers up. This should be done by pulling the pins to  $V_{CCSMBus}$  or  $V_{SS}$  via a 1 k $\Omega$  or smaller resistor. Additionally, SA2 may be left unconnected to achieve the tri-state or "Z" state. If the designer desires to drive the SA1 or SA2 pin with logic the designer must ensure that the pins are at valid input levels (see Table 9) before  $V_{CCSMBus}$  begins to ramp. The system designer must also ensure that their particular system implementation does not add excessive capacitance (>50 pF) to the address inputs. Excess capacitance at the address inputs may cause address recognition problems."



#### SPECIFICATION CHANGES

The Specification Changes listed in this section apply to the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet (Order Number 243770). All Specification Changes will be incorporated into a future version of the appropriate Pentium II Xeon processor documentation.

### D1. Locks Across Cache Line Boundary Disable Bit Added

In the Pentium II Xeon processor, setting bit 31 of the Model Specific Register (MSR) at address 33h to '1' will prevent LOCK# from being asserted when locked transactions which are split across a cache line boundary are issued from the processor. This bit is disabled by default and remains Reserved for all previous steppings of the Pentium II Xeon processor. In the default state ('0'), unaligned data issued in a locked sequence by the processor will have atomicity with the LOCK# signal asserted. When the bit is set, any transactions issued which split a cache line boundary will not have the LOCK# signal asserted, and no atomicity can be guaranteed between the reads and writes in the sequence. Locked sequences which do not split a cache line boundary will still follow the normal LOCK# protocol with this bit set.

### D2. Non-GTL+ Output Leakage Current Change

The CMOS, TAP, Clock and APIC Signal Group Output Leakage Current specification (I<sub>LO</sub> in Table 8 of the *Pentium*<sup>®</sup> *II Xeon™ Processor at 400 and 450 MHz* datasheet) should be changed from ±15 μA to ±30 μA.