



# **Pentium® II Xeon™ Processor Specification Update**

Release Date: February 1999

Order Number: 243776-010

The Pentium® II Xeon™ processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this Specification Update.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Pentium® II Xeon™ processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

The Specification Update should be publicly available following the last shipment date for a period of time equal to the specific product's warranty period. Hardcopy Specification Updates will be available for one (1) year following End of Life (EOL). Web access will be available for three (3) years following EOL.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>

Copyright © Intel Corporation 1999.

\* Third-party brands and names are the property of their respective owners.

# CONTENTS

REVISION HISTORY ..... v

PREFACE ..... vi

**Specification Update for the Pentium® II Xeon™ Processor..... 1**

GENERAL INFORMATION..... 3

ERRATA..... 10

DOCUMENTATION CHANGES ..... 36

SPECIFICATION CLARIFICATIONS ..... 46

SPECIFICATION CHANGES ..... 61





## REVISION HISTORY

Date of Revision	Version	Description
May 1998	-001	This document is the first Specification Update for the Pentium® II Xeon™ processor.
June 1998	-002	Updated Erratum 29. Added Erratum 34, Specification Clarifications 8 through 13, and Documentation Changes 13 through 16.
July 1998	-003	Launch edition of the Pentium II Xeon processor Specification Update. Added Errata 35 through 37.
August 1998	-004	Added Processor Markings. Updated Errata 6, 29, and 34 through 37. Added Erratum 38. Updated Specification Clarification 4.
September 1998	-005	Updated Pentium II Xeon Processor Identification and Package Information table. Added B1 stepping information. Added Specification Change 1. Updated Errata 35 and 36. Added Errata 39 through 42.
October 1998	-006	Updated Pentium II Xeon Processor Identification and Package Information table. Modified entry numbering. Updated Errata 1 and 27. Added Specification Changes 2 and 3. Added Errata 43 through 45. Added Specification Clarifications 14 and 15.
November 1998	-007	Updated Pentium II Xeon Processor Identification and Package Information table. Updated Errata status in Summary Table of Changes. Updated Erratum D31. Added Specification Change D4. Added Errata D46 and D47. Added Specification Clarification D16. Updated Documentation Change D10. Added Documentation Change D17.
December 1998	-008	Updated Specification Change D2. Added Erratum D48. Added Specification Change D5. Updated processor identification table.
January 1999	-009	Added Specification Change D6. Added Errata D49 through D52. Added Documentation Changes D18 through D20. Updated processor identification table.
February 1999	-010	Updated processor identification table. Added Erratum D53.

## PREFACE

This document is an update to the specifications contained in the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet (Order Number 243770) and the *Intel Architecture Software Developer's Manual, Volumes 1, 2 and 3* (Order Numbers 243190, 243191, and 243192, respectively). It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools. It contains S-Specs, Specification Changes, Errata, Specification Clarifications, and Documentation Changes.

## Nomenclature

**S-Specs** are exceptions to the published specifications, and apply only to the units assembled under that s-spec.

**Specification Changes** are modifications to the current published specifications for the Pentium® II Xeon™ processor. These changes will be incorporated in the next release of the specifications.

**Errata** are design defects or errors. Errata may cause the Pentium II Xeon processor's behavior to deviate from published specifications. Hardware and software designed to be used with any given processor must assume that all errata documented for that processor are present on all devices unless otherwise noted.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

## Identification Information

The Pentium II Xeon processor can be identified by the following values:

Family <sup>1</sup>	400 and 450 MHz Pentium® II Xeon™ Processor <sup>2</sup>
0110	0101

### NOTES:

1. The Family corresponds to bits [11:8] of the EDX register after Reset, bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
2. The Model corresponds to bits [7:4] of the EDX register after Reset, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.

The Pentium II Xeon processor's second level (L2) cache size can be determined by the following register contents:

512-Kbyte Unified L2 Cache <sup>1</sup>	43h
1-Mbyte Unified L2 Cache <sup>1</sup>	44h
2-Mbyte Unified L2 Cache <sup>1</sup>	45h

### NOTE:

1. For the Pentium® II Xeon™ processor, the unified L2 cache size corresponds to a token in the EDX register after the CPUID instruction is executed with a 2 in the EAX register. Other Intel microprocessor models or families may move this information to other bit positions or otherwise reformat the result returned by this instruction; generic code should parse the resulting token stream according to the definition of the CPUID instruction.


# **Specification Update for the Pentium® II Xeon™ Processor**





## GENERAL INFORMATION

### *Pentium® II Xeon™ Processor Markings*



#### *Production Dynamic Mark Example:*

400 / 512 / 100 S2  
FFFFFFF-NNNN {Country}  
i(m)(c)97 SSSSS



#### 2D Matrix Contents Example:

Intel 80523KX400512  
FFFFFFF-NNNN

## Pentium® II Xeon™ Processor Identification and Package Information

S-Spec Number	Core Stepping	CPUID	Speed (MHz)	L2 Size (Kbytes)	GC82459AA (C6C) Stepping	Processor Substrate Revision	Cartridge Revision	Notes
SL2NB	B0	0652h	400	1024	A3	1M/2M-Pf	2.0	1, 2, 3, 4, 6
SL2RH	B0	0652h	400	512	A3	512K-Pb	2.0	1, 2, 3, 4, 6
SL2XJ	B1	0653h	450	512	B0	512K-Oa	2.0	7, 9, 10
SL2XK	B1	0653h	450	1024	B0	1M/2M-Oa	2.0	7, 9, 10
SL2XL	B1	0653h	450	2048	B0	1M/2M-Oa	2.0	7, 9, 10
SL33T	B1	0653h	450	512	B0	512K-oA	2.0	4, 7, 8, 9, 10
SL344	B0	0652h	400	512	A3	512K-pB	2.0	1, 2, 3, 5, 6
SL345	B0	0652h	400	1024	A3	1M/2M-pF	2.0	1, 2, 3, 5, 6
SL34H	B1	0653h	400	512	A3	512K-pB	2.0	1, 2, 5, 6
SL34J	B1	0653h	400	1024	A3	1M/2M-pF	2.0	1, 2, 5, 6
SL354	B1	0653h	450	512	B0	512K-oA	2.0	4, 7, 9, 10
SL35N	B1	0653h	400	512	A3	512K-pB	2.0	1, 2, 5, 6, 8
SL35P	B1	0653h	400	1024	A3	1M/2M-pF	2.0	1, 2, 5, 6, 8
SL36W	B1	0653h	450	512	B0	512K-oA	2.0	7, 8, 9, 10
SL33U	B1	0653h	450	1024	B0	1M/2M-oA	2.0	7, 8, 9, 10
SL33V	B1	0653h	450	2048	B0	1M/2M-oA	2.0	7, 8, 9, 10

## NOTES:

1. These processors will not shut down automatically on assertion of THERMTRIP#.
2. These processors are affected by Erratum D30.
3. These Processor Information ROM in these processors contain the S-spec number, but the leading "S" character is replaced with a space character.
4. These processors are affected by Erratum D36.
5. These processors must be operated at a T<sub>PLATE</sub> specification of 65 °C.
6. These processors require an SMBus input setup time (T<sub>57</sub>) of 800 ns.
7. Error Checking and Correcting (ECC) for the L2 cache transactions cannot be disabled on these processors.
8. This is a boxed processor with attached passive heatsink. See Specification Change D6 of this document for the boxed processor specification.
9. These processors are affected by Erratum D49.
10. These processors are affected by Erratum D50.

## Summary Table of Changes

The following table indicates the Errata which apply to Pentium II Xeon processors. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

### CODES USED IN SUMMARY TABLE

X:	Specification Change, Erratum, Specification Clarification, or Documentation Change applies to the given processor stepping.
Doc:	Intel intends to update the appropriate documentation in a future revision.
Fix:	This erratum is intended to be fixed in a future stepping of the component.
Fixed:	This erratum has been previously fixed.
NoFix:	There are no plans to fix this erratum.
(No mark) or (blank box):	This item is fixed in or does not apply to the given stepping.
AP:	APIC related erratum.
SUB:	This column refers to errata on the Pentium® II Xeon™ processor's substrate or components other than the processor core.
Shaded:	This item is either new or modified from the previous version of the document.

Some of Intel's Specification Updates will be undergoing a numbering methodology change to reduce confusion when referring to errata which affect a specific product. Each Specification Update item will be prefixed with a capital letter to distinguish the product it refers to. The key below details the letters which will be used for the current Intel microprocessor Specification Updates:

A = Pentium® II processor

B = Mobile Pentium II processor

C = Intel® Celeron™ processor

D = Pentium II Xeon™ processor

The Specification Updates for the Pentium processor, Pentium Pro processor, and other Intel products will not be implementing such a convention at this time.



PENTIUM® II XEON™ PROCESSOR SPECIFICATION UPDATE

NO.	B0	B1	SUB	Plans	ERRATA
D1	X	X		NoFix	FP Data Operand Pointer may be incorrectly calculated after FP access which wraps 64-Kbyte boundary in 16-bit code
D2	X	X		NoFix	Differences exist in debug exception reporting
D3	X	X		NoFix	FLUSH# servicing delayed while waiting for STARTUP_IPI in MP systems
D4	X	X		NoFix	Code fetch matching disabled debug register may cause debug exception
D5	X	X		NoFix	Double ECC error on read may result in BINIT#
D6	X	X		NoFix	FP inexact-result exception flag may not be set
D7	X	X		NoFix	BTM for SMI will contain incorrect FROM EIP
D8	X	X		NoFix	I/O restart in SMM may fail after simultaneous MCE
D9	X	X		NoFix	Branch traps do not function if BTMs are also enabled
D10	X	X		NoFix	Checker BIST failure in FRC mode not signaled
D11	X	X		NoFix	BINIT# assertion causes FRCERR assertion in FRC mode
D12	X	X		NoFix	Machine check exception handler may not always execute successfully
D13	X	X		NoFix	LBERR may be corrupted after some events
D14	X	X		NoFix	BTMs may be corrupted during simultaneous L1 cache line replacement
D15	X	X		NoFix	A20M# may be inverted after returning from SMM and Reset
D16	X	X		NoFix	Near CALL to ESP creates unexpected EIP address
D17	X	X		NoFix	Mixed cacheability of lock variables problematic in MP systems
D18	X	X		NoFix	MCE due to L2 parity error gives L1 MCACOD.LL
D19	X	X		NoFix	Memory Type field undefined for nonmemory operations
D20	X	X		NoFix	Infinite snoop stall during L2 initialization of MP systems
D21	X	X		NoFix	FP Data Operand Pointer may not be zero after power on or Reset
D22	X	X		NoFix	Premature execution of a load operation prior to exception handler invocation
D23	X	X		NoFix	EFLAGS discrepancy on page fault after multiprocessor TLB shutdown
D24	X	X		NoFix	Read portion of RMW instruction may execute twice
D25	X	X		Fix	Test pin must be high during power up
D26			X	Fixed	Processor Information ROM uses WP pin
D27	X	X		NoFix	Intervening writeback may occur during locked transaction
D28	X	X		NoFix	MC2_STATUS MSR has model-specific error code and Machine Check Architecture error code reversed
D29	X	X		NoFix	Cache access while changing BBL_CR_CTL3 configuration may cause hang
D30			X	Fix	Thermal sensor may assert SMBALERT# incorrectly
D31	X	X		NoFix	MOVD following zeroing instruction can cause incorrect result
D32	X	X		NoFix	Top 4 PAT entries not usable with Mode B or Mode C paging
D33	X	X		NoFix	MOV with debug register causes debug exception
D34	X	X		Fix	UC write may be reordered around a cacheable write



PENTIUM® II XEON™ PROCESSOR SPECIFICATION UPDATE

NO.	B0	B1	SUB	Plans	ERRATA
D35	X	X		Fix	Misprediction in program flow may cause unexpected instruction execution
D36	X	X		Fix	System bus ECC may report false errors
D37	X			Fixed	Full In Order Queue may cause infinite DBSY# assertion
D38	X	X		NoFix	Data Breakpoint Exception in a displacement relative near call may corrupt EIP
D39	X	X		NoFix	Fault on REP CMPS/SCAS operation may cause incorrect EIP
D40	X	X		NoFix	System bus ECC not functional with 2:1 ratio
D41	X	X		NoFix	RDMSR or WRMSR to invalid MSR address may not cause GP fault
D42	X			Fixed	Null selectors may cause FRC errors in FRC-enabled systems
D43	X	X		NoFix	SYSENTER/SYSEXIT instructions can implicitly load "null segment selector" to SS and CS registers
D44	X	X		NoFix	PRELOAD followed by EXTEST does not load boundary scan data
D45	X	X		NoFix	Far jump to new TSS with D-bit cleared may cause system hang
D46	X	X		NoFix	Illegal opcode during L2 cache initialization
D47	X	X		NoFix	Incorrect chunk ordering may prevent execution of the Machine Check Exception handler after BINIT#
D48	X	X		NoFix	Resume flag may not be cleared after debug exception
D49				Fix	Thermal sensor leakage current may exceed specification
D50	X	X		NoFix	System bus address parity checking may report false AERR#
D51	X	X		NoFix	Misaligned locked access to APIC space results in hang
D52	X	X		NoFix	Potential loss of data coherency during MP data ownership transfer
D53	X	X		NoFix	Memory ordering based synchronization may cause a livelock condition in MP systems
D1AP	X	X		NoFix	APIC access to cacheable memory causes shutdown
D2AP	X	X		NoFix	MP systems may hang due to catastrophic errors during BSP determination
D3AP	X	X		NoFix	Write to mask LVT (programmed as EXTINT) will not deassert outstanding interrupt

NO.	B0	B1	SUB	Plans	DOCUMENTATION CHANGES
D1	X	X		Doc	Invalid arithmetic operations and masked responses to them relative to FIST/FISTP instruction
D2	X	X		Doc	FIDIV/FIDIVR <i>m16int</i> description
D3	X	X		Doc	PUSH does not pad with zeros
D4	X	X		Doc	DR7, bit 10 is reserved
D5	X	X		Doc	Additional states that are not automatically saved and restored
D6	X	X		Doc	Cache and TLB description correction
D7	X	X		Doc	SMRAM state save map contains documentation error
D8	X	X		Doc	OF and DF of the EFLAGS register are mislabeled as system flags

NO.	B0	B1	SUB	Plans	DOCUMENTATION CHANGES
D9	X	X		Doc	CS:EIP pushed onto stack prior to code segment limit check
D10	X	X		Doc	Corrections to opcode maps
D11	X	X		Doc	MP initialization protocol algorithm correction
D12	X	X		Doc	Interrupt 13—General Protection exception (#GP)
D13	X	X		Doc	Corrections to <i>Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference</i>
D14	X	X		Doc	MCI_ADDR MSR reference section correction
D15	X	X		Doc	FCOMI/FCOMIP/FUCOMI/FUCOMIP setting of flags relative to exceptions
D16	X	X		Doc	MemTypeGet() function example
D17	X	X		Doc	RSVD flag correction
D18	X	X		Doc	SMRAM state save map documentation correction
D19	X	X		Doc	Stop-Grant state correction
D20	X	X		Doc	Correction to Stop-Grant state definition

NO.	B0	B1	SUB	Plans	SPECIFICATION CLARIFICATIONS
D1	X	X		Doc	Writes to WC memory
D2	X	X		Doc	Multiple processor protocol and restrictions
D3	X	X		Doc	Critical sequence of events during a page fault exception
D4	X	X		Doc	Performance-Monitoring Counter issues
D5	X	X		Doc	POP[ESP] with 16-bit stack size
D6	X	X		Doc	Preventing caching
D7	X	X		Doc	Paging must be enabled before enabling the page global bit
D8	X	X		Doc	Interrupt recognition determines priority
D9	X	X		Doc	References to 2-Mbyte pages should include 4-Mbyte pages
D10	X	X		Doc	Modification of reserved areas in the SMRAM saved state map
D11	X	X		Doc	TLB flush necessary after PDPE change
D12	X	X		Doc	Exception handler error code bit clarification
D13	X	X		Doc	Propagation of page table entry changes to multiple processors
D14	X	X		Doc	Software initialization requirements for FRC mode
D15	X	X		Doc	Switching to protected mode while in SMM
D16	X	X		Doc	Thermal sensor SMBus address latching



NO.	B0	B1	SUB	Plans	SPECIFICATION CHANGES
D1	X			Doc	Locks across cache line boundary disable bit added
D2	X	X		Doc	Mixing steppings in MP systems
D3	X	X		Doc	WC buffer eviction data ordering
D4	X	X		Doc	One-shot command not supported during auto-convert mode
D5	X	X		Doc	Mechanical specification corrections
D6	X	X		Doc	Addition of Boxed Processor Specification chapter

## ERRATA

### ***D1. FP Data Operand Pointer May Be Incorrectly Calculated After FP Access Which Wraps 64-Kbyte Boundary in 16-Bit Code***

**PROBLEM:** The FP Data Operand Pointer is the effective address of the operand associated with the last noncontrol floating-point instruction executed by the machine. If an 80-bit floating-point access (load or store) occurs in a 16-bit mode other than protected mode (in which case the access will produce a segment limit violation), the memory access wraps a 64-Kbyte boundary, and the floating-point environment is subsequently saved, the value contained in the FP Data Operand Pointer may be incorrect.

**IMPLICATION:** A 32-bit operating system running 16-bit floating-point code may encounter this erratum, under the following conditions:

- The operating system is using a segment greater than 64 Kbytes in size.
- An application is running in a 16-bit mode other than protected mode.
- An 80-bit floating-point load or store which wraps the 64-Kbyte boundary is executed.
- The operating system performs a floating-point environment store (FSAVE/FNSAVE/FSTENV/FNSTENV) after the above memory access.
- The operating system uses the value contained in the FP Data Operand Pointer.

Wrapping an 80-bit floating-point load around a segment boundary in this way is not a normal programming practice. Intel has not currently identified any software which exhibits this behavior.

**WORKAROUND:** If the FP Data Operand Pointer is used in an OS which may run 16-bit floating-point code, care must be taken to ensure that no 80-bit floating-point accesses are wrapped around a 64-Kbyte boundary.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D2. Differences Exist in Debug Exception Reporting***

**PROBLEM:** There exist some differences in the reporting of code and data breakpoint matches between that specified by previous Intel processors' specifications and the behavior of the Pentium II Xeon processor, as described below:

#### **CASE 1:**

The first case is for a breakpoint set on a MOVSS or POPSS instruction, when the instruction following it causes a debug register protection fault (DR7.gd is already set, enabling the fault). The Pentium processor reports delayed data breakpoint matches from the MOVSS or POPSS instructions by setting the matching DR6.bi bits, along with the debug register protection fault (DR6.bd). If additional breakpoint faults are matched during the call of the debug fault handler, the Pentium processor sets the breakpoint match bits (DR6.bi) to reflect the breakpoints matched by both the MOVSS or POPSS breakpoint and the debug fault handler call. The Pentium II Xeon processor only sets DR6.bd in either situation, and does not set any of the DR6.bi bits.

#### **CASE 2:**

In the second breakpoint reporting failure case, if a MOVSS or POPSS instruction with a data breakpoint is followed by a store to memory which crosses a 4-Kbyte page boundary, the breakpoint information for the MOVSS or POPSS will be lost. Previous processors retain this information across such a page split.



**CASE 3:**

If they occur after a MOVSS or POPSS instruction, the INT *n*, INTO, and INT3 instructions zero the DR6.Bi bits (bits B0 through B3), clearing pending breakpoint information, unlike previous processors.

**CASE 4:**

If a data breakpoint and an SMI (System Management Interrupt) occur simultaneously, the SMI will be serviced via a call to the SMM handler, and the pending breakpoint will be lost.

**CASE 5:**

When an instruction which accesses a debug register is executed, and a breakpoint is encountered on the instruction, the breakpoint is reported twice.

**IMPLICATION:** When debugging or when developing debuggers for a Pentium II Xeon processor-based system, this behavior should be noted. Normal usage of the MOVSS or POPSS instructions (i.e., following them with a MOV ESP) will not exhibit the behavior of cases 1-3. Debugging in conjunction with SMM will be limited by case 4.

**WORKAROUND:** Following MOVSS and POPSS instructions with a MOV ESP instruction when using breakpoints will avoid the first three cases of this erratum. No workaround has been identified for cases 4 or 5.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### **D3. FLUSH# Servicing Delayed While Waiting for STARTUP\_IPI in MP Systems**

**PROBLEM:** In an MP system, if an application processor is waiting for a startup inter-processor interrupt (STARTUP\_IPI), then it will not service a FLUSH# pin assertion until it has received the STARTUP\_IPI.

**IMPLICATION:** After the MP initialization protocol, only one processor becomes the bootstrap processor (BSP). The other processor becomes a slave application processor (AP). After losing the BSP arbitration, the AP goes into a wait loop, waiting for a STARTUP\_IPI.

The BSP can wake up the AP to perform some tasks with a STARTUP\_IPI, and then put it back to sleep with an initialization inter-processor interrupt (INIT\_IPI, which has the same effect as asserting INIT#), which returns it to a wait loop. The result is a possible loss of cache coherency if the off-line processor is intended to service a FLUSH# assertion at this point. The FLUSH# will be serviced as soon as the processor is awakened by a STARTUP\_IPI, before any other instructions are executed. Intel has not encountered any operating systems that are affected by this erratum.

**WORKAROUND:** Operating system developers should take care to execute a WBINVD instruction before the AP is taken off-line using an INIT\_IPI.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### **D4. Code Fetch Matching Disabled Debug Register May Cause Debug Exception**

**PROBLEM:** The bits L0-3 and G0-3 enable breakpoints local to a task and global to all tasks, respectively. If one of these bits is set, a breakpoint is enabled, corresponding to the addresses in the debug registers DR0-DR3. If at least one of these breakpoints is enabled, any of these registers are *disabled* (i.e., Ln and Gn are 0), and RWn for the disabled register is 00 (indicating a breakpoint on instruction execution), normally an instruction fetch will not cause an instruction-breakpoint fault based on a match with the address in the disabled register(s). However,

if the address in a disabled register matches the address of a code fetch which also results in a page fault, an instruction-breakpoint fault will occur.

**IMPLICATION:** While debugging software, extraneous instruction-breakpoint faults may be encountered if breakpoint registers are not cleared when they are disabled. Debug software which does not implement a code breakpoint handler will fail, if this occurs. If a handler is present, the fault will be serviced. Mixing data and code may exacerbate this problem by allowing disabled data breakpoint registers to break on an instruction fetch.

**WORKAROUND:** The debug handler should clear breakpoint registers before they become disabled.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D5. Double ECC Error on Read May Result in BINIT#***

**PROBLEM:** For this erratum to occur, the following conditions must be met:

- Machine Check Exceptions (MCEs) must be enabled.
- A dataless transaction (such as a write invalidate) must be occurring simultaneously with a transaction which returns data (a normal read).
- The read data must contain a double-bit uncorrectable ECC error.

If these conditions are met, the Pentium II Xeon processor will not be able to determine which transaction was erroneous, and instead of generating an MCE, it will generate a BINIT#.

**IMPLICATION:** The bus will be reinitialized in this case. However, since a double-bit uncorrectable ECC error occurred on the read, the MCE handler (which is normally reached on a double-bit uncorrectable ECC error for a read) would most likely cause the same BINIT# event.

**WORKAROUND:** Though the ability to drive BINIT# can be disabled in the Pentium II Xeon processor, which would prevent the effects of this erratum, overall system behavior would not improve, since the error which would normally cause a BINIT# would instead cause the machine to shut down. No other workaround has been identified.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D6. FP Inexact-Result Exception Flag May Not Be Set***

**PROBLEM:** When the result of a floating-point operation is not exactly representable in the destination format (1/3 in binary form, for example), an inexact-result (precision) exception occurs. When this occurs, the PE bit (bit 5 of the FPU status word) is normally set by the processor. Under certain rare conditions, this bit may not be set when this rounding occurs. However, other actions taken by the processor (invoking the software exception handler if the exception is unmasked) are not affected. This erratum can only occur if the floating-point operation which causes the precision exception is immediately followed by one of the following instructions:

- FST m32real
- FST m64real
- FSTP m32real
- FSTP m64real
- FSTP m80real
- FIST m16int
- FIST m32int
- FISTP m16int

- FISTP m32int
- FISTP m64int

Note that even if this combination of instructions is encountered, there is also a dependency on the internal pipelining and execution state of both instructions in the processor.

**IMPLICATION:** Inexact-result exceptions are commonly masked or ignored by applications, as it happens frequently, and produces a rounded result acceptable to most applications. The PE bit of the FPU status word may not always be set upon receiving an inexact-result exception. Thus, if these exceptions are unmasked, a floating-point error exception handler may not recognize that a precision exception occurred. Note that this is a "sticky" bit, i.e., once set by an inexact-result condition, it remains set until cleared by software.

**WORKAROUND:** This condition can be avoided by inserting two NOP instructions between the two floating-point instructions.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D7. BTM for SMI Will Contain Incorrect FROM EIP***

**PROBLEM:** A system management interrupt (SMI) will produce a Branch Trace Message (BTM), if BTMs are enabled. However, the FROM EIP field of the BTM (used to determine the address of the instruction which was being executed when the SMI was serviced) will not have been updated for the SMI, so the field will report the same FROM EIP as the previous BTM.

**IMPLICATION:** A BTM which is issued for an SMI will not contain the correct FROM EIP, limiting the usefulness of BTMs for debugging software in conjunction with System Management Mode (SMM).

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D8. I/O Restart in SMM May Fail After Simultaneous MCE***

**PROBLEM:** If an I/O instruction (IN, INS, REP INS, OUT, OUTS, or REP OUTS) is being executed, and if the data for this instruction becomes corrupted, the Pentium II Xeon processor will signal a machine check exception (MCE). If the instruction is directed at a device which is powered down, the processor may also receive an assertion of SMI#. Since MCEs have higher priority, the processor will call the MCE handler, and the SMI# assertion will remain pending. However, upon attempting to execute the first instruction of the MCE handler, the SMI# will be recognized and the processor will attempt to execute the SMM handler. If the SMM handler is completed successfully, it will attempt to restart the I/O instruction, but will not have the correct machine state, due to the call to the MCE handler.

**IMPLICATION:** A simultaneous MCE and SMI# assertion may occur for one of the I/O instructions above. The SMM handler may attempt to restart such an I/O instruction, but will have corrupted state due to the MCE handler call, leading to failure of the restart and shutdown of the processor.

**WORKAROUND:** If a system implementation must support both SMM and MCEs, the first thing the SMM handler code (when an I/O restart is to be performed) should do is check for a pending MCE. If there is an MCE pending, the SMM handler should immediately exit via an RSM instruction and allow the machine check exception handler to execute. If there is not, the SMM handler may proceed with its normal operation.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D9. Branch Traps Do Not Function if BTMs Are Also Enabled***

**PROBLEM:** If branch traps or branch trace messages (BTMs) are enabled alone, both function as expected. However, if both are enabled, only the BTMs will function, and the branch traps will be ignored.

**IMPLICATION:** The branch traps and branch trace message debugging features cannot be used together.

**WORKAROUND:** If branch trap functionality is desired, BTMs must be disabled.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D10. Checker BIST Failure in FRC Mode Not Signaled***

**PROBLEM:** If a system is running in functional redundancy checking (FRC) mode, and the checker of the master-checker pair encounters a hard failure while running the built-in self test (BIST), the checker will tri-state all outputs without signaling an IERR#.

**IMPLICATION:** Assuming the master passes BIST successfully, it will continue execution unchecked, operating without functional redundancy. However, the necessary pull-up on the FRCERR pin will cause an FRCERR to be signaled. The operation of the master depends on the implementation of FRCERR.

**WORKAROUND:** For successful detection of BIST failure in the checker of an FRC pair, use the FRCERR signal, instead of IERR#.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D11. BINIT# Assertion Causes FRCERR Assertion in FRC Mode***

**PROBLEM:** If a pair of Pentium II Xeon processors are running in functional redundancy checking (FRC) mode, and a catastrophic error condition causes BINIT# to be asserted, the checker in the master-checker pair will enter shutdown. The next bus transaction from the master will then result in the assertion of FRCERR.

**IMPLICATION:** Bus initialization via an assertion of BINIT# occurs as the result of a catastrophic error condition which precludes the continuing reliable execution of the system. Under normal circumstances, the master-checker pair would remain synchronized in the execution of the BINIT# handler. However, due to this erratum, an FRCERR will be signaled. System behavior then depends on the system specific error recovery mechanisms.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D12. Machine Check Exception Handler May Not Always Execute Successfully***

**PROBLEM:** An asynchronous machine check exception (MCE), such as a BINIT# event, which occurs during an access that splits a 4-Kbyte page boundary may leave some internal registers in an indeterminate state. Thus, MCE handler code may not always run successfully if an asynchronous MCE has occurred previously.

**IMPLICATION:** An MCE may not always result in the successful execution of the MCE handler. However, asynchronous MCEs usually occur upon detection of a catastrophic system condition that would also hang the processor. Leaving MCEs disabled will result in the condition which caused the asynchronous MCE instead causing the processor to enter shutdown. Therefore, leaving MCEs disabled may not improve overall system behavior.

**WORKAROUND:** No workaround which would guarantee successful MCE handler execution under this condition has been identified.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D13. LBER May Be Corrupted After Some Events***

**PROBLEM:** The last branch record (LBR) and the last branch before exception record (LBER) can be used to determine the source and destination information for previous branches or exceptions. The LBR contains the source and destination addresses for the last branch or exception, and the LBER contains similar information for the last branch taken before the last exception. This information is typically used to determine the location of a branch which leads to execution of code which causes an exception. However, after a catastrophic bus condition which results in an assertion of BINIT# and the re-initialization of the buses, the value in the LBER may be corrupted. Also, after either a CALL which results in a fault or a software interrupt, the LBER and LBR will be updated to the same value, when the LBER should not have been updated.

**IMPLICATION:** The LBER and LBR registers are used only for debugging purposes. When this erratum occurs, the LBER will not contain reliable address information. The value of LBER should be used with caution when debugging branching code; if the values in the LBR and LBER are the same, then the LBER value is incorrect. Also, the value in the LBER should not be relied upon after a BINIT# event.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D14. BTMs May Be Corrupted During Simultaneous L1 Cache Line Replacement***

**PROBLEM:** When Branch Trace Messages (BTMs) are enabled and such a message is generated, the BTM may be corrupted when issued to the bus by the L1 cache if a new line of data is brought into the L1 data cache simultaneously. Though the new line being stored in the L1 cache is stored correctly, and no corruption occurs in the data, the information in the BTM may be incorrect due to the internal collision of the data line and the BTM.

**IMPLICATION:** Although BTMs may not be entirely reliable due to this erratum, the conditions necessary for this boundary condition to occur have only been exhibited during focused simulation testing. Intel has currently not observed this erratum in a system level validation environment.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D15. A20M# May Be Inverted After Returning from SMM and Reset***

**PROBLEM:** This erratum is seen when software causes the following events to occur:

1. The assertion of A20M# in real address mode.
2. After entering the 1-Mbyte address wrap-around mode caused by the assertion of A20M#, there is an assertion of SMI# intended to cause a Reset or remove power to the processor. Once in the SMM handler, software saves the SMM state save map to an area of nonvolatile memory from which it can be restored at some point in the future. Then software asserts RESET# or removes power to the processor.
3. After exiting Reset or completion of power-on, software asserts SMI# again. Once in the SMM handler, it then retrieves the old SMM state save map which was saved in event 2 above and copies it into the current

SMM state save map. Software then asserts A20M# and executes the RSM instruction. After exiting the SMM handler, the polarity of A20M# is inverted.

**IMPLICATION:** If this erratum occurs, A20M# will behave with a polarity opposite from what is expected (i.e., the 1-Mbyte address wrap-around mode is enabled when A20M# is deasserted, and does not occur when A20M# is asserted).

**WORKAROUND:** Software should save the A20M# signal state in nonvolatile memory before an assertion of RESET# or a power down condition. After coming out of Reset or at power on, SM# should be asserted again. During the restoration of the old SMM state save map described in event 3 above, the entire map should be restored, except for bit 5 of the byte at offset 7F18h. This bit should retain the value assigned to it when the SMM state save map was created in event 3. The SMM handler should then restore the original value of the A20M# signal.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D16. Near CALL to ESP Creates Unexpected EIP Address

**PROBLEM:** As documented, the CALL instruction saves procedure linking information in the procedure stack and jumps to the called procedure specified with the destination (target) operand. The target operand specifies the address of the first instruction in the called procedure. This operand can be an immediate value, a general purpose register, or a memory location. When accessing an absolute address indirectly using the stack pointer (ESP) as a base register, the base value used is the value in the ESP register before the instruction executes. However, when accessing an absolute address directly using ESP as the base register, the base value used is the value of ESP *after* the return value is pushed on the stack, not the value in the ESP register *before* the instruction executed.

**IMPLICATION:** Due to this erratum, the processor may transfer control to an unintended address. Results are unpredictable, depending on the particular application, and can range from no effect to the unexpected termination of the application due to an exception. Intel has observed this erratum only in a focused testing environment. Intel has not observed any commercially available operating system, application, or compiler that makes use of or generates this instruction.

**WORKAROUND:** If the other seven general purpose registers are unavailable for use, and it is necessary to do a CALL via the ESP register, first push ESP onto the stack, then perform an *indirect* call using ESP (e.g., CALL [ESP]). The saved version of ESP should then be popped off the stack after the call returns.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## D17. Mixed Cacheability of Lock Variables Is Problematic in MP Systems

**PROBLEM:** This errata only affects multiprocessor systems where a lock variable address is marked cacheable in one processor and uncacheable in any others. The processors which have it marked uncacheable may stall indefinitely when accessing the lock variable. The stall is only encountered if:

- One processor has the lock variable cached, and is attempting to execute a cache lock.
- If the processor which has that address cached has it cached in its L2 only.
- Other processors, meanwhile, issue back to back accesses to that same address on the bus.

**IMPLICATION:** MP systems where all processors either use cache locks or consistent locks to uncacheable space will not encounter this problem. If, however, a lock variable's cacheability varies in different processors, and several processors are all attempting to perform the lock simultaneously, an indefinite stall may be experienced by the processors which have it marked uncacheable in locking the variable (if the conditions above

are satisfied). Intel has only encountered this problem in focus testing with artificially generated external events. Intel has not currently identified any commercial software which exhibits this problem.

**WORKAROUND:** Follow a homogenous model for the memory type range registers (MTRRs), ensuring that all processors have the same cacheability attributes for each region of memory; do not use locks whose memory type is cacheable on one processor, and uncacheable on others. Avoid page table aliasing, which may produce a nonhomogenous memory model.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D18. MCE Due to L2 Parity Error Gives L1 MCACOD.LL***

**PROBLEM:** If a Cache Reply Parity (CRP) error, Cache Address Parity (CAP) error, or Cache Synchronous Error (CSER) occurs on an access to the Pentium II Xeon processor's L2 cache, the resulting Machine Check Architectural Error Code (MCACOD) will be logged with '01' in the LL field. This value indicates an L1 cache error; the value should be '10', indicating an L2 cache error. Note that L2 ECC errors have the correct value of '10' logged.

**IMPLICATION:** An L2 cache access error, other than an ECC error, will be improperly logged as an L1 cache error in MCACOD.LL.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D19. Memory Type Field Undefined for Nonmemory Operations***

**PROBLEM:** The Memory Type field for nonmemory transactions such as I/O and Special Cycles are undefined. Although the Memory Type attribute for nonmemory operations logically should (and usually does) manifest itself as UC, this feature is not designed into the implementation and is therefore inconsistent.

**IMPLICATION:** Bus agents may decode a non-UC memory type for nonmemory bus transactions.

**WORKAROUND:** Bus agents must consider transaction type to determine the validity of the Memory Type field for a transaction.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D20. Infinite Snoop Stall During L2 Initialization of MP Systems***

**PROBLEM:** It is possible for snoop traffic generated on the system bus while a processor is executing its L2 cache initialization routine to cause the initializing processor to hang.

**IMPLICATION:** An MP system which does not suppress snoop traffic while L2 caches are being initialized may hang during this initialization sequence.

**WORKAROUND:** System BIOS can create an execution environment which allows processors to initialize their L2 caches without the system generating any snoop traffic on the bus.

Below is a pseudo-code fragment, designed explicitly for a 4 processor system, that uses a serial algorithm to initialize each processor's L2 cache:

```

Suppress_all_I/O_traffic()
    K = 0;
    while (K <= 3)
    {
/* Obtain current value of K. This forces both Temp and K into */
/* the L1 cache. Note that Temp could also be maintained in a */
/* general purpose register.                                     */
        Temp = K;
        Wait_until_all_processors_are_signed_in_at_barrier()
        if ( logical_proc_APIC_id == K ) {
            {
                wait_10_usecs_delay_loop(); /* this time delay, required */
                /* in the worst case, allows */
                /* the barrier semaphore to */
                /* settle to shared state. */
                Initialize L2 cache
                K++
            }
        }
        else
            while (Temp == K);
    }
}

```

This algorithm prevents bus snoop traffic from the other processors, which would otherwise cause the initializing processor to hang. The algorithm assumes that the L1 cache is enabled (the Temp and K variables must be cached by each processor). Also, the Memory Type Range Register (MTRR) for the data segment must be set to WB (writeback) memory type.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D21. FP Data Operand Pointer May Not Be Zero After Power On or Reset***

**PROBLEM:** The FP Data Operand Pointer, as specified, should be reset to zero upon power on or Reset by the processor. Due to this erratum, the FP Data Operand Pointer may be nonzero after power on or Reset.

**IMPLICATION:** Software which uses the FP Data Operand Pointer and count on its value being zero after power on or Reset without first executing a FINIT/FNINIT instruction will use an incorrect value, resulting in incorrect behavior of the software.

**WORKAROUND:** Software should follow the recommendation in Section 8.2 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide* (Order Number 243192). This recommendation states that if the FPU will be used, software-initialization code should execute a FINIT/FNINIT instruction following a hardware reset. This will correctly clear the FP Data Operand Pointer to zero.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D22. Premature Execution of Load Operation Prior to Exception Handler Invocation***

**PROBLEM:** This erratum can occur in any of the following situations:

1. If an instruction that performs a memory load causes a code segment limit violation,



2. If a waiting floating-point instruction or MMX™ instruction that performs a memory load has a floating-point exception pending, or
3. If an MMX instruction that performs a memory load and has either CR0.EM = 1 (Emulation bit set), a floating-point Top-of-Stack (FP TOS) not equal to 0, or a DNA exception pending.

If any of the above circumstances occur, it is possible that the load portion of the instruction will have executed before the exception handler is entered.

**IMPLICATION:** In normal code execution where the target of the load operation is to write back memory there is no impact from the load being prematurely executed, nor from the restart and subsequent re-execution of that instruction by the exception handler. If the target of the load is to uncached memory that has a system side-effect, restarting the instruction may cause unexpected system behavior due to the repetition of the side-effect.

**WORKAROUND:** Code which performs loads from memory that has side-effects can effectively work around this behavior by using simple integer-based load instructions when accessing side-effect memory, and by ensuring that all code is written such that a code segment limit violation cannot occur as a part of reading from side-effect memory.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D23. EFLAGS Discrepancy on Page Fault After Multiprocessor TLB Shutdown***

**PROBLEM:** This erratum may occur when the Pentium II Xeon processor executes one of the following read-modify-write arithmetic instructions and a page fault occurs during the store of the memory operand: ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR, SAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD. In this case, the EFLAGS value pushed onto the stack of the page fault handler may reflect the status of the register after the instruction would have completed execution rather than before it. The following conditions are required for the store to generate a page fault and call the operating system page fault handler:

1. The store address entry must be evicted from the DTLB by speculative loads from other instructions that hit the same way of the DTLB before the store has completed. DTLB eviction requires at least three load operations that have linear address bits 15:12 equal to each other and address bits 31:16 different from each other in close physical proximity to the arithmetic operation.
2. The page table entry for the store address must have its permissions tightened during the very small window of time between the DTLB eviction and execution of the store. Examples of page permission tightening include from Present to Not Present or from Read/Write to Read Only, etc.
3. Another processor, without corresponding synchronization and TLB flush, must cause the permission change.

**IMPLICATION:** This scenario may only occur on a multiprocessor platform running an operating system that performs "lazy" TLB shutdowns. The memory image of the EFLAGS register on the page fault handler's stack prematurely contains the final arithmetic flag values although the instruction has not yet completed. Intel has not identified any operating systems that inspect the arithmetic portion of the EFLAGS register during a page fault nor observed this erratum in laboratory testing of software applications.

**WORKAROUND:** No workaround is needed upon normal restart of the instruction, since this erratum is transparent to the faulting code and results in correct instruction behavior. Operating systems may ensure that no processor is currently accessing a page that is scheduled to have its page permissions tightened or have a page fault handler that ignores any incorrect state.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D24. Read Portion of RMW Instruction May Execute Twice***

**PROBLEM:** When the Pentium II Xeon processor executes a read-modify-write (RMW) arithmetic instruction, with memory as the destination, it is possible for a page fault to occur during the execution of the store on the memory operand after the read operation has completed but before the write operation completes. If the memory targeted for the instruction is UC (uncached), memory will observe the occurrence of the initial load before the page fault handler and again if the instruction is restarted.

**IMPLICATION:** If the memory targeted for the RMW instruction has no side effects, then the memory location will simply be read twice with no additional implications. If, however, the load targets a memory region that has side effects, multiple occurrences of the initial load may lead to unpredictable system behavior.

**WORKAROUND:** Hardware and software developers who write device drivers for custom hardware that may have a side effect style of design should use simple loads and simple stores to transfer data to and from the device.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D25. Test Pin Must Be High During Power Up***

**PROBLEM:** The Pentium II Xeon processor core uses the PWRGOOD signal to ensure that no voltage sequencing issues arise; no pin assertions should cause the processor to change its behavior until this signal is asserted, when all power supplies and clocks to the processor are valid and stable. However, pin A23 of the Pentium II Xeon processor (TEST\_VCC\_CORE\_A23), if at a low voltage level when the core power supply comes up, will cause the processor to enter an invalid test state.

**IMPLICATION:** If this erratum occurs, the system will fail to power up successfully.

**WORKAROUND:** Ensure that this pin is pulled up using the core voltage supply. As this pin was previously named TEST\_VCC\_25\_A23, some baseboards may need to tie this pin to 2.5 V. Such baseboards should use a 100 kΩ resistor to ensure proper sequencing on this pin (the internal pull-up will keep the signal from being asserted during power up). Alternatively, ensure that the 2.5 V power supply ( $V_{CC2.5}$ ) reaches a valid level prior to the core voltage supply ( $V_{CCORE}$ ).

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D26. Processor Information ROM Uses WP Pin***

**PROBLEM:** The Pentium II Xeon processor contains two memory regions addressable by an SMBus master in a system. One is the Processor Information ROM, which contains Intel data as defined in the specification, and is intended to be write protected. The other is a Scratch EEPROM which may be defined by the OEM for system use. The Scratch EEPROM can be write-protected by asserting the WP pin on the Pentium II Xeon processor (pin B148). Deasserting this pin allows the Scratch EEPROM to be written using the SMBus. Due to this erratum, deasserting this pin will also allow the Processor Information ROM to be written if it is addressed instead of the Scratch EEPROM.

**IMPLICATION:** Care must be taken to address only the Scratch EEPROM when writing data using the SMBus. The Processor Information ROM may be overwritten with incorrect information due to this erratum.

**WORKAROUND:** None identified.

**STATUS:** For the processor part numbers affected see the Pentium II Xeon Processor Identification and Packaging Information Table in the General Information section.

## ***D27. Intervening Writeback May Occur During Locked Transaction***

**PROBLEM:** During a transaction which has the LOCK# signal asserted (i.e., a locked transaction), there is a potential for an explicit writeback caused by a previous transaction to complete while the bus is locked. The explicit writeback will only be issued by the processor which has locked the bus, and the lock signal will not be deasserted until the locked transaction completes, but the atomicity of a lock may be compromised by this erratum. Note that the explicit writeback is an expected cycle, and no memory ordering violations will occur. This erratum is, however, a violation of the bus lock protocol.

**IMPLICATION:** A chipset or third-party agent (TPA) which tracks bus transactions in such a way that locked transactions may only consist of a read-write or read-read-write-write locked sequence, with no transactions intervening, may lose synchronization of state due to the intervening explicit writeback. Systems using chipsets or TPAs which can accept the intervening transaction will not be affected.

**WORKAROUND:** The bus tracking logic of all devices on the system bus should allow for the occurrence of an intervening transaction during a locked transaction.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D28. MC2\_STATUS MSR Has Model-Specific Error Code and Machine Check Architecture Error Code Reversed***

**PROBLEM:** The *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, documents that for the MC1\_STATUS MSR, bits 15:0 contain the MCA (machine-check architecture) error code field, and bits 31:16 contain the model-specific error code field. However, for the MC2\_STATUS MSR, these bits have been reversed. For the MC2\_STATUS MSR, bits 15:0 contain the model-specific error code field and bits 31:16 contain the MCA error code field.

**IMPLICATION:** A machine check error may be decoded incorrectly if this erratum on the MC2\_STATUS MSR is not taken into account.

**WORKAROUND:** When decoding the MC2\_STATUS MSR, reverse the two error fields.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## ***D29. Cache Access While Changing BBL\_CR\_CTL3 Configuration May Cause Hang***

**PROBLEM:** The Model Specific Register (MSR) at address 11E, named BBL\_CR\_CTL3, is used to configure the core-to-L2 cache interface in the Pentium II Xeon processor. If, during the cache configuration process, a write to BBL\_CR\_CTL3 occurs which changes the mode of operation of the Pentium II Xeon processor's L2 cache components, and a simultaneous access occurs to cacheable space (such as an L1 cache snoop), a hang condition may result.


**IMPLICATION:** If caching is enabled and cache snooping occurs during L2 configuration, the system may hang.

**WORKAROUND:** It is possible for BIOS code to contain a workaround for this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### D30. Thermal Sensor May Assert SMBALERT# Incorrectly

**PROBLEM:** The Pentium II Xeon processor has a thermal sensor that monitors the processor core's temperature. The thermal sensor asserts SMBALERT# if the processor temperature exceeds the temperature limits set in the Alarm Threshold Registers ( $T_{HIGH}$ ,  $T_{LOW}$ ). It also sets the corresponding Status Register bits to identify the cause of the interrupt. Figure 1 gives one example of the how the SMBALERT# signal could be used in a system.



**Figure 1. An Example of Microcontroller Driven Thermal Management**

Under the conditions described below, the thermal sensor incorrectly generates the SMBALERT# interrupt. *All* of the following conditions must be met to trigger a false interrupt:

1. The thermal sensor must be in auto-convert mode.
2. The absolute value of the difference between the current temperature reading and the  $T_{HIGH}$  or  $T_{LOW}$  limit value must be less than or equal to 8 °C.
3. The current temperature reading must be different from the previous reading.

With a false assertion of SMBALERT#, the corresponding bit in the Status Register ( $R_{HIGH}$ , and  $R_{LOW}$ ) also will be incorrect.

**IMPLICATION:** There is no system impact from this erratum if temperature polling is used for processor thermal management. If the SMBALERT# interrupt is employed to manage processor thermal sensing, then servicing the false interrupt may result in premature system action depending on the software and hardware implementations used. The rate of the false interrupts is less than the auto-convert rate of the thermal sensor.

**WORKAROUND:** Three different (mutually exclusive) workarounds are possible:

1. Before servicing an interrupt from the thermal sensor, read and compare the processor thermal reading with the threshold limits ( $T_{HIGH}$  or  $T_{LOW}$ ). Figures 2 and 3 provide basic flowcharts for the implementation of this workaround in an interrupt driven system.
2. If the firmware implemented polls the Status Register only, then before taking any action, re-read the temperature register and do a comparison with the alarm threshold limits ( $T_{HIGH}$  or  $T_{LOW}$ ) to determine if the value is actually still within the temperature window.
3. Use a temperature polling scheme to monitor the processor temperature.





Figure 2. Workaround Flowchart: SMBALERT#-Driven System



**Figure 3. Workaround Flowchart: SMI#-Driven System**

**STATUS:** For the processor part numbers affected see the “Pentium® II Xeon™ Processor Identification and Packaging Information” table in the General Information section.

### ***D31. MOVD Following Zeroing Instruction Can Cause Incorrect Result***

**PROBLEM:** An incorrect result may be calculated after the following circumstances occur:

1. A register has been zeroed with either a SUB reg, reg instruction or an XOR reg, reg instruction,
2. A value is moved with sign extension into the same register’s lower 16 bits; or a signed integer multiply is performed to the same register’s lower 16 bits,
3. This register is then copied to an MMX™ technology register using the MOVD instruction prior to any other operations on the sign-extended value.

Specifically, the sign may be incorrectly extended into bits 16-31 of the MMX™ technology register. Only the MMX technology register is affected by this erratum.

The erratum only occurs when the 3 following steps occur in the order shown. The erratum may occur with up to 40 intervening instructions that do not modify the sign-extended value between steps 2 and 3.

1. XOR EAX, EAX  
or SUB EAX, EAX
2. MOVXSX AX, BL  
or MOVXSX AX, byte ptr <memory address> or MOVXSX AX, BX  
or MOVXSX AX, word ptr <memory address> or IMUL BL (AX implicit, opcode F6 /5)  
or IMUL byte ptr <memory address> (AX implicit, opcode F6 /5) or IMUL AX, BX (opcode 0F AF /r)  
or IMUL AX, word ptr <memory address> (opcode 0F AF /r) or IMUL AX, BX, 16 (opcode 6B /r ib)  
or IMUL AX, word ptr <memory address>, 16 (opcode 6B /r ib) or IMUL AX, 8 (opcode 6B /r ib)  
or IMUL AX, BX, 1024 (opcode 69 /r iw)  
or IMUL AX, word ptr <memory address>, 1024 (opcode 69 /r iw) or IMUL AX, 1024 (opcode 69 /r iw)  
or CBW
3. MOVD MM0, EAX

Note that the values for immediate byte/words are merely representative (i.e., 8, 16, 1024) and that any value in the range for the size is affected. Also, note that this erratum may occur with “EAX” replaced with any 32-bit general purpose register, and “AX” with the corresponding 16-bit version of that replacement. “BL” or “BX” can be replaced with any 8-bit or 16-bit general purpose register. The CBW and IMUL (opcode F6 /5) instructions are specific to the EAX register only.

In the example, EAX is forced to contain 0 by the XOR or SUB instructions. Since the four types of the MOVXSX or IMUL instructions and the CBW instruction modify only bits 15:8 of EAX by sign extending the lower eight bits of EAX, bits 31:16 of EAX should always contain 0. This implies that when MOVD copies EAX to MM0, bits 31:16 of MM0 should also be 0. Under certain scenarios, bits 31:16 of MM0 are not 0, but are replicas of bit 15 (the 16th bit) of AX. This is noticeable when the value in AX after the MOVXSX, IMUL or CBW instruction is negative, i.e., bit 15 of AX is a 1.

When AX is positive (bit 15 of AX is a 0), MOVD will always produce the correct answer. If AX is negative (bit 15 of AX is a 1), MOVD may produce the right answer or the wrong answer depending on the point in time when the MOVD instruction is executed in relation to the MOVXSX, IMUL or CBW instruction.

**IMPLICATION:** The effect of incorrect execution will vary from unnoticeable, due to the code sequence discarding the incorrect bits, to an application failure. If the MMX technology-enabled application in which MOVD is used to manipulate pixels, it is possible for one or more pixels to exhibit the wrong color or position momentarily. It is also possible for a computational application that uses the MOVD instruction in the manner described above to produce incorrect data. Note that this data may cause an unexpected page fault or general protection fault.

**WORKAROUND:** There are two possible workarounds for this erratum:

1. Rather than using the MOVXSX-MOVD, IMUL-MOVD or CBW-MOVD pairing to handle one variable at a time, use the sign extension capabilities (PSRAW, etc.) within MMX™ technology for operating on multiple variables. This would result in higher performance as well.
2. Insert another operation that modifies or copies the sign-extended value between the MOVXSX/IMUL/CBW instruction and the MOVD instruction as in the example below:

```
XOR EAX, EAX (or SUB EAX, EAX)
MOVXSX AX, BL (or other MOVXSX, other IMUL or CBW instruction)
*MOV EAX, EAX
MOVD MM0, EAX
```

\*Note: MOV EAX, EAX is used here as it is fairly generic. Again, EAX can be any 32-bit register.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### **D32. Top 4 PAT Entries Not Usable With Mode B or Mode C Paging**

**PROBLEM:** The Page Attribute Table (PAT) contains eight entries, which must all be initialized and considered when setting up memory types for the Pentium II Xeon processor. However, in Mode B or Mode C paging, the top four entries do not function correctly for 4-Kbyte pages. Specifically, bit 7 of page table entries which translate addresses to 4-Kbyte pages should be used as the upper bit of a three-bit index to determine the PAT entry that specifies the memory type for the page. When Mode B (CR4.PSE = 1) and/or Mode C (CR4.PAE = 1) are enabled, the processor forces this bit to zero when determining the memory type, regardless of the value in the page table entry. The upper four entries of the PAT function correctly for 2-Mbyte and 4-Mbyte large pages (specified by bit 12 of the page directory entry for those translations).

**IMPLICATION:** Only the lower four PAT entries are useful for 4-Kbyte translations when Mode B or C paging is used. In Mode A paging (4-Kbyte pages only), all eight entries may be used. All eight entries may also be used for large pages in Mode B or C paging.

**WORKAROUND:** None identified.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### **D33. MOV with Debug Register Causes Debug Exception**

**PROBLEM:** When in V86 mode, if a MOV instruction is executed on debug registers, a general-protection exception (#GP) should be generated, as documented in the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, Section 14.2. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug exception (#DB) is generated instead.

**IMPLICATION:** With debug-register protection enabled (i.e., the GD bit set), when attempting to execute a MOV on debug registers in V86 mode, a debug exception will be generated instead of the expected general-protection fault.

**WORKAROUND:** In general, operating systems do not set the GD bit when they are in V86 mode. The GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection exception handler.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### **D34. UC Write May Be Reordered Around a Cacheable Write**

**PROBLEM:** After a write occurs to a UC (uncacheable) region of memory, there exists a small window of opportunity where a subsequent write transaction targeted for a UC memory region may be reordered in front of a write targeted to a region of cacheable memory. This erratum can only occur during the following sequence of bus transactions:

- A write to memory mapped as UC occurs,
- A write to cacheable (WB or WT) memory which is in Shared or Invalid state in the L2 cache occurs, and
- During the bus snoop of the cacheable line, another store to UC memory occurs.

**IMPLICATION:** If this erratum occurs, the second UC write will be observed on the bus prior to the Bus Invalidate Line (BIL) or Bus Read Invalidate Line (BRIL) transaction for the cacheable write. This presents a small window of opportunity for a fast bus-mastering I/O device which triggers an action based on the second UC write to arbitrate and gain ownership of the bus prior to the completion of the cacheable write, possibly retrieving stale data.

**WORKAROUND:** It is possible for BIOS code to contain a workaround for this erratum.



**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D35. Misprediction in Program Flow May Cause Unexpected Instruction Execution***

**PROBLEM:** To optimize performance through dynamic execution technology, the P6 architecture has the ability to predict program flow. In the event of a misprediction, the processor will normally clear the incorrect prediction, adjust the EIP to the correct location, and flush out any instructions it may have fetched from the misprediction. In circumstances where a branch misprediction occurs, the correct target of the branch has already been opportunistically fetched into the streaming buffers, and the L2 cycle caused by the evicted cache line is retried by the L2 cache, the processor may fail to flush out the retirement unit before the speculative program flow is committed to a permanent state.

**IMPLICATION:** The results of this erratum may range from no effect to unpredictable application or OS failure. Manifestations of this failure may result in:

- Unexpected values in EIP,
- Faults or traps (e.g., page faults) on instructions that do not normally cause faults,
- Faults in the middle of instructions, or
- Unexplained values in registers/memory at the correct EIP.

**WORKAROUND:** It is possible for BIOS code to contain a workaround for this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D36. System Bus ECC May Report False Errors***

**PROBLEM:** The processor's ECC circuitry may fail to meet its frequency timing specification under certain environmental conditions. At the high end of the temperature specification and/or the low end of the voltage range, the processor may report false ECC errors.

**IMPLICATION:** If the system has data error checking enabled (bit [1] of the EBL\_CR\_POWERON register set to '1') and has Machine Check Architecture enabled, spurious double bit error detection can occur causing Machine Check Exceptions (MCEs) and spurious single bit errors to occur and be logged. Under some circumstances the processor may assert BINIT#, which in turn, may cause some systems to generate an MCE, and in others may cause a reboot.

**WORKAROUND:** Disable system bus data error checking (set bit [1] of the EBL\_CR\_POWERON register to '0').

**STATUS:** For the processor part numbers affected see the "Pentium® II Xeon™ Processor Identification and Packaging Information" table in the General Information section.

### ***D37. Full In Order Queue May Cause Infinite DBSY# Assertion***

**PROBLEM:** For this erratum to occur, there must be a high rate of code fetches from the core to its L2 cache, which must hit the L2 cache, AND in parallel an externally generated read transaction that hits a modified line FOLLOWED by 7 consecutive 0 length external transactions in rapid succession FOLLOWED by another external transaction that also hits a modified line.

**IMPLICATION:** The writeback data is not transferred to memory. No further bus transactions may be issued because the In-Order Queue is full.

**WORKAROUND:** It is possible for BIOS code to contain a workaround for this erratum, which enables BIOS control of streaming buffers. Systems susceptible to this erratum should then disable streaming buffers.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D38. Data Breakpoint Exception in a Displacement Relative Near Call May Corrupt EIP***

**PROBLEM:** If a data breakpoint is programmed at the memory location where the stack push of a near call is performed, the processor will update the stack and ESP appropriately, but may skip the code at the destination of the call. Hence, program execution will continue with the next instruction immediately following the call, instead of the target of the call.

**IMPLICATION:** The failure mechanism for this erratum is that the call would not be taken; therefore, instructions in the called subroutine would not be executed. As a result, any code relying on the execution of the subroutine will behave unpredictably.

**WORKAROUND:** Do not program a data breakpoint exception on the stack where the push for the near call is performed.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D39. Fault on REP CMPS/SCAS Operation May Cause Incorrect EIP***

**PROBLEM:** If either a General Protection Fault, Alignment Check Fault, or Machine Check Exception occur during the first iteration of a REP CMPS or a REP SCAS instruction, an incorrect EIP may be pushed onto the stack of the event handler if all the following conditions are true:

- The event occurs on the initial load performed by the instruction(s),
- The condition of the zero flag before the repeat instruction happens to be opposite of the repeat condition (i.e., REP/REPE/REPZ CMPS/SCAS with ZF = 0 or RENE/REPNZ CMPS/SCAS with ZF = 1), and
- The faulting micro-op and a particular micro-op of the REP instruction are retired in the retirement unit in a specific sequence.

The EIP will point to the instruction following the REP CMPS/SCAS instead of pointing to the faulting instruction.

**IMPLICATION:** The result of the incorrect EIP may range from no effect to unexpected application/OS behavior.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D40. System Bus ECC Not Functional With 2:1 Ratio***

**PROBLEM:** If a processor is underclocked at a core frequency to system bus frequency ratio of 2:1 and system bus ECC is enabled, the system bus ECC detection and correction will negatively affect internal timing dependencies.

**IMPLICATION:** If system bus ECC is enabled, and the processor is underclocked at a 2:1 ratio, the system may behave unpredictably due to these timing dependencies.

**WORKAROUND:** All bus agents that support system bus ECC must disable it when a 2:1 ratio is used.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D41. RDMSR or WRMSR to Invalid MSR Address May Not Cause GP Fault***

**PROBLEM:** The RDMSR and WRMSR instructions allow reading or writing of MSRs (Model Specific Registers) based on the index number placed in ECX. The processor should reject access to any reserved or unimplemented MSRs by generating #GP(0). However, there are some invalid MSR addresses for which the processor will not generate #GP(0).

**IMPLICATION:** For RDMSR, undefined values will be read into EDX:EAX. For WRMSR, undefined processor behavior may result.

**WORKAROUND:** Do not use invalid MSR addresses with RDMSR or WRMSR.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D42. Null Selectors May Cause FRC Errors in FRC-Enabled Systems***

**PROBLEM:** If a null selector (0000-0003h) is removed from the stack and placed into any data segment register (DS, ES, FS or GS), an undefined value may be put into the descriptor cache (the hidden portion of the segment register sometimes referred to as a "shadow register"; see "Segment Registers" in Chapter 3 of the *Intel Architecture Software Developer's Manual, Volume 3*). If this occurs in an FRC-enabled system, the master and checker processors may load different undefined values into their respective descriptor caches. If an IRET instruction occurs while these nonmatching undefined values are in the descriptor caches, an FRC (Functional Redundancy Checking) error will occur.

**IMPLICATION:** The FRCERR signal may be incorrectly asserted due to this erratum.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D43. SYSENTER/SYSEXIT Instructions Can Implicitly Load "Null Segment Selector" to SS and CS Registers***

**PROBLEM:** According to the processor specification, attempting to load a null segment selector into the CS and SS segment registers should generate a General Protection Fault (#GP). Although loading a null segment selector to the other segment registers is allowed, the processor will generate an exception when the segment register holding a null selector is used to access memory.

However, the SYSENTER instruction can implicitly load a null value to the SS segment selector. This can occur if the value in SYSENTER\_CS\_MSR is between FFF8h and FFFBh when the SYSENTER instruction is executed. This behavior is part of the SYSENTER/SYSEXIT instruction definition; the content of the SYSTEM\_CS\_MSR is always incremented by 8 before it is loaded into the SS. This operation will set the null bit in the segment selector if a null result is generated, but it does not generate a #GP on the SYSENTER instruction itself. An exception will be generated as expected when the SS register is used to access memory, however.

The SYSEXIT instruction will also exhibit this behavior for both CS and SS when executed with the value in SYSENTER\_CS\_MSR between FFF0h and FFF3h, or between FFE8h and FFEh, inclusive.

**IMPLICATION:** These instructions are intended for operating system use. If this erratum occurs (and the OS does not ensure that the processor never has a null segment selector in the SS or CS segment registers), the processor's behavior may become unpredictable, possibly resulting in system failure.

**WORKAROUND:** Do not initialize the SYSTEM\_CS\_MSR with the values between FFF8h and FFFBh, FFF0h and FFF3h, or FFE8h and FFEb before executing SYSENTER or SYSEXIT.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### ***D44. PRELOAD Followed by EXTEST Does Not Load Boundary Scan Data***

**PROBLEM:** According to the IEEE 1149.1 Standard, the EXTEST instruction would use data “typically loaded onto the latched parallel outputs of boundary-scan shift-register stages using the SAMPLE/PRELOAD instruction prior to the selection of the EXTEST instruction.” As a result of this erratum, this method cannot be used to load the data onto the outputs.

**IMPLICATION:** Using the PRELOAD instruction prior to the EXTEST instruction will not produce expected data after the completion of EXTEST.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### ***D45. Far Jump to New TSS With D-bit Cleared May Cause System Hang***

**PROBLEM:** A task switch may be performed by executing a far jump through a task gate or to a new Task State Segment (TSS) directly. Normally, when such a jump to a new TSS occurs, the D-bit (which indicates that the page referenced by a Page Table Entry (PTE) has been modified) for the PTE which maps the location of the previous TSS will already be set and the processor will operate as expected. However, if the D-bit is clear at the time of the jump to the new TSS, the processor will hang.

**IMPLICATION:** If an OS is used which can clear the D-bit for system pages, and which jumps to a new TSS on a task switch, then a condition may occur which results in a system hang. Intel has not identified any commercial software which may encounter this condition; this erratum was discovered in a focused testing environment.

**WORKAROUND:** Ensure that OS code does not clear the D-bit for system pages (including any pages that contain a task gate or TSS). Use task gates rather than jumping to a new TSS when performing a task switch.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

#### ***D46. Illegal Opcode During L2 Cache Initialization***

**PROBLEM:** It is possible for the cache components in the 1-Mbyte and 2-Mbyte Pentium II Xeon processor to power up in a state such that they are not synchronized. During a read under these circumstances, the data in the cache is correct but the processor does not read the data correctly.

**IMPLICATION:** The processor may read invalid data after the cache is enabled during the Power-On Self Test (POST) phase of boot-up, most likely resulting in an invalid opcode being received by the processor, which would generate an invalid opcode exception.

**WORKAROUND:** Intel recommends that the following BIOS instructions (or equivalent) be added to the Intel L2 Cache initialization module, just prior to enabling the L2 cache via BBL\_CR\_CTL3 [8]:

```
MOV          ECX, 11Eh          ; MSR (11Eh) is BBL_CR_CTL3
RDMSR                          ; read contents
PUSH        EAX                 ; save lower 32 bits
PUSH        EDX                 ; save upper 32 bits
```

```

AND      AL, 0E1h      ; isolate latency bits
OR       AL, 00Ah     ; set to a desktop latency value
WRMSR   ; write new value out
POP     EDX           ; restore original value determined
POP     EAX           ; by the BIOS for latency
WRMSR   ; write it back out
    
```

**IMPORTANT NOTE**

The above example code contains stack operations. If the BIOS L2 cache initialization code is executed in a pre-stack environment, the BIOS developer must ensure that the push/pop instruction pairs are replaced with another register save method. Also, the BIOS developer must ensure that the actual BIOS code does not corrupt existing code's register usage.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

***D47. Incorrect Chunk Ordering May Prevent Execution of the Machine Check Exception Handler After BINIT#***

**PROBLEM:** If a catastrophic bus error is detected which results in a BINIT# assertion, and the BINIT# assertion is propagated to the processor's L2 cache at the same time that data is being sent to the processor, then the data may become corrupted in the processor's L1 cache.

**IMPLICATION:** Since BINIT# assertion is due to a catastrophic event on the bus, the corrupted data will not be used. However, it may prevent the processor from executing the Machine Check Exception (MCE) handler, causing the system to hang.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

***D48. Resume Flag May Not Be Cleared After Debug Exception***

**PROBLEM:** The Resume Flag (RF) is normally cleared by the processor after executing an instruction which causes a debug exception (#DB). In the process of determining whether the RF needs to be cleared after executing the instruction, the processor uses an internal register containing stale data. The stale data may unpredictably prevent the processor from clearing the RF.

**IMPLICATION:** If this erratum occurs, further debug exceptions will be disabled.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

***D49. Thermal Sensor Leakage Current May Exceed Specification***

**PROBLEM:** The thermal sensor in the Pentium II Xeon processor cartridge violates the maximum input leakage current specification in Table 9 of the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet (10µA).

**IMPLICATION:** The thermal sensor incorporates input protection diodes on the SMBCLK and SMBDAT signals for ESD protection. The protection diodes can potentially clamp these lines to ~0.6 V when the VCCSMBus voltage supply to the cartridge is powered off. Hence, when VCCSMBus is powered down, the Pentium II Xeon

processor thermal sensor may prevent SMBus transactions originating from SMBus devices powered by a different voltage source, but on the same SMBus, from occurring. SMBus devices that are powered from different voltage power planes are not typically located on the same SMBus. This erratum will not affect designs using this isolation technique.

**WORKAROUND:** If it is desired to have SMBus devices powered by a source other than VCC<sub>SMBus</sub>, these devices must be isolated from the Pentium II Xeon processor SMBus to ensure that this erratum does not occur.

**STATUS:** For the processor part numbers affected see the “Pentium® II Xeon™ Processor Identification and Packaging Information” table at the General Information section.

### ***D50. System Bus Address Parity Checking May Report False AERR#***

**PROBLEM:** The processor’s address parity error detection circuit may fail to meet its frequency timing specification under certain environmental conditions. At the high end of the temperature specification and/or the low end of the voltage range, the processor may report false address parity errors.

**IMPLICATION:** If the system has AERR# drive enabled (bit [3] of the EBL\_CR\_POWERON register set to ‘1’) spurious address detection and reporting may occur. In some system configurations BINIT# may be asserted on the system bus. This may cause some systems to generate a machine check exception and in others may cause a reboot.

**WORKAROUND:** Disable AERR# drive from the processor. AERR# drive may be disabled by clearing bit [3] in the EBL\_CR\_POWERON register. In addition, if the chipset allows, AERR# drive should be enabled from the chipset and AERR# observation enabled on the processor. AERR# observation on the processor is enabled by asserting A8# on the active-to-inactive transition of RESET#.

**STATUS:** For the processor part numbers affected see the “Pentium® II Xeon™ Processor Identification and Packaging Information” table at the General Information section.

### ***D51. Misaligned Locked Access to APIC Space Results in Hang***

**PROBLEM:** When the processor’s APIC space is accessed with a misaligned locked access a machine check exception is expected. However, the processor’s machine check architecture is unable to handle the misaligned locked access.

**IMPLICATION:** If this erratum occurs the processor will hang. Typical usage models for the APIC address space do not use locked accesses. This erratum will not affect systems using such a model.

**WORKAROUND:** Ensure that all accesses to APIC space are aligned and/or not locked.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D52. Potential Loss of Data Coherency During MP Data Ownership Transfer***

**PROBLEM:** In MP systems, processors may be sharing data in different cache lines, referenced as line A and line B in the discussion below. When this erratum occurs (with the following example given for a 2-way MP system with processors noted as ‘P0’ and ‘P1’), P0 contains a shared copy of line B in its L1. P1 has a shared copy of Line A. Each processor must manage the necessary invalidation and snoop cycles before that processor can modify and source the results of any internal writes to the other processor.

There exists a narrow timing window when, if P1 requests a copy of line B it may be supplied by P0 in an Exclusive state which allows P1 to modify the contents of the line with no further external invalidation cycles. In

this narrow window P0 may also retire instructions that use the original data present before P1 performed the modification.

**IMPLICATION:** Multiprocessor or threaded application synchronization, required for low level data sharing, that is implemented via operating system provided synchronization constructs are not affected by this erratum. Applications that rely upon the usage of locked semaphores rather than memory ordering are also unaffected. This erratum does not affect uniprocessor systems. The existence of this erratum was discovered during ongoing design reviews but it has not as yet been reproduced in a lab environment. Intel has not identified, to date, any commercially available application or operating system software which is affected by this erratum. If the erratum does occur one processor may execute software with the stale data that was present from the previous shared state rather than the data written more recently by another processor.

**WORKAROUND:** Deterministic barriers beyond which program variables will not be modified can be achieved via the usage of locked semaphore operations. These should effectively prevent the occurrence of this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D53. Memory Ordering Based Synchronization May Cause A Livelock Condition in MP Systems***

**PROBLEM:** In an MP environment, the following sequence of code (or similar code) in two processors (P0 and P1) may cause them to each enter an infinite loop (livelock condition):

P0		P1	
MOV [xyz], EAX	(1)	wait1: MOV EBX, [abc]	(2)
.		CMP EBX, val1	(3)
.		JNE wait1	(4)
.			
MOV [abc], val1	(6)	MOV [abc], val2	(5)
wait0: MOV EBX, [abc]	(7)		
		CMP EBX, val2	(8)
		JNE wait0	(9)

**NOTE**

EAX and EBX can be any general-purpose register. Addresses [abc] and [xyz] can be any location in memory and must be in the same bank of the L1 cache. Variables "val1" and "val2" can be any integer.

The algorithm above involves processors P0 and P1, each of which use loops to keep them synchronized with each other. P1 is looping until instruction (6) in P0 is globally observed. Likewise, P0 will loop until instruction (5) in P1 is globally observed.

The P6 architecture allows for instructions (1) and (7) in P0 to be dispatched to the L1 cache simultaneously. If the two instructions are accessing the same memory bank in the L1 cache, the load (7) will be given higher priority and will complete, blocking instruction (1).

Instructions (8) and (9) may then execute and retire, placing the instruction pointer back to instruction (7). This is due to the condition at the end of the "wait0" loop being false. The livelock scenario can occur if the timing of the wait0 loop execution is such that instruction (7) in P0 is ready for completion every time that instruction (1)

tries to complete. Instruction (7) will again have higher priority, preventing the data (xyz) in instruction (1) from being written to the L1 cache. This causes instruction (6) in P0 to not complete and the sequence “wait0” to loop infinitely in P0.

A livelock condition also occurs in P1 because instruction (6) in P0 does not complete (blocked by instruction (1) not completing). The problem with this scenario is that P0 should eventually allow for instruction (1) to write its data to the L1 cache. If this occurs, the data in instruction (6) will be written to memory, allowing the conditions in both loops to be true.

**IMPLICATION:** Both processors will be stuck in an infinite loop, leading to a hang condition. Note that if P0 receives any interrupt, the loop timing will be disrupted such that the livelock will be broken. The system timer, a keystroke, or mouse movement can provide an interrupt that will break the livelock.

**WORKAROUND:** Use a LOCK instruction to force P0 to execute instruction (6) before instruction (7).

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D1AP. APIC Access to Cacheable Memory Causes Shutdown***

**PROBLEM:** APIC operations which access memory with any type other than uncacheable (UC) are illegal. If an APIC operation to a memory type other than UC occurs and Machine Check Exceptions (MCEs) are disabled, the processor will enter shutdown after such an access. If MCEs are enabled, an MCE will occur. However, in this circumstance, a second MCE will be signaled. The second MCE signal will cause the Pentium II Xeon processor to enter shutdown.

**IMPLICATION:** Recovery from a PIC access to cacheable memory will not be successful. Software that accesses only UC type memory during APIC operations will not encounter this erratum.

**WORKAROUND:** Ensure that the memory space to which PIC accesses can be made is marked as type UC (uncacheable) in the memory type range registers (MTRRs) to avoid this erratum.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D2AP. MP Systems May Hang Due to Catastrophic Errors During BSP Determination***

**PROBLEM:** In MP systems, a catastrophic error during the bootstrap processor (BSP) determination process should cause the assertion of IERR#. If the catastrophic error is due to the APIC data bus being stuck at electrical zero, then the system hangs without asserting IERR#.

**IMPLICATION:** MP systems may hang during boot due to a catastrophic error. This erratum has not been observed to date in a typical commercial system, but was found during focused system testing using a grounded APIC data bus.

**WORKAROUND:** None identified at this time.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

### ***D3AP. Write to Mask LVT (Programmed as EXTINT) Will Not Deassert Outstanding Interrupt***

**PROBLEM:** If the APIC subsystem is configured in Virtual Wire Mode implemented through the local APIC, (i.e., the 8259 INTR signal is connected to LINT0 and LVT1's interrupt delivery mode field is programmed as EXTINT), a write to LVT1 intended to mask interrupts will not deassert the internal interrupt source if the external



LINT0 signal is already asserted. The interrupt will be erroneously posted to the Pentium II Xeon processor despite the attempt to mask it via the LVT.

**IMPLICATION:** Because of the masking attempt, interrupts may be generated when the system software expects no interrupts to be posted.

**WORKAROUND:** Software can issue a write to the 8259A interrupt mask register to deassert the LINT0 interrupt level, followed by a read to the controller to ensure that the LINT0 signal has been deasserted. Once this is ensured, software may then issue the write to mask LVT entry 1.

**STATUS:** For the steppings affected see the Summary Table of Changes at the beginning of this section.

## DOCUMENTATION CHANGES

The Documentation Changes listed in this section apply to the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet and the *Intel Architecture Software Developer's Manual, Volumes 1, 2, and 3*. All Documentation Changes will be incorporated into a future version of the appropriate Pentium II Xeon processor documentation.

### **D1. Invalid Arithmetic Operations and Masked Responses to Them Relative to FIST/FISTP Instruction**

The *Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture*, Table 7-20 shows "Invalid Arithmetic Operations and the Masked Responses to Them." The table entry corresponding to the FIST/FISTP condition is missing, and is shown below:

Condition	Masked Response
FIST/FISTP instruction when input operand <> MAXINT for destination operand size.	Return MAXNEG to destination operand.

When FIST/FISTP instruction is executed with input operand <> and the destination operand size is MAXINT, the floating-point zero-divide exception will return MAXNEG to the destination operand as its masked response.

### **D2. FIDIV/FIDIVR m16int Description**

Section 3.2 of the *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*, shows, in the Description column for the FIDIV *m16int* instruction, "Divide ST(0) by *m64int* by ST(0) and store the result in ST(0)," and for the FIDIVR *m16int* instruction, "Divide *m64int* by ST(0) and store the result in ST(0)." In both of these cases, *m64int* should be replaced with *m16int*.

### **D3. PUSH Does Not Pad With Zeros**

In Section 4.2.2 of the *Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture*, the last sentence in the first paragraph reads "If a 16-bit value is pushed onto a 32-bit wide stack, the value is automatically padded with zeros out to 32-bits." This sentence should be removed. The PUSH instruction does not pad with zeros.

### **D4. DR7, Bit 10 is Reserved**

Section 14.2 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, contains Figure 14-1. This figure should show bit 10 of DR7 as "Reserved" instead of "1".

### **D5. Additional States That Are Not Automatically Saved and Restored**

The end of Section 11.4.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, lists the registers that are not automatically saved and restored following an SMI or an RSM instruction, respectively. The last two paragraphs should be as follows:

The following state is not automatically saved and restored following an SMI or an RSM instruction, respectively:

- Debug registers DR0 through DR3.
- The FPU registers.
- The MTRRs.
- Control register CR2.
- The model-specific registers (for the P6 family and Pentium® processors), or test registers TR3 through TR7 (for the Pentium and Intel486™ processors).
- The state of the trap controller.
- The Machine-Check Architecture registers.
- The APIC internal interrupt state (ISR, IRR, etc.).
- The Microcode Update state.

If an SMI is used to power down the processor, a power-on reset will be required before returning to SMM, which will reset much of this state back to its default values. So, an SMI handler that is going to trigger power down should first read these registers listed above directly, and save them (along with the rest of RAM) to nonvolatile storage. After the power-on reset, the continuation of the SMI handler should restore these values, along with the rest of the system's state. Anytime the SMI handler changes these registers in the processor it must also save and restore them.

**NOTE**

A small subset of the MSRs (such as the time-stamp counter and performance-monitoring counter) are not arbitrarily writeable and therefore cannot be saved and restored. SMM-based power-down and restoration should only be performed with operating systems that do not use or rely on the values of these registers. Operating system developers should be aware of this fact and ensure that their operating-system assisted power-down and restoration software is immune to unexpected changes in these register values.

## D6. Cache and TLB Description Correction

In Section 3.2 of the *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*, Table 3-7 (in the description of the CPUID instruction), the correct description for descriptor value 02h should be as follows:

Descriptor Value	Cache or TLB Description
02H	Instruction TLB: 4-Mbyte pages, <b>fully</b> associative, <b>2</b> entries

Also, the third bullet after the table should be as follows:

- Bytes 1, 2, and 3 of register EAX indicate that the processor contains the following:
  - 01H–A 32-entry instruction TLB (4-way set associative) for mapping 4-Kbyte pages.
  - 02H–A **2**-entry instruction TLB (**fully** associative) for mapping 4-Mbyte pages.
  - 03H–A 64-entry data TLB (4-way set associative) for mapping 4-Kbyte pages.

In Section 9.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, Table 9-1, the following corrections should be made:

Cache or Buffer	Characteristics
Instruction TLB (Large Pages)	<ul style="list-style-type: none"> <li>- P6 family processors: <b>2</b> entries, <b>fully</b> associative.</li> <li>- Pentium® processor: Uses same TLB as used for 4-Kbyte pages.</li> <li>- Intel486™ processor: None (large pages not supported).</li> </ul>
Data TLB (Large Pages)	<ul style="list-style-type: none"> <li>- P6 family processors: 8 entries, 4-way set associative.</li> <li>- Pentium processor: <b>8</b> entries, <b>4</b>-way set associative; uses same TLB as used for 4-Kbyte pages in Pentium processors with MMX™ technology.</li> <li>- Intel486 processor: None (large pages not supported).</li> </ul>

### **D7. SMRAM State Save Map Contains Documentation Errors**

In the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, Chapter 11, "System Management Mode," Table 11-1 incorrectly documents the SMBASE + Offset for IDT Base and GDT Base for Pentium II Xeon processors.

The storage locations for these parameters are model specific (i.e., they may differ between the Pentium processor, the Pentium Pro processor, Pentium II processor, and other P6 family proliferations). These entries in the tables above will be changed to Reserved. Hardware and software may not rely on the contents of these Reserved regions.

### **D8. OF and DF of the EFLAGS Register are Mislabeled as System Flags**

In the *Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture*, Table 3-7, the Overflow Flag (OF) and Direction Flag (DF) are both incorrectly labeled as System Flags. The Overflow Flag should be labeled as a Status Flag and the Direction Flag should be labeled as a Control Flag.

### **D9. CS:EIP Pushed Onto Stack Prior to Code Segment Limit Check**

The *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*, Section 3.4, contains a detailed definition of the CALL instruction. In this definition, all instances where the instruction pointer is checked to ensure it is within the acceptable code segment limit followed by the CS:EIP register being pushed on the stack are in error. CS:EIP is pushed on the stack prior to the check of the instruction pointer. This means that in the case of a GP#(0) being generated due to an out-of-range instruction pointer, these values will be present on the stack.

### **D10. Corrections to Opcode Maps**

In Appendix A, "Opcode Map," in the *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*, one and two byte opcode maps are documented. The following tables are intended to replace those tables in their entirety:

**Table A-1. One-Byte Opcode Map<sup>1</sup>**

	0	1	2	3	4	5	6	7
0	ADD						PUSH	POP
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv	ES	ES
1	ADC						PUSH	POP
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv	SS	SS
2	AND							DAA
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv	=ES	
3	XOR							AAA
	Eb,Gb	Ev,Gv	Gb,Eb	Gb,Ev	AL,Ib	eAX,Iv	=SS	
4	INC general register							
	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
5	PUSH general register							
	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
6	PUSHA/ PUSHAD	POPA/ POPAD	BOUND	ARPL			Operand	Address
			Gv,Ma	Ew,Gw	=FS	=GS	Size	Size
7	Short-displacement jump on condition (Jb)							
	JO	JNO	JB/JNAE/JC	JNB/ JAE/JNC	JZ/JE	JNZ/ JNE	JBE/ JNA	JNBE/ JA
8	Imm Group 1 <sup>2</sup>			Imm Group 1 <sup>2</sup>	TEST		XCHG	
	Eb,Ib	Ev,Iv	Ev,Ib	<b>Ev,Ib</b>	Eb,Gb	Ev,Gv	Eb,Gb	Ev,Gv
9	NOP	XCHG word or double-word register with eAX						
		eCX	eDX	eBX	eSP	eBP	eSI	eDI
A	MOV				MOVSB	MOVSW	CMPSB	CMPSW
	AL,Ob	eAX,Ov	Ob,AL	Ov,eAX	Xb,Yb	Xv,Yv	Xb,Yb	Xv,Yv
B	MOV immediate byte into byte register							
	AL	CL	DL	BL	AH	CH	DH	BH
C	Shift Group 2 <sup>2</sup>		RET near		LES	LDS	MOV	
	Eb,Ib	Ev,Ib	Iw		Gv,Mp	Gv,Mp	Eb,Ib	Ev,Iv
D	Shift Group 2 <sup>2</sup>				AAM	AAD		XLAT/ XLATB
	Eb,1	Ev,1	Eb,CL	Ev,CL				



**Table A-1. One-Byte Opcode Map<sup>1</sup> (Continued)**

E	LOOPNE/ LOOPNZ	LOOPE/L OOPZ	LOOP	JCXZ/ JECXZ	IN		OUT	
	Jb	Jb	Jb	Jb	AL,Ib	eAX,Ib	Ib,AL	Ib,eAX
F	LOCK		REPNE	REP/ REPE	HLT	CMC	Unary Group 32	
							Eb	Ev
	8	9	A	B	C	D	E	F
0	OR						PUSH	2-byte
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv	CS	Escape
1	SBB						PUSH	POP
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv	DS	DS
2	SUB							DAS
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv		
3	CMP							AAS
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	AL,Ib	eAX,Iv	=DS	
4	DEC General-Purpose Register							
	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
5	POP Into General-Purpose Register							
	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
6	PUSH	IMUL	PUSH	IMUL	INSB	INSW/D	OUTSB	OUTSW/D
	Iv	Gv,Ev,Iv	Ib	Gv,Ev,Ib	Yb,DX	Yv,DX	Dx,Xb	DX,Xv
7	Short-Displacement Jump on Condition (Jb)							
	JS	JNS	JP/JPE	JNP/JPO	JL/JNGE	JNL/JGE	JLE/JNG	JNLE/JG
8	MOV					LEA	MOV	POP
	Eb,Gb	Ev,Gv	Gb,Eb	Gv,Ev	Ew,Sw	Gv,M	Sw,Ew	Ev
9	<b>CBW/ CWDE</b>	CWD/ CDQ	CALL	FWAIT	PUSHF/ PUSHFD	POPF/ POPS	SAHF	LAHF
			Ap		Fv	Fv		
A	TEST		STOS/ STOSB	STOS/STO SW/STO SD	LODSB	LODSW/LO DSD	SCAS/ SCACSB	SCASW/ SCASD/ SCAS
	AL,Ib	eAX,Iv	Yb,AL	Yv,eAX	AL,Xb	eAX,Xv	AL,Yb	eAX,Yv
B	MOV Immediate Word or Double Into Word or Double Register							
	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI

**Table A-1. One-Byte Opcode Map<sup>1</sup> (Continued)**

C	ENTER	LEAVE	RET far	RET far	INT 3	INT	INTO	IRET
	lw, lb		lw			lb		
D	ESC (Escape to Coprocessor Instruction Set)							
E	CALL	JMP			IN		OUT	
	Jv	Jv	Ap	Jb	AL,DX	eAX,DX	DX,AL	DX,eAX
F	CLC	STC	CLI	STI	CLD	STD	Group 4 <sup>2</sup>	Group 5 <sup>2</sup>

**NOTES:**

1. All blanks in the opcode map are reserved and should not be used. Do not depend on the operation of these undefined opcodes.
2. Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (see Section A.4).

**Table A-2. Two Byte Opcode Map (First byte is 0FH) <sup>1</sup>**

	0	1	2	3	4	5	6	7
0	Group 6 <sup>2</sup>	Group 7 <sup>2</sup>	LAR	LSL			CLTS	
			Gv,Ew	Gv,Ew				
1								
2	MOV							
	Rd,Cd	Rd,Cd	Cd,Rd	Dd,Rd				
3	WRMSR	RDTSC	RDMSR	RDPMC				
4	CMOVO	CMOVNO	CMOVB/ CMOVC/ CMOVNAE	CMOVAE/ CMOVNB/ CMOVNC	CMOVE/ CMOVZ	CMOVNE/C MOVNZ	CMOVBE/CM OVNA	CMOVA/ CMOVNB E
	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev
5								
6	PUNPCK LBW	PUNPCKL WD	PUNPCKLD Q	PACKSSD W	PCMPGTB	PCMPGTW	PCMPGTD	PACKUS WB
	Pq, Qd	Pq, Qd	Pq, Qd	Pq, Qd	Pq, Qd	Pq, Qd	Pq, Qd	Pq, Qd
7	Group A <sup>2</sup>				PCMPEQB	PCMPEQW	PCMPEQD	EMMS
		PSHIMW <sup>3</sup>	PSHIMD <sup>3</sup>	PSHIMQ <sup>3</sup>	Pq, Qd	Pq, Qd	Pq, Qd	
8	Long-Displacement Jump on Condition (Jv)							



**Table A-2. Two Byte Opcode Map (First byte is 0FH)<sup>1</sup> (Continued)**

	JO	JNO	JB/JNAE/ JC	JAE/JNB/JN C	JE/JZ	JNE/JNZ	JBE/JNA	JA/JNBE
9	Byte Set on condition (Eb)							
	SETO	SETNO	SETB/ SETC/ SETNA	SETAE/ SETNB/ SETNC	SETE/ SETG/ SETZ	SETNE/ SETNZ	SETBE/ SETNA	SETA/ SETNBE
A	PUSH	POP	CPUID	BT	SHLD	SHLD		
	FS	FS		Ev,Gv	Ev,Gv,Ib	Ev,Gv,CL		
B	CMPXCHG	CMPXCHG	LSS	BTR	LFS	LGS	MOVZX	
	Eb,Gb	Ev,Gv	Mp	Ev,Gv	Mp	Mp	Gv,Eb	Gv,Ew
C	XADD	XADD						Group 9 <sup>2</sup>
	Eb,Gb	Ev,Gv						
D		PSRLW	PSRLD	PSRLQ		PMULLW		
		Pq, Qd	Pq, Qd	Pq, Qd		Pq, Qd		
E		PSRAW	PSRAD			PMULHW		
		Pq, Qd	Pq, Qd			Pq, Qd		
F		PSLLW	PSLLD	PSLLQ		PMADDWD		
		Pq, Qd	Pq, Qd	Pq, Qd		Pq, Qd		
	8	9	A	B	C	D	E	F
0	INVD	WBINVD		UD24				
1								
2								
3								
4	CMOVS	CMOVNS	CMOVP/ CMOVPE	CMOVNP/C MOVPO	CMOVL/ CMOVNGE	CMOVGE/C MOVNL	CMOVLE/CM OVNG	CMOVG/ CMOVNLE
	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev	Gv, Ev
5								
6	PUNPCKHBW	PUNPCKHWD	PUNPCKHQDQ	PACKSSDQ			MOVD	MOVQ



**Table A-2. Two Byte Opcode Map (First byte is 0FH)<sup>1</sup> (Continued)**

	Pq,Qd	Pq,Qd	Pq,Qd	Pq,Qd			Pd,Ed	Pq,Qq
7							MOVD	MOVQ
							Ed,Pd	Qq,Pq
8	Long-Displacement Jump on Condition (Jv)							
	JS	JNS	JP/JPE	JNP/JPO	JL/JNGE	JNL/JGE	JLE/JNG	JNLE/JG
	Byte set on condition (Eb)							
9	SETS	SETNS	SETP/ SETPE	SETNP/ SETPO	SETL/ SETNGE	SETNL/ SETGE	SETLE/ SETNG	SETNLE
	Eb	Eb	Eb	Eb	Eb	Eb	Eb	Eb
A	PUSH	POP	RSM	BTS	SHRD	SHRD		IMUL
	GS	GS		Ev,Gv	Ev,Gv,lb	Ev,Gv,CL		Gv,Ev
B		Invalid Opcode <sup>4</sup>	Group 8 <sup>2</sup>	BTC	BSF	BSR	MOVSX	
			Ev,lb	Ev,Gv	Gv,Ev	Gv,Ev	Gv,Eb	Gv,Ew
C	BSWAP							
	EAX	ECX	EDX	EBX	ESP	EBP	ESI	EDI
D	PSUBUS B	PSUBUS W		PAND	PADDUSB	PADDUSW		PANDN
	Pq,Qq	Pq,Qq		Pq,Qq	Pq,Qq	Pq,Qq		Pq,Qq
E	PSUBSB	PSUBSW		POR	PADDSB	PADDSW		PXOR
	Pq,Qq	Pq,Qq		Pq,Qq	Pq,Qq	Pq,Qq		Pq,Qq
F	PSUBB	PSUBW	PSUBD		PADDB	PADDW	PADDD	
	Pq,Qq	Pq,Qq	Pq,Qq		Pq,Qq	Pq,Qq	Pq,Qq	

**NOTES:**

1. All blanks in the opcode map are reserved and should not be used. Do not depend on the operation of these undefined opcodes.
2. Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (see Section A.4).
3. These abbreviations are not actual mnemonics. When shifting by immediate shift counts, the PSHIMD mnemonic represents the PSLLD, PSRAD, and PSRLD instructions, PSHIMW represents the PSLLW, PSRAW, and PSRLW instructions, and PSHIMQ represents the PSLLQ and PSRLQ instructions. The instructions that shift by immediate counts are differentiated by the ModR/M bytes (see Section A.4).
4. Use the 0F0B opcode (UD2 instruction) or the 0FB9H opcode when deliberately trying to generate an invalid opcode exception (#UD).

## D11. MP Initialization Protocol Algorithm Correction

In Section 7.6.5 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, the algorithm for MP initialization is defined. It is stated "the APIC hardware observes the BNR# (block next request) and BPRI# (priority agent bus request) pins to guarantee that the initial BIPI is not issued on the APIC bus until the BIST sequence is complete for all processors in the system." This is not correct. Only the observation of BNR# is required for the APIC hardware to proceed.

## D12. Interrupt 13-General Protection Exception (#GP)

In Section 5.12 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, a description of the exception interrupts is provided. In the description section of Interrupt 13-General Protection Exception (#GP), the last bullet applies if the PAE and/or PSE flags are set, rather than just the PAE flag as reported in the documentation.

## D13. Corrections to Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference

The following typographical and other documentation errors will be corrected in the next revision of the *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*. A list of significant changes is given below. Note that other changes may be made, and not all significant changes may be listed here.

- Page 3-79: The example for the DAA instruction is incorrect, and should read:

```
ADD AL, BL Before: AL=79H BL=35H EFLAGS(0SZAPC)=XXXXXX
           After: AL=AEH BL=35H EFLAGS(0SZAPC)=110000
DAA           Before: AL=2EH BL=35H EFLAGS(0SZAPC)=110000
           After: AL=04H BL=35H EFLAGS(0SZAPC)=X00101
```

- Page 3-236: The TASK-RETURN parameters are (\* PE=1, VM=0, NT=1 \*).
- Page 3-350: The second paragraph of the description should begin "The current **operand**-size attribute..."

## D14. MCI\_ADDR MSR Reference Section Correction

The first sentence of Section 12.3.2.3 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, contains a reference to a previous section, but incorrectly identifies the referenced section number. The first sentence should read: "The MCI\_ADDR MSR contains the address of the code or data memory location that produced the machine-check error if the ADDR\_V flag in the MCI\_STATUS register is set (see Section 12.3.2.2, "MCI\_STATUS MSR")."

## D15. FCOMI/FCOMIP/FUCOMI/FUCOMIP Setting of Flags Relative to Exceptions

Page 3-112 of the *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*, shows a table for FCOMI/FCOMIP/FUCOMI/FUCOMIP comparison results, where the last entry in the table "Unordered" has an asterisk (\*) beside it referencing a table note that reads: "Note: \* Flags not set if unmasked invalid-arithmetic operand (#IA) exception is generated." However, this note should read: "Note: \* Flags are set regardless, whether there is an unmasked invalid operand (#IA) exception generated or not."

## D16. MemTypeGet() Function Example

Example 9-2 of Section 9.11.7.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, contains pseudocode that uses the MemTypeGet() function.

The line that reads: "IF (BASE + SIZE) wrap 4-Gbyte address space THEN return INVALID" is incorrect. This line should read: "IF (BASE + SIZE) wrap **64**-Gbyte address space THEN return INVALID."

## D17. RSVD Flag Correction

Figure 5-7 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, contains a definition of the RSVD flag. The definition is reversed and should read as follows:

- RSVD    1    The page fault occurred because a 1 was detected in one of the reserved bit positions of a page table entry or directory entry that was marked present.
- 0    The fault was not caused by a reserved bit violation.

## D18. SMRAM State Save Map Documentation Correction

In the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, Chapter 11, "System Management Mode," Section 11.4.1, a description of the register status is provided. It states:

"The following registers are saved (but not readable) and restored upon exiting SMM:

- Control register CR4."

This should read:

"The following registers are saved (but not readable) and restored upon exiting SMM:

- Control register CR4 (CR4 is set to "0" while in the SMM handler)."

## D19. Stop-Grant State Correction

In the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet, Section 4.2.3, a description of State 3, Stop-Grant State, of the stop clock state machine reads:

- "FLUSH# will be serviced during Stop-Grant state."

This sentence should read:

- "FLUSH# will not be serviced during Stop-Grant state."

## D20. Correction to Stop-Grant State Definition

In the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet, Section 4.2.3, Stop-Grant state is defined and a description of BINIT# servicing is provided. The document currently reads:

"BINIT# will be recognized while the processor is in Stop-Grant state. If STPCLK# is still asserted at the completion of the BINIT# handler, the processor will remain in Stop-Grant mode. If the STPCLK# is not asserted at the completion of the BINIT# handler, the processor will return in normal state."

This is incorrect and should be replaced with:

"BINIT# will not be serviced while the processor is in Stop-Grant state. The event will be latched and can be serviced by software upon exit from Stop-Grant state."

## SPECIFICATION CLARIFICATIONS

The Specification Clarifications listed in this section apply to the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet and the *Intel Architecture Software Developer's Manual, Volumes 1, 2, and 3*. All Specification Clarifications will be incorporated into a future version of the appropriate Pentium II Xeon processor documentation.

### **D1. Writes to WC Memory**

Section 9.3 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, identifies that "Writes" to a region of WC memory "may be delayed and combined in the write buffer to reduce memory accesses." This sentence should state that "Writes" to a region of WC memory "may be delayed and combined in the write buffer to reduce memory accesses. The writes may be delayed until the next occurrence of a buffer or processor serialization event, e.g., CPUID execution, a read or write to uncached memory, interrupt occurrence, locked instruction execution, etc., if the WC buffer is partially filled."

### **D2. Multiple Processor Protocol and Restrictions**

Section 7.6.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, contains inconsistencies which will be clarified as follows:

#### **7.5.2 Protocol Requirements and Restrictions**

The MP protocol imposes the following requirements and restrictions on the system:

- An APIC clock (APICLK) must be provided on all systems based on P6 family processors (excluding mobile processors and modules).
- All interrupt mechanisms must be disabled for the duration of the MP protocol algorithm, including the window of time between the assertion of INIT# or receipt of an INIT IPI by the application processors and the receipt of a STARTUP IPI by the application processors. That is, requests generated by interrupting devices must not be seen by the local APIC unit (on board the processor) until the completion of the algorithm. Failure to disable the interrupt mechanisms may result in processor shutdown.
- The MP protocol should be initiated only after a hardware reset. After completion of the protocol algorithm, a flag is set in the APIC base MSR of the BSP (APIC\_BASE.BSP) to indicate that it is the BSP. This flag is cleared for all other processors. If a processor or the system is subject to an INIT sequence (either through the INIT# pin or an INIT IPI), then the MP protocol is not re-executed. Instead, each processor examines its BSP flag to determine whether the processor should boot or wait for a STARTUP IPI.

### **D3. Critical Sequence of Events During a Page Fault Exception**

Section 3.6.4 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, will be clarified as follows:

If the processor generates a page-fault exception, the operating system must carry out the following operations in this order:

1. Copy the page from disk storage into physical memory if needed.
2. Load the page address into the page-table or page-directory entry and set its present flag. Other bits, such as the dirty and accessed bits, may also be set at this time.
3. Invalidate the current page table entry in the TLB (see Section 3.7., "Translation Lookaside Buffers (TLBs)" for a discussion of TLBs and how to invalidate them).

4. Return from the page fault handler to restart the interrupted program or task.

### D4. Performance-Monitoring Counter Issues

The following table replaces Table A-1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*. The only changes to this new table are enhanced descriptions of the events counted.

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
Data Cache Unit (DCU)	43H	DATA_MEM_REFS	00H	<p>All loads from any memory type. All stores to any memory type. Each part of a split is counted separately. The internal logic counts not only external memory loads and stores, but also internal retries.</p> <p>Note: 80-bit floating-point accesses are double counted, since they are decomposed into a 16-bit exponent load and a 64-bit mantissa load.</p> <p>Memory accesses are only counted when they are actually performed. E.g., a load that gets squashed because a previous cache miss is outstanding to the same address, and which finally gets performed, is only counted once. Does not include I/O accesses, or other nonmemory accesses.</p>	
	45H	DCU_LINES_IN	00H	Total lines allocated in the DCU.	
	46H	DCU_M_LINES_IN	00H	Number of M state lines allocated in the DCU.	
	47H	DCU_M_LINES_OUT	00H	Number of M state lines evicted from the DCU. This includes evictions via snoop HITM, intervention or replacement.	
	48H	DCU_MISS_OUT-STAND-	00H	Weighted number of cycles while a DCU	An access that also misses the L2 is short-

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
		ING		miss is outstanding, incremented by the number of outstanding cache misses at any particular time. Cacheable read requests only are considered. Uncacheable requests are excluded. RFOs are counted as well as line fills, invalidates, and stores.	changed by 2 cycles. (i.e., if count is N cycles, should be N+2 cycles.) Subsequent loads to the same cache line will not result in any additional counts. Count value not precise, but still useful.
Instruction Fetch Unit (IFU)	80H	IFU_IFETCH	00H	Number of instruction fetches, both cacheable and uncacheable. Including UC fetches.	
	81H	IFU_IFETCH_MISSES	00H	Number of instruction fetch misses. All instruction fetches that do not hit the IFU, i.e., that produce memory requests. Includes UC accesses.	
	85H	ITLB_MISS	00H	Number of ITLB misses.	
	86H	IFU_MEM_STALL	00H	Number of cycles instruction fetch is stalled, for any reason. Includes IFU cache misses, ITLB misses, ITLB faults and other minor stalls.	
	87H	ILD_STALL	00H	Number of cycles that the instruction length decoder is stalled.	
L2 Cache <sup>1</sup>	28H	L2_IFETCH	MESI0FH	Number of L2 instruction fetches. This event indicates that a normal instruction fetch was received by the L2. The count includes only L2 cacheable instruction fetches; it does not include UC instruction fetches. It does not include ITLB miss accesses.	
	29H	L2_LD	MESI	Number of L2 data	

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
			0FH	loads. This event indicates that a normal, unlocked, load memory access was received by the L2. It includes only L2 cacheable memory accesses; it does not include I/O accesses, other nonmemory accesses, or memory accesses such as UC/WT memory accesses. It does include L2 cacheable TLB miss memory accesses.	
	2AH	L2_ST	MESI 0FH	Number of L2 data stores. This event indicates that a normal, unlocked, store memory access was received by the L2. Specifically, it indicates that the DCU sent a read-for-ownership request to the L2. It also includes Invalid to Modified requests sent by the DCU to the L2. It includes only L2 cacheable store memory accesses; it does not include I/O accesses, other nonmemory accesses, or memory accesses like UC/WT stores. It includes TLB miss memory accesses.	
	24H	L2_LINES_IN	00H	Number of lines allocated in the L2.	
	26H	L2_LINES_OUT	00H	Number of lines removed from the L2 for any reason.	
	25H	L2_M_LINES_INM	00H	Number of modified lines allocated in the L2.	
	27H	L2_M_LINES_OUTM	00H	Number of modified lines removed from the L2 for any reason.	
	2EH	L2_RQSTS	MESI	Total number of L2	

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
			0FH	requests.	
	21H	L2_ADS	00H	Number of L2 address strobes.	
	22H	L2_DBUS_BUSY	00H	Number of cycles during which the L2 cache data bus was busy.	
	23H	L2_DBUS_BUSY_RD	00H	Number of cycles during which the data bus was busy transferring read data from L2 to the processor.	
External Bus Logic (EBL) <sup>2</sup>	62H	BUS_DRDY_CLOCKS	00H (Self) 20H (Any)	Number of clocks during which DRDY# is asserted. Essentially, utilization of the external system data bus.	Unit Mask = 00H counts bus clocks when the processor is driving DRDY#. Unit Mask = 20H counts in processor clocks when any agent is driving DRDY#.
	63H	BUS_LOCK_CLOCKS	00H (Self) 20H (Any)	Number of clocks during which LOCK# is asserted on the external system bus.	Always counts in processor clocks.
	60H	BUS_REQ_OUT-STANDING	00H (Self)	Number of bus requests outstanding. This counter is incremented by the number of cacheable read bus requests outstanding in any given cycle.	Counts only DCU full-line cacheable reads, not RFOs, writes, instruction fetches, or anything else. Counts "waiting for bus to complete" (last data chunk received).
	65H	BUS_TRAN_BRD	00H (Self) 20H (Any)	Number of burst read transactions.	
	66H	BUS_TRAN_RFO	00H (Self) 20H (Any)	Number of completed read for ownership transactions.	
	67H	BUS_TRANS_WB	00H (Self) 20H (Any)	Number of completed write back transactions.	
	68H	BUS_TRAN_IFETCH	00H (Self) 20H (Any)	Number of completed instruction fetch transactions.	





Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
	69H	BUS_TRAN_INVAL	00H (Self) 20H (Any)	Number of completed invalidate transactions.	
	6AH	BUS_TRAN_PWR	00H (Self) 20H (Any)	Number of completed partial write transactions.	
	6BH	BUS_TRANS_P	00H (Self) 20H (Any)	Number of completed partial transactions.	
	6CH	BUS_TRANS_IO	00H (Self) 20H (Any)	Number of completed I/O transactions.	
	6DH	BUS_TRAN_DEF	00H (Self) 20H (Any)	Number of completed deferred transactions.	
	6EH	BUS_TRAN_BURST	00H (Self) 20H (Any)	Number of completed burst transactions.	
	70H	BUS_TRAN_ANY	00H (Self) 20H (Any)	Number of all completed bus transactions. Address bus utilization can be calculated knowing the minimum address bus occupancy. Includes special cycles, etc.	
	6FH	BUS_TRAN_MEM	00H (Self) 20H (Any)	Number of completed memory transactions.	
	64H	BUS_DATA_RCV	00H (Self)	Number of bus clock cycles during which this processor is receiving data.	
	61H	BUS_BNR_DRV	00H (Self)	Number of bus clock cycles during which this processor is driving the BNR# pin.	
	7AH	BUS_HIT_DRV	00H (Self)	Number of bus clock cycles during which this processor is driving the	Includes cycles due to snoop stalls. The event counts



Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
				HIT# pin.	correctly, but the BPM <i>i</i> pins function as follows based on the setting of the PC bits (bit 19 in the PerfEvtSel0 and PerfEvtSel1 registers). If the core clock to bus clock ratio is 2:1 or 3:1, and a PC bit is set, the BPM <i>i</i> pins will be asserted for a single clock when the counters overflow. If the PC bit is clear, the processor toggles the BPM <i>i</i> pins when the counter overflows. If the clock ratio is not 2:1 or 3:1, the BPM <i>i</i> pins will not function for these performance-monitoring counter events.
	7BH	BUS_HITM_DRV	00H (Self)	Number of bus clock cycles during which this processor is driving the HITM# pin.	Includes cycles due to snoop stalls. The event counts correctly, but the BPM <i>i</i> pins function as follows based on the setting of the PC bits (bit 19 in the PerfEvtSel0 and PerfEvtSel1 registers). If the core clock to bus clock ratio is 2:1 or 3:1, and a PC bit is set, the BPM <i>i</i> pins will be asserted for a single clock when the counters overflow. If the PC bit is clear, the processor toggles the BPM <i>i</i> pins when the counter overflows. If the clock ratio is not 2:1 or 3:1, the BPM <i>i</i> pins will not function for these performance-monitoring counter events.
	7EH	BUS_SNOOP_	00H (Self)	Number of clock cycles during which the bus is	

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
		STALL		snoop stalled.	
Floating-Point Unit	C1H	FLOPS	00H	Number of computational floating-point operations retired. Excludes floating-point computational operations that cause traps or assists. Includes floating-point computational operations executed by the assist handler. Includes internal sub-operations of complex floating-point instructions like transcendentals. Excludes floating-point loads and stores.	Counter 0 only
	10H	FP_COMP_O PS_EXE	00H	Number of computational floating-point operations executed. The number of FADD, FSUB, FCOM, FMUL, integer MUL and IMUL, FDIV, FPREM, FSQRTS, integer DIV and IDIV instructions. Note this is not the number of cycles, but the number of operations. This event does not distinguish an FADD used in the middle of a transcendental flow from a separate FADD instruction.	Counter 0 only
	11H	FP_ASSIST	00H	Number of floating-point exception cases handled by microcode.	Counter 1 only. This event includes counts due to speculative execution.
	12H	MUL	00H	Number of multiplies. Note: includes integer and well FP multiplies and is speculative.	Counter 1 only
	13H	DIV	00H	Number of divides. Note: includes integer and FP multiplies and is speculative.	Counter 1 only

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
	14H	CYCLES_DIV _BUSY	00H	Number of cycles that the divider is busy, and cannot accept new divides. Note: includes integer and FP divides, FPREM, FPSQRT, etc., and is speculative.	Counter 0 only
Memory Ordering	03H	LD_BLOCKS	00H	Number of store buffer blocks. Includes counts caused by preceding stores whose addresses are unknown, preceding stores whose addresses are known to conflict, but whose data is unknown and preceding stores that conflicts with the load, but which incompletely overlap the load.	
	04H	SB_DRAINS	00H	Number of store buffer drain cycles. Incremented during every cycle the store buffer is draining. Draining is caused by serializing operations like CPUID, synchronizing operations like XCHG, Interrupt acknowledgment as well as other conditions such as cache flushing.	
	05H	MIS-ALIGN_ MEM_REF	00H	Number of misaligned data memory references. Incremented by 1 every cycle during which either the processor load or store pipeline dispatches a misaligned uop. Counting is performed if its the first half or second half, or if it is blocked, squashed or misses. Note in this context misaligned means crossing a 64 bit	It should be noted that MISALIGN_MEM_REF is only an approximation, to the true number of misaligned memory references. The value returned is roughly proportional to the number of misaligned memory accesses, i.e., the size of the problem.



Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
				boundary.	
Instruction Decoding and Retirement	C0H	INST_RETIRE	00H	Number of instructions retired.	A hardware interrupt received during/after the last iteration of the REP STOS flow causes the counter to undercount by 1 instruction.
	C2H	UOPS_RETIRE	00H	Number of uops retired.	
	D0H	INST_DECODER	00H	Number of instructions decoded.	
Interrupts	C8H	HW_INT_RX	00H	Number of hardware interrupts received.	
	C6H	CYCLES_INT_MASKED	00H	Number of processor cycles for which interrupts are disabled.	
	C7H	CYCLES_INT_PENDING_AND_MASKED	00H	Number of processor cycles for which interrupts are disabled and interrupts are pending.	
Branches	C4H	BR_INST_RETIRED	00H	Number of branch instructions retired.	
	C5H	BR_MISS_PRED_RETIRED	00H	Number of mispredicted branches retired.	
	C9H	BR_TAKEN_RETIRED	00H	Number of taken branches retired.	
	CAH	BR_MISS_PRED_TAKEN_RET	00H	Number of taken mispredictions branches retired.	
	E0H	BR_INST_DECODER	00H	Number of branch instructions decoded.	
	E2H	BTB_MISSES	00H	Number of branches that for which the BTB did not produce a prediction.	
	E4H	BR_BOGUS	00H	Number of bogus branches.	
	E6H	BA-CLEAR	00H	Number of time BACLEAR is asserted. This is the number of times that a static branch prediction was made, where the branch	

Unit	Event Number	Mnemonic Event Name	Unit Mask	Description	Comments
				decoder decided to make a branch prediction because the BTB did not.	
Stalls	A2H	RE-SOURCE_STALLS	00H	Incremented by one during every cycle that there is a resource related stall. Includes register renaming buffer entries, memory buffer entries. Does not include stalls due to bus queue full, too many cache misses, etc. In addition to resource related stalls, this event counts some other events. Includes stalls arising during branch misprediction recovery, e.g., if retirement of the mispredicted branch is delayed and stalls arising while store buffer is draining from synchronizing operations.	
	D2H	PARTIAL_RAT_STALLS	00H	Number of cycles or events for partial stalls. Note Includes flag partial stalls.	
Segment Register Loads	06H	SEG-MENT_REG_LOADS	00H	Number of segment register loads.	
Clocks	79H	CPU_CLK_UNHALTED	00H	Number of cycles during which the processor is not halted.	
MMX™ Unit	B0H	MMX_INSTR_EXEC	00H	Number of MMX Instructions Executed	Available in Intel® Celeron™, Pentium® II and Pentium II Xeon™ processors only.  Does not account for MOVQ and MOVD stores from register to memory.

**NOTES:**

1. Several L2 cache events, where noted, can be further qualified using the Unit Mask (UMSK) field in the PerfEvtSel0 and PerfEvtSel1 registers. The lower 4 bits of the Unit Mask field are used in conjunction with L2 events to indicate the cache state or cache states involved. The Pentium® II Xeon processor identifies cache states using the "MESI" protocol and consequently each bit in the Unit Mask field represents one of the four states: UMSK[3] = M (8H) state, UMSK[2] = E (4H) state, UMSK[1] = S (2H) state, and UMSK[0] = I (1H) state. UMSK[3:0] = MESI (FH) should be used to collect data for all states; UMSK = 0H, for the applicable events, will result in nothing being counted.
2. All of the external bus logic (EBL) events, except where noted, can be further qualified using the Unit Mask (UMSK) field in the PerfEvtSel0 and PerfEvtSel1 registers. Bit 5 of the UMSK field is used in conjunction with the EBL events to indicate whether the processor should count transactions that are self generated (UMSK[5] = 0) or transactions that result from any processor on the bus (UMSK[5] = 1).

## D5. POP[ESP] with 16-bit Stack Size

In Section 3.2 of the *Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference*, the entry for "POP—Pop a Value from the Stack" includes the following note:

"If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register."

This note is incomplete, and should read as follows:

"If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to 0h as a result of the POP instruction, the resulting location of the memory write is processor family specific."

Also, in Section 17.23.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, a new section will be added:

### A POP-to-Memory Instruction Which Uses the Stack Pointer (ESP) as a Base Register

For a POP-to-memory instruction that meets the following conditions:

1. The stack segment size is 16 bits,
2. A 32-bit addressing form uses the SIB byte to specify ESP as the base register, and
3. The initial stack pointer is FFFCh (32-bit operand) or FFFEh (16-bit operand) and will wrap around to 0h as a result of the POP operation.

The result of the memory write is processor family specific. For example, in Pentium II, Pentium II Xeon, and Pentium Pro processors the result of the memory write is to SS:0h plus any scaled index and displacement. In Pentium and i486™ processors, the result of the memory write may be either a stack fault (real mode or protected mode with stack segment size of 64 Kbytes), or write to SS:10000h plus any scaled index and displacement (protected mode and stack segment size exceeds 64 Kbytes).

## D6. Preventing Caching

Section 9.5.2 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, documents the procedure to prevent the L1 and L2 caches from performing all caching operations. However, this procedure differs from that given in Section 11.11.8, "Multiple-Processor Considerations." The correct procedure that should be used is as follows:

1. Enter the no-fill cache mode. (Set the CD flag in control register CR0 to 1 and the NW flag to 0.)
2. Flush all caches using the WBINVD instruction.

3. Disable the MTRRs and set the default memory type to uncached, or set all MTRRs for the uncached memory type (see the discussion of the TYPE field and the E flag in Section 11.11.2.1, “MTRRdefType Register”).

The caches must be flushed when the CD flag is cleared to insure system memory coherency. If the caches are not flushed in step 2, cache hits on reads will still occur and data will be read from valid cache lines.

### **D7. Paging Must Be Enabled Before Enabling the Page Global Bit**

In Section 2.5 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, the following line will be added to the text describing the Page Global Enable bit (PGE).

“In addition, the bit must not be enabled before paging is enabled via CR0.PG. Program correctness may be affected by reversing this sequence and processor performance will be impacted.”

### **D8. Interrupt Recognition Determines Priority**

The interrupt priority documented in Table 5-2 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, reflects the order in which interrupts will be serviced upon simultaneous recognition by the processor (for example, when multiple interrupts are pending at an instruction boundary). This table does not necessarily reflect the order in which interrupts will be recognized by the processor if received simultaneously at the processor pins.

### **D9. References to 2-Mbyte Pages Should Include 4-Mbyte Pages**

Generically, “large pages” refers to either 2-Mbyte or 4-Mbyte pages. In Section 3.8 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, 2-Mbyte pages are often referenced alone, when the behavior of 4-Mbyte pages is identical; these references should include all large pages.

### **D10. Modification of Reserved Areas in the SMRAM Saved State Map**

If data is incorrectly written to reserved areas of the saved state map, the processor will enter the shutdown state. This can also occur if invalid state information is saved in the SMRAM (such as if illegal combinations of bits are written to CR0 or CR4 before an SMI is serviced). CR4 is not distinctly part of the saved state map, as implied in Section 11.3.1.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*.

### **D11. TLB Flush Necessary After PDPE Change**

As described in Section 3.7 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, the operating system is required to invalidate the corresponding entry in the TLB after any change to a page-directory or page-table entry. However, if the physical address extension (PAE) feature is enabled to use 36-bit addressing, a new table is added to the paging hierarchy, called the page directory pointer table (as per Section 3.8, “Physical Address Extension”). If an entry is changed in this table (to point to another page directory), the TLBs must then be flushed by writing to CR3.



## **D12. Exception Handler Error Code Bit Clarification**

Section 5.11 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, describes the bit definitions for the error code pushed onto the stack of the exception handler. The explanation of the EXT bit 0 will be changed to read as follows: External event (bit 0). When set, indicates that an event external to the program caused the exception, such as a hardware interrupt.

## **D13. Propagation of Page Table Entry Changes to Multiple Processors**

The *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, describes techniques for Multiple Processor Management in Chapter 7. The following new section, which addresses TLB management in MP systems, will be inserted for clarity between Sections 7.2 and 7.3.

### **7.3 Propagation of Page Table Entry Changes to Multiple Processors**

In a multiprocessor system, when one processor changes a page table entry or mapping, the changes must also be propagated to all of the other processors. This process is also known as "TLB Shootdown." Propagation may be done by memory based semaphores and/or inter-processor interrupts between processors. One naive but algorithmically correct TLB shutdown sequence for the Intel Architecture is:

1. Begin barrier: Stop all processors. Cause all but one to HALT or stop in a spin-loop.
2. Let the active processor change the PTE(s).
3. Let all processors invalidate the PTE(s) modified in their TLBs.
4. End barrier: Resume all processors.

Alternate, performance-optimized, TLB shutdown algorithms may be developed, however, care must be taken by the developers to ensure that:

1. The differing TLB mappings are not actually used on different processors during the update process.

OR

2. The operating system is prepared to deal with the case where processor(s) are using the stale mapping during the update process.

## **D14. Software Initialization Requirements for FRC Mode**

In the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet, Section 4.1, the following paragraph should be added:

"Systems configured to implement FRC mode must write all of the processors' internal MSR's to deterministic values before performing either a read or read-modify-write operation using these registers. The following is a list of MSR's that are not initialized by the processors' reset sequences.

1. All fixed and variable MTRRs,
2. All Machine Check Architecture (MCA) status registers,
3. Microcode Update signature register, and
4. All L2 Cache initialization MSR's."

### **D15. Switching to Protected Mode While in SMM**

Should the System Management Mode (SMM) code developer require a transition to protected mode while in SMM, the sequence of events used to switch to protected mode is documented in Section 8.8.1 of the *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*.

Items 3 and 4 of this section state:

3. Execute a MOV CR0 instruction that sets the PE flag (and optionally the PG flag) in control register CR0.
4. Immediately following the MOV CR0 instruction, execute a far JMP or far CALL instruction. (This operation is typically a far jump or call to the next instruction in the instruction stream.)

Random failures can occur if other instructions exist between steps 3 and 4, and failures will be readily seen in some situations such as when instructions that reference memory are inserted between steps 3 and 4 above while in System Management Mode.

### **D16. Thermal Sensor SMBus Address Latching**

In the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet, Section 4.3.7, the following paragraph should be added:

"The thermal sensor latches the SA1 and SA2 signals at power up. System designers should ensure that these signals are at valid input levels (see Table 9) before the thermal sensor powers up. This should be done by pulling the pins to  $V_{CCSMBus}$  or  $V_{SS}$  via a 1 k $\Omega$  or smaller resistor. Additionally, SA2 may be left unconnected to achieve the tri-state or "Z" state. If the designer desires to drive the SA1 or SA2 pin with logic the designer must ensure that the pins are at valid input levels (see Table 9) before  $V_{CCSMBus}$  begins to ramp. The system designer must also ensure that their particular system implementation does not add excessive capacitance (>50 pF) to the address inputs. Excess capacitance at the address inputs may cause address recognition problems."

## SPECIFICATION CHANGES

The Specification Changes listed in this section apply to the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet (Order Number 243770). All Specification Changes will be incorporated into a future version of the appropriate Pentium II Xeon processor documentation.

### D1. Locks Across Cache Line Boundary Disable Bit Added

In the Pentium II Xeon processor, setting bit 31 of the Model Specific Register (MSR) at address 33h to '1' will prevent LOCK# from being asserted when locked transactions which are split across a cache line boundary are issued from the processor. This bit is disabled by default and remains Reserved for all previous steppings of the Pentium II Xeon processor. In the default state ('0'), unaligned data issued in a locked sequence by the processor will have atomicity with the LOCK# signal asserted. When the bit is set, any transactions issued which split a cache line boundary will not have the LOCK# signal asserted, and no atomicity can be guaranteed between the reads and writes in the sequence. Locked sequences which do not split a cache line boundary will still follow the normal LOCK# protocol with this bit set.

### D2. Mixing Steppings in MP Systems

Though Intel recommends using identical steppings of processor silicon in multiprocessor systems whenever possible (as this is the only configuration which receives full validation across all of Intel's testing), Intel supports mixing processor steppings, and does not actively prevent various steppings of the Pentium II Xeon processor from working together in MP systems. However, since Intel cannot validate every possible combination of devices, each new processor stepping is fully validated only with the same steppings of other processors and the latest steppings of chipset components.

A requirement for mixed steppings systems is that the system designer must ensure that the processor with the lowest feature-set, determined by the CPUID Feature Bytes, is the Bootstrap Processor (BSP). In the event of a tie in feature-set, the tie will be resolved by selecting the BSP as the processor with the lowest model/stepping as determined by the CPUID instruction.

The following list and matrix explain the known issues with mixing steppings:

- While Intel has done nothing to prevent different frequency Pentium® II Xeon™ processors within a system from working together, there may be uncharacterized errata which exist in such configurations. These configurations are not supported by Intel. In mixed stepping systems, all processors must be run at an identical frequency (i.e., the *highest* frequency acceptable to all components).
- The workarounds for various errata must take all processors into account.
- Errata for all processor steppings present in a system will affect that system, unless worked around.
- Microcode Updates must be properly installed for all processors in the system regardless of stepping.
- FRC mode is not supported using a master and checker pair with different steppings or model numbers.
- The following notes apply only to specific combinations:
  1. Some of these processors are affected by errata which may affect the features an MP system is able to support. See the "Pentium® II Xeon™ Processor Identification and Package Information" table for details on which processors are affected by these errata.
  2. Some B0 stepping processors must be operated at a lower T<sub>PLATE</sub> specification than normal (65 °C). See the "Pentium® II Xeon™ Processor Identification and Package Information" table for more details.

In the following table, "NI" implies that there are currently no known issues associated with mixing these steppings. An "X" implies that these steppings should not be used together in a system and are not supported by Intel in such a configuration. A number indicates a known issue, and refers to the numbered list above. While

there are no currently known issues associated with mixing cache sizes, Intel does not recommend or validate mixing processors with other cache sizes.

Pentium® II Xeon™ Processor Stepping	400-MHz B0	400-MHz B1	450-MHz B1
400-MHz B0	1, 2	1, 2	X
400-MHz B1	1, 2	1	X
450-MHz B1	X	X	1

### D3. WC Buffer Eviction Data Ordering

The *Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide*, states in Section 9.3.1 that “a completely full WC [Write Combining] buffer will always be propagated as a single burst transaction with ascending data order.” This statement is incorrect and should be changed to “a completely full WC buffer will always be propagated as a single burst transaction using any of the valid chunk orders.”

### D4. One-Shot Command Not Supported During Auto-convert Mode

In the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet, Section 4.3.5, the second paragraph should read as follows:

“All of the commands are for reading or writing registers in the thermal sensor except the one-shot command (OSHT). The one-shot command forces the immediate start of a new conversion cycle. If a conversion is in progress when the one-shot command is received, then the command is ignored. If the thermal sensor is in standby mode when the one-shot command is received, a conversion is performed and the sensor returns to standby mode. The one-shot command is not supported when the thermal sensor is in auto-convert mode.”

### D5. Mechanical Specification Corrections

Several of the mechanical specifications in the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet should be revised as follows:

In Figure 25, the measurement  $3.000 \pm .010$  should be  $3.000 \pm .017$ .

In Figure 25, the measurement  $2.658 \pm .031$  should be  $2.658 \pm .035$ .

In Figure 26, the measurement  $6.000 + .015, - .008$  should be  $6.000 + .012, - .008$ .

In Figure 27, the measurement  $4.840 \pm .031$  should be  $4.840 \pm .032$ .

In Figure 27, the measurement  $.290 \pm .014$  should be  $.287 \pm .016$ .

In Figure 27, the measurement  $4.777 \pm .032$  should be  $4.777 \pm .036$ .

In Figure 27, the measurement  $.733 + .013, - .010$  should be  $.733 \pm .013$ .

In Figure 28, the measurement  $4.995 \pm .033$  should be  $4.995 \pm .036$ .

In Figure 28, the measurement  $.052 \pm .027$  should be  $.049 \pm .028$ .

In Figure 29, the measurement  $.169 + .021, - .020$  should be  $.168 \pm .021$ .

## D6. Addition of Boxed Processor Specification Chapter

The following chapter will be included in the next revision of the *Pentium® II Xeon™ Processor at 400 and 450 MHz* datasheet (with the appropriate formatting and numbering):

### 1. BOXED PROCESSOR SPECIFICATIONS

#### 1.1. INTRODUCTION

The Pentium II Xeon processor is also offered as an Intel boxed processor. Intel boxed processors are intended for system integrators who build systems from motherboards and off-the-shelf components. The boxed Pentium II Xeon processor is supplied with an attached passive heatsink. This section documents motherboard and system requirements for the heatsink that will be supplied with the boxed Pentium II Xeon processor. This section is particularly important for OEMs that manufacture motherboards for system integrators. Unless otherwise noted, all figures in this chapter are dimensioned in inches. Figure 1 shows a mechanical representation of the boxed Pentium II Xeon processor.




Figure 1. Boxed Pentium® II Xeon™ Processor

#### 1.2. MECHANICAL SPECIFICATIONS

This section documents the mechanical specifications of the boxed Pentium II Xeon processor heatsink.

The boxed processor ships with an attached passive heatsink. Clearance is required around the heatsink to ensure proper installation of the processor and unimpeded airflow for proper cooling. The space requirements and dimensions for the boxed processor are shown in Figure 2 (Side View) and Figure 3 (Front View). All dimensions are in inches.




Figure 2. Side View Space Requirements for the Boxed Processor




Figure 3. Front View Space Requirements for the Boxed Processor

**1.2.1. BOXED PROCESSOR HEATSINK DIMENSIONS**

**Table 1. Boxed Processor Heatsink Dimensions**

Fig. Ref. Label	Dimensions (Inches)	Min	Typ	Max
A	Heatsink Depth (off heatsink attach point)		1.025	
B	Heatsink Height (above motherboard)		0.626	
C	Heatsink Height (see front view)		4.235	
D	Heatsink Width (see front view)		5.05	

**1.2.2. BOXED PROCESSOR HEATSINK WEIGHT**

The boxed processor heatsink will not weigh more than 350 grams.

**1.2.3. BOXED PROCESSOR RETENTION MECHANISM**

The boxed Pentium II Xeon processor requires a retention mechanism that supports and secures the Single Edge Contact Cartridge (S.E.C.C.) in the 330-contact slot connector. An S.E.C.C. retention mechanism is not provided with the boxed processor. Motherboards designed for use by system integrators should include a retention mechanism and appropriate installation instructions. The boxed Pentium II Xeon processor does not require additional heatsink supports. Heatsink supports will not ship with the boxed Pentium II Xeon processor.

**1.3. Thermal Specifications**

This section describes the cooling requirements of the heatsink solution utilized by the boxed processor.

**1.3.1. BOXED PROCESSOR COOLING REQUIREMENTS**

The boxed processor passive heatsink requires airflow horizontally across the heatsink to cool the processor. The boxed processor heatsink will keep the processor thermal plate temperature,  $T_{PLATE}$ , within the specifications, provided adequate airflow is directed into the system chassis, across the heatsink and out of the system chassis. System integrators should perform thermal testing using thermocouples (see the section entitled "Processor Thermal Analysis") to evaluate the thermal efficiency of the system. Alternately, system integrators may use software to monitor the thermal information available via the Processor Information ROM and information from the thermal sensor (see the section entitled "System Management Bus (SMBus) Interface") to evaluate the thermal efficiency of the system.

**1.3.2. THERMAL EVALUATION**

Given the complex and unique nature of motherboard layouts, and the special chassis required to support them, thermal performance may vary greatly with each motherboard/chassis combination. Motherboard manufacturers must evaluate and recommend effective thermal solutions for their specific designs, particularly designs that are proprietary or have nonstandard layouts. Such thermal solutions must take all system components into account. The power requirements of all processors that will be supported by the motherboard should be accommodated.