IBM PowerPC® 750FL RISC Microprocessor IBM®

Datasheet

(Support for 750FL Design Revision Level DD 2.X)

Version: SA14-2768-06

Preliminary

June 22, 2006

© Copyright International Business Machines Corporation 2005, 2006

All Rights Reserved Printed in the United States of America May 2006

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

Note: This document contains information on products in the sampling and/or initial production phases of development. This information is subject to change without notice. Verify with your IBM field applications engineer that you have the latest version of this document before finalizing a design.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Systems and Technology Group 2070 Route 52, Bldg. 330 Hopewell Junction, NY 12533-6351

The IBM home page can be found at http://www.ibm.com

The IBM Microelectronics home page can be found at http://www-3.ibm.com/chips/

Title_750FL_DS.fm.SA14-2768-06 June 22, 2006 Preliminary

1. General Information

The IBM PowerPC[®] 750FL RISC Microprocessor is a 32-bit implementation of the IBM PowerPC family of reduced instruction set computer (RISC) microprocessors. This document contains pertinent physical and electrical characteristics of the IBM PowerPC 750FL RISC Microprocessor Revision DD 2.X Single Chip Modules (SCM). The PowerPC 750FL die, functionality, timing, AC and DC electrical specifications, mechanical specifications, and errata are identical to those of the PowerPC 750FX dd2.3. The only differences from the PowerPC 750FX are in part number, application conditions, speed grade, power dissipation, and consumer grade reliability. The PowerPC 750FL is available only in a RoHS-compatible, reduced lead package.

1.1 Features

This section summarizes the features of the 750FL implementation of the PowerPC Architecture™. Major features of the 750FL include the following:

- Branch processing unit
	- Four instructions fetched per clock
	- One branch processed per cycle (plus resolving two speculations)
	- Up to one speculative stream in execution, one additional speculative stream in fetch
	- 512-entry branch history table (BHT) for dynamic prediction
	- 64-entry, 4-way set associative branch target instruction cache (BTIC) for eliminating branch delay slots
- Decode
	- Register file access
	- Forwarding control
	- Partial instruction decode
- Load/store unit
	- One cycle load or store cache access (byte, half-word, word, double-word)
	- Effective address generation
	- Hits under miss (one outstanding miss)
	- Single-cycle misaligned access within double-word boundary
	- Alignment, zero padding, sign extend for integer register file
	- Floating-point internal format conversion (alignment, normalization)
	- Sequencing for load/store multiples and string operations
	- Store gathering
	- Cache and TLB instructions
	- Big and little-endian byte addressing supported
	- Misaligned little-endian support in hardware
- Dispatch unit
	- Full hardware detection of dependencies (resolved in the execution units)
	- Dispatch two instructions to six independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, or floating-point)
	- 4-stage pipeline: fetch, dispatch, execute, and complete
	- Serialization control (predispatch, postdispatch, execution, serialization)
- Fixed-point units
	- Fixed-point unit 1 (FXU1): multiply, divide, shift, rotate, arithmetic, logical
	- Fixed-point unit 2 (FXU2): shift, rotate, arithmetic, logical
	- Single-cycle arithmetic, shift, rotate, logical
	- Multiply and divide support (multi-cycle)
	- Early out multiply
	- Thirty-two 32-bit general purpose registers
- Floating-point unit
	- Support for IEEE-754 standard single and double-precision floating-point arithmetic
	- Optimized for single-precision multiply/add
	- Thirty-two, 64-bit floating point registers
	- Enhanced reciprocal estimates
	- 3-cycle latency, 1-cycle throughput, single-precision multiply-add
	- 3-cycle latency, 1-cycle throughput, double-precision add
	- 4-cycle latency, 2-cycle throughput, double-precision multiply-add
	- Hardware support for divide
	- Hardware support for denormalized numbers
	- Time deterministic non-IEEE mode

PowerPC 750FL RISC Microprocessor And American Structure Control of the Preliminary Preliminary

- System unit
	- Executes CR logical instructions and miscellaneous system instructions
	- Special register transfer instructions
- L1 Cache structure
	- 32K, 32-byte line, 8-way set associative instruction cache
	- 32K, 32-byte line, 8-way set associative data cache
	- Single-cycle cache access
	- Pseudo-LRU replacement
	- Copy-back or write-through data cache (on a page per page basis)
	- Parity on L1 tags and arrays
	- 3-state (MEI) memory coherency
	- Hardware support for data coherency
	- Non-blocking instruction cache (one outstanding miss)
	- Non-blocking data cache (two outstanding misses)
	- No snooping of instruction cache
- Memory management unit
	- 64 entry, 2-way set associative instruction TLB (total 128)
	- 64 entry, 2-way set associative data TLB (total 128)
	- Hardware reload for TLBs
	- 8 instruction BATs and 8 data BATs
	- Virtual memory support for up to 4 exabytes (2^{52}) virtual memory
	- Real memory support for up to 4 gigabytes (2^{32}) of physical memory
	- Support for big/little-endian addressing
- Dual PLLs
	- Allows seamless frequency switching
- Level 2 (L2) cache
	- Internal L2 cache controller and 4K-entry tags: 512KB data SRAMs
- Two-way set-associative, supports locking by way
- Copy-back or write-through data cache on a page basis, or for all L2
- 64-byte sectored line size
- L2 frequency at core speed
- ECC protection on SRAM array
- Parity on L2 tags
- Supports up to 2 outstanding misses (1 data and 1 instruction or 2 data)
- Power
	- Low power consumption with low voltage application at lower frequency
	- Dynamic power management
	- 3 static power save modes (doze, nap, and sleep)
	- Thermal Assist Unit (TAU)
- Bus interface
	- 32-bit address bus
	- 64-bit data bus (also supports 32-bit mode)
	- Enhanced 60x bus: pipelines consecutive reads to a depth of 2
	- Core-to-bus frequency multipliers of 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 8.5x, 9x, 9.5x, 10x, 11x, 12x, 13x, 14x, 15x, 16x, 17x, 18x, 19x, and 20x supported
	- Supports 1.8V, 2.5V, or 3.3V I/O modes
- Reliability and serviceability
	- Parity checking on 60x interface
	- ECC checking on L2 cache
	- Parity on the L1 arrays
	- Parity on the L1 and L2 tags
- Testability
	- LSSD scan design
	- Powerful diagnostic and test interface through Common On-Chip Processor (COP) and IEEE 1149.1 (JTAG) interface

1.2 Design Level Considerations and Features

The 750FL supports several unique features including those listed below. The IBM application note *Differences between the PowerPC 750FX, 750, 750CX, and 750CXe Microprocessors* provides a more detailed explanation of these features.

- Incorporates an on-chip, 512K, two-way, set-associative L2 cache
- Provides a 64 or 32-bit Data Bus mode (per setup of TLBISYNC pin)
- Supports 1.8V, 2.5V, or 3.3V I/O modes
- Includes all 60x bus pins on earlier PowerPC 750 designs and additional signals
- Enhanced 60x bus for pipelined consecutive read transactions and higher frequency operation
- Dual PLLs for additional power savings capabilities
- Four additional IBAT/DBAT registers
- New CBGA package with additional pins and depopulated footprint

1.3 Processor Version Register

The PowerPC 750FL RISC Microprocessor has the following Processor Version Register (PVR) values for the respective design revision levels. The initial release of the 750FL is dd2.3.

The 750FL PVR is 7000. This is identical to the PVR value of the 750FX.

Table 1-1. 750FL Processor Version Register (PVR)

1.4 Part Number Information

Figure 1-1. Part Number Legend

2. Overview

The PowerPC 750FL RISC Microprocessor, also called the 750FL, is targeted for high performance, low power systems using a 60x bus. The 750FL also includes an internal 512KB L2 cache with on-board Error Correction Circuitry (ECC).

2.1 Block Diagram

[Figure 2-1](#page-8-2) shows a block diagram of the PowerPC 750FL RISC Microprocessor.

2.2 General Parameters

[Table 2-1](#page-9-1) provides a summary of the general parameters of the 750FL.

Table 2-1. 750FL General Parameters

Note:

1. In some cases, when using 1.8v or 2.5v IO mode, it is possible to reduce power dissipation by lowering the core power supply voltage. See the Datasheet Supplement for details.

2. BVSEL =0, L1_TSTCLK = 0 is an INVALID setting. DD2.0 supports only a limited use of 3.3v IO mode. See the 750FL Errata List for revision DD2.x for more information.

3. Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the 750FL.

3.1 DC Electrical Characteristics

The tables in this section describe the DC electrical characteristics for the 750FL.

Table 3-1. Absolute Maximum Ratings¹

Characteristic	Symbol	1.8V	2.5V	3.3V	Unit	Notes
Core supply voltage	Vnn	-0.3 to 1.6	-0.3 to 1.6	-0.3 to 1.6	V	3, 4
PLL supply voltage	A1V _{DD} , A2V _{DD}	-0.3 to 1.6	-0.3 to 1.6	-0.3 to 1.6	v	3, 4, 5
60x bus supply voltage	OV _{DD}	-0.3 to 2.0	-0.3 to 2.75	-0.3 to 3.7	V	3, 4
Input voltage	V_{IN}	-0.3 to 2.0	-0.3 to 2.75	-0.3 to 3.7	v	\mathcal{P}
Storage temperature range	^I STG	-55 to 150	-55 to 150	-55 to 150	°C	

Notes:

1. Functional and tested operating conditions are given in [Table 3-2, "Recommended Operating Conditions" on page 12](#page-11-0). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed above may affect device reliability or cause permanent damage to the device.

2. **Caution:** Transient V_{IN} overshoots of up to OV_{DD} + 0.8V, with a maximum of 4.0V for 3.3V operation, and undershoots down to GND - 0.8V, are allowed for up to 5ns.

3. **Caution:** OV_{DD} must not exceed V_{DD}/AV_{DD} by more than 2.1V continuously. OV_{DD} may exceed V_{DD}/AV_{DD} by up to 2.3V for up to 20ms during power-on or power-off. OV_{DD} must not exceed V_{DD}/AV_{DD} by more than 2.3V for any amount of time.

4. **Caution:** V_{DD}/AV_{DD} must not exceed OV_{DD} by more than 1.0V continuously. V_{DD}/AV_{DD} may exceed OV_{DD} by up to 1.6v for up to 20ms during power-on or power-off. V_{DD}/AV_{DD} must not exceed OV_{DD} by more than 1.6V for any amount of time.

5. **Caution:** AV_{DD} must not exceed V_{DD} by more than 0.5V at any time.

Note: All electrical specifications (AC, DC, timing) are guaranteed only while the device is operated within the recommended operating conditions (see *[Table 3-2](#page-11-0)*). Operation at other application conditions may also be possible; contact IBM PowerPC Application engineering for details.

Table 3-2. Recommended Operating Conditions

Notes:

1. In some cases, when using 1.8v or 2.5v IO mode, it is possible to reduce power dissipation by lowering the core power supply.

2. These are tested operating conditions.

Table 3-3. Package Thermal Characteristics¹

Notes:

1. A heat sink is required (see *[Section 5.8 Thermal Management](#page-49-2)* on page 50).

2. ^θJC is the internal resistance from the junction to the back of the die. For more information about thermal management, see *[Section 5.8 Thermal Management](#page-49-2)* on page 50.

Table 3-4. DC Electrical Specifications

See [Table 3-2 on page 12](#page-11-0) for recommended operating conditions.

Notes:

1. Capacitance values are guaranteed by design and characterization, and are not tested.

2. Additional input current may be attributed to the Level Protection Keeper Lock circuitry. For details, see *[Section 5.5 Level Protection](#page-48-0)* [on page 49](#page-48-0).

Table 3-5. Power Consumption (Low Power)

See [Table 3-2 on page 12](#page-11-0) for recommended operating conditions.

1. These values apply for all valid 60x buses. The values do not include I/O Supply Power (OV_{DD}) or PLL/DLL supply power (AV_{DD}). OV_{DD} power is system dependent, but is typically <2% of V_{DD} power. AV_{DD} current is

2. Maximum power is specified for fastest (worst process) parts running RC5 at the indicated core voltage, junction temperature, and core frequency.

3. Typical power is specified for median process parts running RC5 at the indicated core voltage, junction temperature, and core frequency.
The value is then adjusted for 13% less switching (AC component for P_D) to accou cation code.

Table 3-6. Power Consumption (Standard Power)

See [Table 3-2 on page 12](#page-11-0) for recommended operating conditions.

Notes:

1. These values apply for all valid 60x buses. The values do not include I/O Supply Power (OV_{DD}) or PLL/DLL supply power (AV_{DD}). OV_{DD} power is system dependent, but is typically <2% of V_{DD} power. AV_{DD} current is

2. Maximum power is specified for fastest (worst process) parts running RC5 at the indicated core voltage, junction temperature, and core frequency.

3. Typical power is specified for median process parts running RC5 at the indicated core voltage, junction temperature, and core frequency. The value is then adjusted for 13% less switching (AC component for P_D) to account for the differences between RC5 and more typical application code.

3.2 Clock AC Specifications

[Table 3-7](#page-14-1) provides the clock AC timing specifications as defined in [Figure 3-1.](#page-14-2)

Table 3-7. Clock AC Timing Specifications (See [Table 3-2 on page 12](#page-11-0) for recommended operating conditions1,6)

Notes:

- 1. **Caution:** The SYSCLK frequency and the PLL_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:4] signal description in [Table 5-2, "750FL Microprocessor PLL Configuration" on page 35](#page-34-1) for valid PLL_CFG[0:4] settings.
- 2. The SYSCLK slew rate applies between 0.4V and 1.0V.
- 3. Timing is guaranteed by design and characterization, and is not tested.
- 4. See *[Section 3.3 Spread Spectrum Clock Generator \(SSCG\)](#page-15-0)* on page 16 for long term jitter.
- 5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
- 6. This is a statement of the capability of the 750FL I/O circuitry. Not all systems can run at the maximum SYSCLK frequency. Contact IBM PowerPC Application Engineering for more information on high-speed bus design.

3.3 Spread Spectrum Clock Generator (SSCG)

When designing with the SSCG, there are a number of design issues that must be taken into account.

SSCG creates a controlled amount of long-term jitter. In order for a receiving PLL in the 750FL to operate in this environment, it must be able to accurately track the SSCG clock jitter.

The accuracy to which the 750FL PLL can track the SSCG clock is referred to as tracking skew. When performing system timing analysis, the tracking skew must be added or subtracted to the I/O timing specifications because the tracking skew appears as a static phase error between the internal PLL and the SSCG clock.

To minimize the impact on I/O timings the following SSCG configuration is recommended:

The following SSCG configuration is recommended:

- - Down spread mode, less than or equal to 1% of the maximum frequency
- - A modulation frequency of 30kHz
- - Linear sweep modulation or "Hershey Kiss™1" (as in a Lexmark2 profile) modulation profile as shown in *Figure 3-2* [on page 16](#page-15-1).

In this configuration the tracking skew is less than 100ps.

^{1.} Hershey Kiss is a trademark of Hershey Foods Corporation.

^{2.} See patent 5,631,920.

3.4 60x Bus Input AC Specifications

Table 3-8. 60x Bus Input Timing Specifications See *Table 3-2* [on page 12](#page-11-0) for operating conditions.^{1,5}

Notes:

1. Input specifications are measured from the VM of the signal in question to VM of the rising edge of the input SYSCLK. Input and output timings are measured at the pin (see [Figure 3-3](#page-16-0)).

2. The setup and hold time is with respect to the rising edge of HRESET (see [Figure 3-4 on page 18](#page-17-0)).

3. t_{SYSCLK}, is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.

4. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a **minimum of 255 bus clocks** after the PLL relock time during the power-on reset sequence.

5. All values are guaranteed by design, and are not tested.

6. See *[Alternate I/O Timing For 3.3V Bus](#page-20-0)* on page 21

[Figure 3-3](#page-16-0) provides the input timing diagram for the 750FL.

[Figure 3-4](#page-17-0) provides the mode select input timing diagram for the 750FL.

3.5 60x Bus Output AC Specifications

[Table 3-9](#page-18-1) provides the 60x bus output AC timing specifications for the 750FL as defined in [Figure 3-6 on](#page-20-1) [page 21](#page-20-1).

Table 3-9. 60x Bus Output AC Timing Specifications See *Table 3-2* [on page 12](#page-11-0) for operating conditions.^{1, 5}

Notes:

1. All output specifications are measured from the VM of the rising edge of SYSCLK to the output signal level defined in [Figure 3-5 on](#page-19-0) [page 20](#page-19-0). Both input and output timings are measured at the pin. Timings are determined by design.

2. This minimum parameter assumes $CL = 0pF$.

3. t_{SYSCLK} is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration of the parameter in question.

- 4. Nominal precharge width for $\overline{\text{ARTRY}}$ is 1.0 t_{SYSCLK}.
- 5. Guaranteed by design and characterization, and not tested.
- 6. Output Valid timing increases as the V_{DD} in reduced. These values assumes V_{DD} minimum of 1.35V.
- 7. See *[Alternate I/O Timing For 3.3V Bus](#page-20-0)* on page 21

DD 2.X PowerPC 750FL RISC Microprocessor **Preliminary**

Figure 3-6. Output Timing Diagram for PowerPC 750FL RISC Microprocessor

Note: SYSCLK VM as defined in *[Section 3.2 Clock AC Specifications](#page-14-0)* on page 15. Output VM as defined in *[Section 3-5 Output Valid](#page-19-0) [Timing Definition](#page-19-0)* on page 20.

3.6 Alternate I/O Timing For 3.3V Bus

An alternate I/O timing specification may be used for dd2.3, where:

- OV_{DD} = $3.3V$ +/- 5% ,
- $V_{DD} = 1.45V + 50mV$, and
- T_j = -40⁰ C to 105⁰ C.
- All other recommended operating conditions are as per [Table 3-2](#page-11-0).

The following alternate I/O timing specifications may be used under the above conditions:

- 1. Consider $V_M = 1/2$ (OV_{DD}) for SYSCLK, input timing, and output timings.
- 2. Input hold (T11a) becomes 250 ns minimum for 3.3V. Output hold (T14) becomes 650 ns minimum for 3.3V.
- 3. All other timing specifications are unchanged.

3.6.1 IEEE 1149.1 AC Timing Specifications

The five JTAG signals are; TDI, TDO, TMS, TCK, and TRST. Unless otherwise noted, JTAG specifications are referenced to GND and OV_{DD} . The JTAG I/Os are powered by OV_{DD} .

Table 3-10. JTAG AC Timing Specifications (Independent of SYSCLK) See [Table 3-2 on page 12](#page-11-0) for operating conditions.

Notes:

1. TRST is an asynchronous level sensitive signal. Guaranteed by design.

2. Non-JTAG signal input timing with respect to TCK.

3. Non-JTAG signal output timing with respect to TCK.

4. Guaranteed by characterization and not tested.

5. Minimum specification guaranteed by characterization and not tested.

Figure 3-7. JTAG Clock Input Timing Diagram

Figure 3-8. TRST Timing Diagram

Figure 3-9. Boundary-Scan Timing Diagram

Figure 3-10. Test Access Port Timing Diagram

4. Dimensions and Signal Assignments

IBM offers a ceramic ball grid array (CBGA) which supports 292 balls for the 750FL package.

4.1 Module Substrate Decoupling Voltage Assignments

The on-board substrate voltage-to-ground assignments for the capacitor locations are shown in *[Figure 4-1](#page-23-3)*.

Figure 4-1. Module Substrate Decoupling Voltage Assignments

4.2 Package

Module mass is approximately 2.44 grams. Ball pitch is 1 mm. Ball diameter target is approximately 0.635 mm. JEDEC moisture sensitivity level is 3. For pad, line, via, and dogbone recommendations, ask for "Printed Wiring Board Tech For 1.0 mm Pitch Modules."

Note: Use A01 corner designation for correct placement. Use the five plated dots that form a right angle (\Box) to locate the A01 corner as shown in *[Figure 4-2 Mechanical Dimensions and Bottom Surface Nomenclature](#page-24-0) [of the Reduced Lead CBGA Package](#page-24-0)* on page 25.

Figure 4-2. Mechanical Dimensions and Bottom Surface Nomenclature of the Reduced Lead CBGA Package

4.3 Microprocessor Ball Placement

Figure 4-3. PowerPC 750FL Microprocessor Ball Placement

4.4 Pinout Listings

[Table 4-1](#page-26-0) contains the pinout listing for the 750FL CBGA package.

Table 4-1. Pinout Listing for the CBGA package

Signal Name	Pin Number	Active	Input/Output	Notes
A[0:31]	E20, E19, D20, C20, D19, C19, A20, E16, B20, E17, B18, A18, A17, A19, A16, B16, B10, B9, A9, B7, A7, D8, A5, B6, D7, D5, B5, B4, A4, A3, B3, E5.	High	Input/Output	
A1VDD	Y ₁₅			
A2VDD	Y16			
AACK	A8	Low	Input	
ABB	Y6	Low	Input/Output	
AGND	Y14			
AP[0:3]	D ₁₆ , D ₁₃ , A ₁₃ , B ₈	High	Input/Output	$\,6\,$
ARTRY	W7	Low	Input/Output	
\overline{BG}	W4	Low	Input	
BLANK	Y1, Y2			3
\overline{BR}	Y3	Low	Output	
BVSEL	W9		Input	$\overline{4}$
CHECKSTOP (CKSTP_OUT)	Y12	Low	Output	
\overline{CI}	T ₄	Low	Output	
CKSTP_IN	Y10	Low	Input	
CLK_OUT	T5	High	Output	
DBB	U7	Low	Input/Output	
DBDIS	A10	Low	Input	
DBG	Y5	Low	Input	
DBWO	A6	Low	Input	
DH[0:31]	W18, T17, Y20, Y19, W20, V19, U19, T16, T19, U20, V20, R19, N17, P17, R20, P20, N20, P19, M20, L20, M19, L19, K20, J19, K19, G20, H20, H17, H19, F19, G17, F20	High	Input/Output	
DL[0:31]	A2, A1, C2, E4, C1, E2, D2, E1, D1, F1, G2, F2, H2, H4, G1, K2, J2, K1, J1, L2, M2, L1, N2, N4, N1, P1, P4, P2, R2, R1, U2, T1	High	Input/Output	
DP[0:7]	T20, N19, J20, G19, B1, G4, H1, M1	High	Input/Output	6
DRTRY	W ₃	Low	Input	
GBL	W1	Low	Input/Output	

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.

2. O_V _{DD} inputs supply power to the Input/Output drivers and V_{DD} inputs supply power to the processor core.

3. These pins are reserved for potential future use.

4. BVSEL and L1_TSTCLK select the Input/Output voltage mode on the 60x bus (see *Section 5.7* [on page 50](#page-49-1)).

5. TCK must be tied high or low for normal machine operation.

6. Address and data parity should be left floating if unused in the design.

Table 4-1. Pinout Listing for the CBGA package (Continued)

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.

2. OV_{DD} inputs supply power to the Input/Output drivers and V_{DD} inputs supply power to the processor core.

3. These pins are reserved for potential future use.

4. BVSEL and L1_TSTCLK select the Input/Output voltage mode on the 60x bus (see *Section 5.7* on page 50).

5. TCK must be tied high or low for normal machine operation.

6. Address and data parity should be left floating if unused in the design.

Table 4-1. Pinout Listing for the CBGA package (Continued)

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.

2. $\textsf{OV}_{\textsf{DD}}$ inputs supply power to the Input/Output drivers and $\textsf{V}_{\textsf{DD}}$ inputs supply power to the processor core.

3. These pins are reserved for potential future use.

4. BVSEL and L1_TSTCLK select the Input/Output voltage mode on the 60x bus (see *Section 5.7* on page 50).

5. TCK must be tied high or low for normal machine operation.

6. Address and data parity should be left floating if unused in the design.

Table 4-2. Signal Locations

DD 2.X **Preliminary PowerPC 750FL RISC Microprocessor**

Table 4-2. Signal Locations (Continued)

U10 U11 V5 V8 V13 V16 W₂ W₁₉

5. System Design Information

This section provides electrical and thermal design recommendations for successful application of the 750FL. For more information, see the PowerPC FAQ, the PowerPC 750FL Errata list, any applicable PCNs, and the other PowerPC documentation and application notes in the PowerPC Technical Library on our web site.

5.1 PLL Considerations

The 750FL design includes two PLLs (PLL0 and PLL1), allowing the processor clock frequency to dynamically change between the PLL frequencies via software control. Use the bits in the HID1 register to specify:

- 1. The frequency range of each PLL
- 2. The clock multiplier for each PLL
- 3. External or internal control of PLL0
- 4. The selected PLL (which is the source of the processor clock at any given time)

For HID1 bit definitions, see the *PowerPC 750 FL User's Manual*.

Note: The PLL configuration must adhere to the supported frequency range as specified in this document and in the *IBM 750FL Datasheet Supplement for DD2.X Product Revisions*, for the minimum V_{DD} condition. Voltages (V_{DD}/AV_{DD}) should remain constant at all times.

At power-on reset, the HID1 register contains zeroes for all the non-read-only bits (bits 7 to 31). This configuration corresponds to the selection of PLL0 as the source of the processor clocks and selects the external configuration and range pins to control PLL0. The external configuration and range pin values are accessible to software using HID1 read-only bits 0-6. PLL1 is always controlled by its internal configuration and range bits. The HID1 setting associated with hard reset corresponds to a PLL1 configuration of clock off, and selection of the medium frequency range.

HRESET must be asserted during power up long enough for the PLL(s) to lock, and for the internal hardware to be reset. Once this timing is satisfied, HRESET can be negated. The processor now will proceed to execute instructions, clocked by PLL0 as configured via the external pins. The processor clock frequency can be modified from this initial setting in one of two ways. First, as with earlier designs, HRESET can be asserted, and the external configuration pins can be set to a new value. The machine state is lost in this process, and, as always, HRESET must be held asserted while the PLL relocks, and the internal state is reset. Second, the introduction of another PLL provides an alternative means of changing the processor clock frequency, which does not involve the loss of machine state nor a delay for PLL relock.

The following sequence can be used to change processor clock frequency.

Note: Assume PLL0 is currently the source for the processor clock.

- 1. Configure PLL1 to produce the desired clock frequency by setting HID1[PR1] and HID1[PC1] to the appropriate values.
- 2. Wait for PLL1 to lock. The lock time is the same for both PLLs and is provided in the hardware specification.
- 3. Set HID1[PS] to 1 to initiate the transition from PLL0 to PLL1 as the source of the processor clocks. From the time the HID1 register is updated to select the new PLL, the transition to the new clock frequency will complete within three (3) bus cycles. After the transition, the HID(PSS) bit indicates which PLL is in use.

After both PLLs are running and locked, the processor frequency can be toggled with very low latency. For example, when it is time to change back to the PLL0 frequency, there is no need to wait for PLL lock. HID1[PS] can be reset to 0, causing the processor clock source to transition from PLL1 back to PLL0. If PLL0 will not be needed for some time, it can be configured to be off while not in use. This is done by resetting the HID1[PC0] field to 0, and setting HID1[PI0] to 1. Turning the non-selected PLL off results in a modest power savings, but introduces added latency when changing frequency. If PLL0 is configured to be off, the procedure for switching to PLL0 as the selected PLL involves changing the configuration and range bits, waiting for lock, and then selecting PLL0, as described in the previous paragraph.

5.1.1 Restrictions and Considerations for PLL Configuration

Avoid the following when reconfiguring the PLLs:

- 1. The configuration and range bits in HID1 should only be modified for the non-selected PLL, since it will require time to lock before it can be used as the source for the processor clock.
- 2. The HID1[PI0] bit should only be modified when PLL0 is not selected.
- 3. Whenever one of the PLLs is reconfigured, it must not be selected as the active PLL until enough time has elapsed for the PLL to lock.
- 4. At all times, the frequency of the processor clock, as determined by the various configuration settings, must be within the specification range for the current operating conditions.
- 5. Never select a PLL that is in the 'off' configuration.

5.1.1.1 Configuration Restriction on Frequency Transitions

It is considered a programming error to switch from one PLL to the other when both are configured in a *half-cycle* multiplier mode. For example, with PLL0 configured in 9:2 mode (cfg = 01001) and PLL1 configured in 13:2 mode (cfg = 01101), changing the select bit (HID1[PS]) is not allowed. In cases where such a pairing of configurations is desired, an intermediate full-cycle configuration must be used between the two half-cycle modes. For example, with PLL0 at 9:2, PLL1, configured at 6:1 is selected, then PLL0 is reconfigured at 13:2, locked and selected.

5.1.2 PLL_RNG[0:1] Definitions for Dual PLL Operation

The dual PLLs on the 750FL are configured by the PLL_CFG[0:4] and PLL_RNG[0:1] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. The PLL range configuration, for dual PLL operation, for the 750FL is shown in the following table.

PLL_RNG[0:1]	PLL Frequency Range	
00	600 MHz and above	
10	Below 600 MHz	
01	Reserved	
11	Reserved	

Table 5-1. PLL_RNG [0:1] Definitions for Dual PLL Operation

5.1.3 PLL Configuration

PLL-CFG (*[Table 5-2](#page-34-1)*) must be set so that both SYSCLK and the core frequency are within the Clock AC Timing Specifications shown in *Table 3-7* [on page 15.](#page-14-1) In addition, the core frequency must not exceed the limit specified in the part number, and the system must meet the required specifications.

Notes:

1. The 2X- 2.5X Processor to Bus Ratios are currently not supported.

2. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.

The AC timing specifications given in the document do not apply in PLL-bypass mode.

3. In Clock-off mode, no clocking occurs inside the 750FL regardless of the SYSCLK input.

Table 5-2. 750FL Microprocessor PLL Configuration (Continued)

Notes:

1. The 2X- 2.5X Processor to Bus Ratios are currently not supported.

2. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use only.

The AC timing specifications given in the document do not apply in PLL-bypass mode.

3. In Clock-off mode, no clocking occurs inside the 750FL regardless of the SYSCLK input.

5.2 PLL Power Supply Filtering

The 750FL microprocessor has two separate AV_{DD} signals (A1 V_{DD} and A2 V_{DD}) which provide power to the clock generation phase-locked loops.

Most designs are expected to utilize a single PLL configuration mode throughout the application. These type of designs should use the default, $A1V_{DD}$ (PLL0) and tie the $A2V_{DD}$ (PLL1) signal to ground (AGND) through a 100 ohm resistor. This is shown in *Figure 5-1* [on page 38.](#page-37-0)

For designs planning to optimize power savings through dynamic switching between these dual PLL circuits, it is recommended, though not required, that each AV_{DD} have a separate voltage input and filter circuit.

To ensure stability of the internal clock, the power supplied to the AV_{DD} input signals should be filtered using a circuit similar to the one shown in *Figure 5-1* [on page 38.](#page-37-0) The circuit should be placed as close as possible to the AV_{DD} pin to ensure it filters out as much noise as possible.

For descriptions of the sample PLL power supply filtering circuits, see *[Table 5-3](#page-36-1)*.

Table 5-3. Sample PLL Power Supply Filtering Circuits

Notes:

1. Optional configurations are supported, though not recommended.

2. This circuit design can be used with the Dual PLL feature enabled, though optimum power savings may not be realized.

For additional information, see *[Figure 5-3 Dual PLL Power Supply Filter Circuits](#page-39-0)* on page 40.

3. This circuit design can be used with the Dual PLL feature enabled to optimize power savings.

Single PLL (A1VDD) Power Supply Filter Circuit (Recommended) Discrete Resistor Ferrite Bead1 2Ω 0 U U [●] A1VDD Pin \bullet A2VDD² Pin AV_{DD} Discrete Resistor $C1$ $C2$ (V_{DD}) 100 Ω \bullet AGND Pin¹ **Legend:** Item **Description/Value** Resistor 2Ω C1 0.1 µF, Ceramic C2 10.0 µF, Ceramic Ferrite Bead 30Ω (typical) - Murata BLM21P300S or similar **Note:** 1. Connected to ground without a filter. 2. Single PLL0 only.

Figure 5-1. Single PLL Power Supply Filter Circuit with A1V_{DD} Pin and A2V_{DD} Pin Tied to GND

Figure 5-2. PLL Power Supply Filter Circuit with Two AV_{DD} Pins and One Ferrite

Figure 5-3. Dual PLL Power Supply Filter Circuits

5.3 Decoupling Recommendations

Capacitor decoupling is required for the 750FL. Decoupling capacitors act to reduce high frequency chip switching noise and provide localized bulk charge storage to reduce major power surge effects.

High frequency decoupling capacitors should be located as close as possible to the processor with low lead inductance to the ground and voltage planes.

Decoupling capacitors are recommended on the back of the card, directly opposite the module. The recommended placement and number of decoupling capacitors, 34 V_{DD} -GND caps and 44 OV_{DD}-GND caps are described in *Figure 5-4 Orientation and Layout of the 750FX Decoupling Capacitors*. The recommended decoupling capacitor specifications are provided in *[Table 5-4 Recommended Decoupling Capacitor Specifi](#page-40-1)[cations](#page-40-1)*. The placement and usage described here are guidelines for decoupling capacitors and should be applied for system designs.

Table 5-4. Recommended Decoupling Capacitor Specifications

The decoupling capacitor electrodes are located directly opposite from their corresponding BGA pins where possible. Also, each electrode for each decoupling capacitor needs to be connected to one or more BGA pins (balls) with a short electrical path. Thus, through-vias adjacent to the decoupling capacitors are recommended.

The card designer can expand on the decoupling capacitor recommendations by doing the following:

- Adding additional decoupling capacitors If using additional decoupling capacitors, verify that these additional capacitors do not reduce the number of card vias or cause the vias to lose proximity to each capacitor electrode.
- Adding additional through-vias or blind-vias Card technologies are available that will reduce the inductance between the decoupling capacitor and the BGA pin (ball). Replacing single vias with multiple vias is very effective. Place GND vias close to V_{DD} or OV_{DD} vias to reduce loop inductance.

For more information on power layout and bypassing, see the IBM Application Note, "PowerPC 750FL Layout and Bypassing.

Figure 5-4. 750FL Pin Locations: OV_{DD}, V_{DD}, GND, and Signal Pins

Figure 5-5. Orientation and Layout of the 750FL Decoupling Capacitors

5.4 Output Buffer DC Impedance

The 750FL 60x drivers were characterized over various process, voltage, and temperature conditions. To measure Z_0 , an external resistor is connected to the chip pad, either to OV_{DD} or GND. Then the value of such resistor is varied until the pad voltage is $\text{OV}_{DD}/\text{2}$ (see [Figure 5-6\)](#page-43-1).

The output impedance is actually the average of two resistances: the resistance of the pull-up and the resistance of pull-down devices. When Data is held low, SW1 is closed (SW2 is open), and R_N is trimmed until Pad = $OV_{DD}/2$. R_N then becomes the resistance of the pull-down devices. When Data is held high, SW2 is closed (SW1 is open), and R_P is trimmed until Pad = $O_V_{DD}/2$. R_P then becomes the resistance of the pull-up devices. With a properly designed driver R_P and R_N are close to each other in value, then $Z_0 = (R_P + R_N)/2$.

[Table 5-5](#page-44-1) summarizes the driver impedance characteristics a designer uses to design a typical process.

Process	60x Impedance (Ω)	OV _{DD} (V)	Temperature $(^{\circ}C)$
Worst	50	1.70	105
Typical	44	1.80	65
Best	36	1.90	Ω
Worst	50	238	105
Typical	44	2.50	65
Best	36	2.63	Ω
Worst	65	3.14	105
Typical	50	3.30	65
Best	35	3.46	$\mathbf 0$

Table 5-5. Driver Impedance Characteristics

5.4.1 Input-Output Usage

[Table 5-6 Input-Output Usage](#page-45-0) provides details on the input-output usage of the PowerPC 750FL RISC Microprocessor signals. The *Usage Group* column refers to the general functional category of the signal.

In the PowerPC 750FL RISC Microprocessor, certain input-output signals have pullups and pulldowns, which may or may not be enabled. In *[Table 5-6](#page-45-0),* the *Input/Output with Internal Resistors* column defines which signals have these pullups or pulldowns and their active or inactive state. The *Level Protect* column defines which signals have the designated function added to their Input/Output cell. For more about Level Protection, see *[Section 5.5 Level Protection](#page-48-0)* on page 49.

Caution: This section is based on preliminary information and is subject to change.

Pull L2_TSTCLK and LSSD_MODE high for normal operation.

Pins shown as No Connect (NC) must not be connected.

Connect all GND pins to ground. Connect all V_{DD} and OV_{DD} pins to the appropriate supply.

Table 5-6. Input-Output Usage

Notes:

1. Depends on the system design. The electrical characteristics of the 750FL do not add additional constraints to the system design, so whatever is done with the net will depe ments.

2. HRESET, SRESET, and TRST are signals used for ESP and RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these 750FL RISC Microprocessor. (Refer to [Figure 5-7 on page 49](#page-48-1).)

3. The 750FL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs. Refer to [Level Protection on page 49](#page-48-0) for a more detailed

4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (Keepers assure no meta-stability of inp a level).

5. The 750FL does not require external pullups on address and data lines. Control lines must be treated individually.

DD 2.X **Preliminary PowerPC 750FL RISC Microprocessor**

Table 5-6. Input-Output Usage (Continued)

Notes:

1. Depends on the system design. The electrical characteristics of the 750FL do not add additional constraints to the system design, so whatever is done with the net will of ments.

2. HRESET, SRESET, and TRST are signals used for ESP and RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between th 750FL RISC Microprocessor. (Refer to Figure 5-7 on page 49.)

3. The 750FL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs. Refer to *Level Protection on page 49* for a more deta

4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (Keepers assure no meta-stability literation).
a level).

5. The 750FL does not require external pullups on address and data lines. Control lines must be treated individually.

Table 5-6. Input-Output Usage (Continued)

Notes:

1. Depends on the system design. The electrical characteristics of the 750FL do not add additional constraints to the system design, so whatever is done with the net will depe ments.

2. HRESET, SRESET, and TRST are signals used for ESP and RISCWatch to enable proper operation of the debuggers. Logical AND gates should be placed between these 750FL RISC Microprocessor. (Refer to Figure 5-7 on page 49.)

3. The 750FL provides protection from meta-stability on inputs through the use of a "keeper" circuit on specific inputs. Refer to Level Protection on page 49 for a more detailed

4. If a system design requires a signal level to be maintained while not being actively driven, an external resistor or device must be used (Keepers assure no meta-stability of inp a level).

5. The 750FL does not require external pullups on address and data lines. Control lines must be treated individually.

Figure 5-7. IBM RISCWatchTM JTAG to HRESET, TRST, and SRESET Signal Connector

5.5 Level Protection

A level protection feature is included in the PowerPC 750FL RISC Microprocessor. The level protection feature is available in the 1.8V, 2.5V, and 3.3V bus modes. This feature prevents ambiguous floating reference voltages by pulling the respective signal line to the last valid or nearest valid state.

For example, if the Input/Output voltage level is closer to OV_{DD} , the circuit pulls the I/O level to OV_{DD} If the I/O level is closer to GND, the I/O level is pulled low. This self-latching circuitry *keeps* the floating inputs defined and avoids meta-stability. In *[Table 5-6 Input-Output Usage](#page-45-0)* on page 46, these signals are defined as *keeper* in the *Level Protect* column.

Keepers are not intended to force a net to a particular state. The keeper supplies a small (100 μ A max.) amount of current, which is intended to help keep a net at the current logic state.

The level protect circuitry provides no additional leakage current to the signal I/O; however, some amount of current must be applied to the *keeper* node to overcome the level protection latch. This current is process dependent, but in no case is the current required over 100µA.

This feature allows the system designer to limit the number of resistors in the design and optimize placement and reduce costs.

Note: Having a level protection (keeper*)* on the associated signal I/O does not replace a pull-up or pull-down resistor that is needed by the 750FL or a separate device located on the 60x bus. The designer must supply any such resisters.

5.6 64 or 32-Bit Data Bus Mode

This mode selection varies for different design revision (DD) levels. For the 750FL DD2.X, mode setting is determined by the state of the mode signal, TLBISYNC, at the transition of HRESET from low to high. If TLBI-SYNC is **high** when HRESET transitions from active to inactive, 64-bit mode is selected. If TLBISYNC is **low** when HRESET transitions from active to inactive, 32-bit mode is selected.

Special Note: (Reduced pin out mode) To transition from a previous processor with reduced pin out mode, drive TLBISYNC appropriately, leave the DP(0..7) and AP(0..3) pins floating, and disable parity checking. The 750FL does not have APE and DPE pins.

5.7 I*I***O Voltage Mode Selection**

Selection between 1.8V, 2.5V, or 3.3V I/O modes is accomplished by using the BVSEL and L1_TSTCLK pins:

- If BVSEL = 1 and L1 TSTCLK = 0, then the 3.3V mode is enabled.
- If BVSEL = 1 and L1_TSTCLK = 1, then the 2.5V mode is enabled.
- If BVSEL = 0 and L1_TSTCLK = 1, then the 1.8V mode is enabled.

Note: Do not set BVSEL = 0 and L1_TSTCLK = 0 since it yields an INVALID MODE.

5.8 Thermal Management

This section provides thermal management information for the CBGA package for air cooled applications. Proper thermal control design is primarily dependent upon the system-level design; that is, the heat sink, air flow, and the thermal interface material. To reduce the die-junction temperature, heat sinks may be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package, mounting clip, or a screw assembly, see *[Figure 5-10 Package Exploded Cross-Sectional View with Several](#page-54-2) [Heat Sink Options](#page-54-2)* on page 55.

In general, a heat sink is required for all 750FL applications.

A design example is included in this section.

5.8.1 Heat Sink Selection Example

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$
T_{J} = T_{A} + T_{R} + (\theta_{JC} + \theta_{INT} + \theta_{SA}) \times P_{D}
$$

Where:

- T_J is the die-junction temperature T_A is the inlet cabinet ambient temperature T_R is the air temperature rise within the system cabinet θ_{JC} is the junction-to-case thermal resistance θ_{NT} is the thermal resistance of the thermal interface material
- θ_{SA} is the heat sink-to-ambient thermal resistance
- P_D is the power dissipated by the device

Typical die-junction temperatures (T_i) should be maintained less than the value specified in *Table 3-3 [Package Thermal Characteristics1](#page-11-1)* on page 12. The temperature of the air cooling the component greatly depends upon the ambient inlet air temperature and the air temperature rise within the computer cabinet. An electronic cabinet inlet-air temperature (T_A) may range from 30 to 40°C. The air temperature rise within a cabinet (T_R) may be in the range of 5 to 10°C. The thermal resistance of the interface material (θ_{INT}) is typically about 1°C/W. Assuming a T_A of 30°C, a T_R of 5°C, a CBGA package $\theta_{\text{JC}} = 0.03$, and a power dissipation (P_D) of 5.0 watts, the following expression for T_J is obtained.

Die-junction temperature: $T_J = 30^{\circ}\text{C} + 5^{\circ}\text{C} + (0.03^{\circ}\text{C/W} + 1.0^{\circ}\text{C/W} + \theta_{SA}) \times 5\text{W}$

For a Thermalloy heat sink #2328B, the heat sink-to-ambient thermal resistance (θ_{s_4}) versus air flow velocity is shown in *[Figure 5-8 Thermalloy #2328B Pin-Fin Heat Sink-to-Ambient Thermal Resistance vs.](#page-51-0) [Airflow Velocity](#page-51-0)* on page 52.

Assuming an air velocity of 0.5m/s, we have an effective θ_{SA} of 7°C/W, thus

 $T_{J} = 30^{\circ}\text{C} + 5^{\circ}\text{C} + (2.2^{\circ}\text{C/W} + 1.0^{\circ}\text{C/W} + 7^{\circ}\text{C/W}) \times 4.5\text{W}$,

resulting in a junction temperature of approximately 81°C which is well within the maximum operating temperature of the component.

Other heat sinks offered by Chip Coolers, IERC, Thermalloy, Aavid, and Wakefield Engineering offer different heat sink-to-ambient thermal resistances, and may or may not need air flow.

Though the junction-to-ambient and the heat sink-to-ambient thermal resistances are a common figure-of-merit used for comparing the thermal performance of various microelectronic packaging technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final chip-junction operating temperature is not only a function of the component-level thermal resistance, but the system-level design and its operating conditions. In addition to the component's power dissipation, a number of factors affect the final operating die-junction temperature. These factors might include air flow, board population (local heat flux of adjacent components), heat sink efficiency, heat sink attach, next-level interconnect technology, system air temperature rise, and so forth.

5.8.2 Internal Package Conduction

For the exposed-die packaging technology, shown in *[Table 3-3 Package Thermal Characteristics1](#page-11-1)* on [page 12](#page-11-1), the intrinsic conduction thermal resistance paths are as follows.

- Die junction-to-case thermal resistance (Primary thermal path)
- Die junction-to-lead thermal resistance (Not normally a significant thermal path)
- Die junction-to-ambient thermal resistance (Largely dependent on customer-supplied heatsink)

[Figure 5-9](#page-52-1) depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.

Heat generated on the active side (ball) of the chip is conducted through the silicon, then through the heat sink attach material (or thermal interface material), and finally to the heat sink; where it is removed by forcedair convection. Since the silicon thermal resistance is quite small, for a first-order analysis, the temperature drop in the silicon may be neglected. Thus, the heat sink attach material and the heat sink conduction/convective thermal resistances are the dominant terms.

The heat flow path from the die, through the chip-to-substrate balls, through the substrate, through the substrate-to-board balls, and through the board to ambient is usually too high of a resistance to offer much cooling. In addition, various factors make the heat flow through this path very difficult to accurately determine. Designers must not depend on cooling the 750FL using this means unless thermal modeling has been confidently completed.

5.8.3 Minimum Heat Sink Requirements

The worst-case power dissipation (PD) for the 750FL is shown in Table 3-5. A conservative thermal management design will provide sufficient cooling to maintain the junction temperature $(T₁)$ of the 750FL below 105C at maximum PD and worst-case ambient temperature and airflow conditions.

Many factors affect the 750FL power dissipation, including V_{DD} , T_{J} , core frequency, process factors, and the code that is running on the processor. In general, PD increases with increases in $T_{\rm J}$, V_{DD}, Fcore, process variables, and the number of instructions executed per second.

For various reasons, a designer may determine that the power dissipation of the 750FL in their application will be less than the maximum value shown in the Datasheet. Assuming a lower PD will result in a thermal management system with less cooling capacity than would be required for the maximum Datasheet PD. In this case, the designer may decide to determine the actual maximum 750FL PD in the particular application. Contact your IBM PowerPC FAE for more information.

In addition to the system factors that must be considered in a cooling system analysis, three things should be noted. First, 750FL PD rises as T_J increases, so it is most useful to measure PD while the 750FL junction temperature is at maximum. While not specified or guaranteed, this rise in PD with T_J is typically less than 1W per 10C. So regardless of other factors, the minimum cooling solution must have a maximum temperature rise of no more than 10C/W.

This minimum cooling solution is not generally achievable without a heat sink. A heat sink or heat spreader of some sort must always be used in 750FL applications.

Second, due to process variations, there can be a significant variation in the PD of individual 750FL devices. In addition, IBM will occasionally supply "downbinned" parts. These are faster parts that are shipped in lieu of the speed that was ordered. For example, some parts that are marked as 600MHz may actually run as fast as 700MHz. These 700MHz parts will dissipate more power at 600MHz than the 600MHz parts. So power dissipation analysis should be conducted using the fastest parts available.

Finally, regardless of methodology, IBM only supports system designs that successfully maintain the maximum junction temperature within Datasheet limits. IBM also supports designs that rely on the maximum PD values given in this Datasheet, and supply a cooling solution sufficient to dissipate that amount of power while keeping the maximum junction temperature below the maximum T_{J} .

5.8.4 Heat Sink Mounting

Table 5-8. Maximum Heatsink Weight Limit for the CBGA

5.8.5 Thermal Assist Unit

The thermal sensor in the Thermal Assist Unit (TAU) has not been characterized to determine the basic uncalibrated accuracy. The relationship between the actual junction temperature and the temperature indicated by THRM1 and THRM2 is not well known.

IBM recommends that the TAU in these devices be calibrated before use. Calibration methods are discussed in the IBM Application Note *Calibrating the Thermal Assist Unit in the IBM25PPC750L Processors*. Although this note was written for the 750L, the calibration methods discussed in this document also apply to the 750FL.

In rare cases, the basic error of the TAU may be so large that a useful calibration cannot be achieved.

5.8.6 Adhesives and Thermal Interface Materials

A thermal interface material is recommended at the package die-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by a spring clip mechanism, *[Figure 5-11](#page-55-1)* shows the thermal performance of three thin-sheet thermal-interface materials (silicon, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease, as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.

In this example, the heat sink is attached to the package by means of a spring clip to holes in the printedcircuit board (see *[Figure 5-10 Package Exploded Cross-Sectional View with Several Heat Sink Options](#page-54-2)* on [page 55](#page-54-2)). The synthetic grease offers the best thermal performance, considering the low interface pressure. The selection of any thermal interface material depends on many factors – thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, and so forth.

5.8.7 Thermal Interface and Adhesive Vendors

The board designer can choose between several types of thermal interfaces. Heat sink adhesive materials should be selected based upon high conductivity, yet adequate mechanical strength to meet equipment shock/vibration requirements. A partial list of vendors that advertise thermal interface materials for PowerPC devices is shown in *Table 5-9* [on page 57.](#page-56-1)

Table 5-9. 750FL Thermal Interface and Adhesive Materials Vendors

5.8.8 Heat Sink Vendors

The board designer can choose between several types of heat sinks to place on the 750FL. A partial list of vendors that advertise heat sinks for Power PC devices is shown in *[Table 5-10 A Partial Listing of 750FL](#page-57-1) [Heat Sink Vendors](#page-57-1)* on page 58.

Revision Log

