



Table of Contents

Page 1:	Cover Sheet (COVER.SCH)
Page 2:	Am186CC/CH/CH (AM186CC.SCH)
Page 3:	Configuration (CONFIGURATION.SCH)
Page 4:	Memory 1: DRAM/ FLASH (MEMORY1.SCH)
Page 5:	Memory 2: SRAM/ROM (MEMORY2.SCH)
Page 6:	HDLC Interface (Page 1) (HDLC1.SCH)
Page 7:	HDLC Interface (Page 2) (HDLC2.SCH)
Page 8:	HDLC Interface (Page 3) (HDLC3.SCH)
Page 9:	UART (UART.SCH)
Page 10:	USB (USB.SCH)
Page 11:	Debug Connectors (DEBUG/DAQ.SCH)
Page 12:	186 Exp., and TIP Connectors (186EXP/TIB.SCH)
Page 13:	Daughter Card Connectors (DAUGHTER.SCH)
Page 14:	Power Supply (POWER.SCH)
Page 15:	Miscellaneous (MISC.SCH)

Am186CC/CH/CU Customer Development Platform Schematics

Main Board


Rev 1.0: Original design


Rev 1.1: TMR0[PIO28] changed to SRDY[PIO35].
Nets on DS34C86T's changed.
Pull-ups and pull-downs added to MACH.
Pinouts corrected on diode and MOSFET on USB page.
RXDC[PIO42] changed from TMRINO[PIO27].
5V power changed to a switching regulator.
Fuse changed to 2A.
Pinouts corrected on diode and flyback transformer on power page.

Rev 2.0: Sheet 2: Add series terminators in 0603 package.
Removed TP1, TP4 and TP5.
Sheet 3: Removed C42, C45, C48, C52, R106 and removed CAP TH-2 drawing.
Changed R32 to C123.
Updated tables and noted.
Removed R38-R44.
Sheet 4: Changed JP7 to 2x2 removing FLASHCS#.
Removed R30, R31, R36, R37.
Sheet 5: Changed JP4 & JP5 to JP18 & JP13, respectively.
Sheet 6: Changed HDLC DCE LED's circuit.
Changed LED part drawing.
Changed label for C1.
Sheet 7: Changed HDLC DCE LED's circuit.
Changed LED part drawing.
Changed label for C6.
Sheet 8: Modified tables.
Added series terminators.
Sheet 9: Changed UART LED's circuit.
Added series resistance to UART.
Changed capacitors to 1000pf.
Changed label for C21.
Sheet 10: Replaced U21 with TN0200T
Added 100K Pull-down to USB detect circuit.
Changed USB LED to PIO8 (ARDY).
Removed C46 and C47.
Added unpopulated 0 Ohm resistors to USB lines from transceiver.
Modified LED part drawing.
Sheet 11: Corrected picture to reflect analyzer configuration.
Sheet 12: Removed R45 & R48.
Removed P29 and fixed illustration.

Rev 2.0: Sheet 13: Added net to VCC5 at P31, pin 55 for 186SEL.
Changed TIPSEL to ENETAEN on P31.
Changed SWIRQ to SHIRQ on P31.
Removed ARDYP on P31.
Removed TIP IRQ Jumpers and replace with 0 Ohm resistors.
Sheet 14: Changed fuse part specification.
Moved C64 and C65 and changed C65 to 0.01uF.
Changed U26 to a different part.
Changed C59 and C119 to 10uF, Y5V, 1210, 25V.
Changed C63 to two 330uF, E-CASE, 10V caps.
Changed C120 to three 330uF, E-CASE, 10V caps.
Sheet 15: Added 10K resistor to Sw6, pin 1 for DCE Multidrop Mode.
Removed RXDHU from SW2.
Rearranged connections to SW2.

Rev 2.1: Sheet 3: Added UCSX8# pinstrap control
Sheet 9: Changed RS232 DCE UART transceivers circuitry to support full flow control
Sheet 10: Changed USB attach/detach circuit
Sheet 13: Changed TIP ethernet chip select
Added ARDY to TIP connector

		(C) Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Am186CC Customer Dev. Platform (Main Board)		
Size 16x125	Schematic Sheet Name COVER.SCH	Rev 2.1
Date: Tuesday, March 30, 1999	Sheet	1 of 15



These are series terminators used between the Am186CC and the Flash, SOJ SRAM, DRAM, 186 Expansion Interface, and TIP Interface.

These are series terminators used between the Am186CC address bus and the SRAM/ROM-ICE sockets to provide isolation from the other local data address routing.

These are series terminators used between the Am186CC and the Flash, SOJ SRAM, DRAM, 186 Expansion Interface, and TIP Interface.

These are series terminators used between the Am186CC data bus and the SRAM/ROM-ICE sockets to provide isolation from the other local data bus routing.

Am186CC

(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name
 Am186CC Customer Dev. Platform (Main Board) - Am186CC

Size	Schematic Sheet Name	Rev
16x125	AM186CC.SCH	2.1

Date: Friday, February 05, 1999 Sheet 2 of 15

Pinstrap Configuration

NOTE: Pinstraps default high. Set switch to 'ON' position to enable alternate pinstrap function.


Rev. 2.0: Removed 0 Ohm resistors.

CPU PLL CLK MODES

CPUCLKS1	CPUCLKS2	CPU PLL MODE
1	1	2X PLL (DEFAULT)
1	0	4X PLL
0	1	1X PLL
0	0	PLL BYPASS

Rev. 2.0: Removed 0 Ohm resistors.

Rev. 2.0: Removed 0 Ohm resistors.




USB PLL CLK MODES

USBCLSK1	USBCLSK2	USB PLL MODE
1	1	USE CPU CLK, USB PLL
1	0	4X PLL
0	1	2X PLL



Rev. 2.0: Added tristate circuit to allow x8 Boot width and MCS0# to work correctly.

Rev. 2.0: Removed PLL Bypass

CPU CLK




UART CLK



NOTE: Populate oscillator or crystal. Capacitors populated only when the crystal is used.


USB CLK



NOTE: If CPU Clock is used as USB Clock, C44 should be populated with a 1K resistor.

Reset Configuration

NOTE: Used to define daughter board options.




CPU and USB Clocking Options


Clock	1x	2x	4x	PLL Bypass	Oscillator
CPU Clock	16-40MHz	8-25MHz	8-12.5MHz	0-24MHz	0-24MHz
USB Clock	X	24MHz	12MHz	X	X
Shared CPU / USB Clock	X	24MHz	12MHz	X	X
High Speed / Low Speed	X	X	X	X	0-50MHz
UART Clock					

HDLC / UART SHUTDOWN

NOTE: To disable all HDLC and UART transceivers set all switches to 'ON'.



Reset Circuit




(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name
 Am186CC Customer Dev. Platform (Main Board) - Configuration

Size 16x125	Schematic Sheet Name CONFIGURATION.SCH	Rev 2.1
----------------	---	------------

Date: Friday, February 05, 1999 Sheet 3 of 15



NOTE: Populate R90 and depopulate R89 if using SRAM rather than DRAM as main system memory.

Rev. 1.1: Removed SDRAM device and added SRAM device.

NOTE: Populate R93 and depopulate R92 if using PIO35 to bank into the lower 512K of Flash.

NOTE: Populate one resistor to provide 3V or the other to provide 5V to DRAM and FLASH.

NOTE: Switch FLASH between x8 and x16



(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name: Am186CC Customer Dev. Platform (Main Board) - Memory 1: DRAM/FLASH

Size: 16x125	Schematic Sheet Name: MEMORY1.SCH	Rev: 2.1
--------------	-----------------------------------	----------


Date: Wednesday, June 02, 1999 Sheet 4 of 15







x8 / x16 SRAM Device, ROM ICE




Rev. 2.0: f JP10 JP11

	P1SEL	P2SEL	P29LB	P29HB	P30SEL	P31SEL
SRAM 128Kx8	NC	7-8	9-10	3-4	7-8	9-10
128Kx16	NC	5-6	9-10	3-4	7-8	9-10
512Kx8	3-4	7-8	9-10	3-4	5-6	9-10
512Kx16	1-2	5-6	9-10	3-4	5-6	9-10
ROM 128Kx16	NC	5-6	11-12	1-2	NC	NC
512Kx16	NC	5-6	11-12	1-2	5-6	11-12







RS-422 TRANSCEIVERS




SOT-23 Top View




RS-530 PORT C



RS-530 PORT D






DCE/PCM CLOCK SOURCE

BD CLK SOURCE		DCE	
		TCLK	RCLK
CDP	CDP	1-2	3-4
CDP	REMOTE	1-2	7-8
REMOTE	CDP	5-6	3-4
REMOTE	REMOTE	5-6	7-8




Rev 2.0: Change made to table.

Rev 2.0: Change made to table.






- U11**
- CLK0 18 I/CLK1
 - CLK1 13 I/CLK0
 - IO62 MODE0 31 (11)
 - MODE1 55 (11)
 - IO40 MODE2 19 (11)
 - IO21 MODE3 84 (11)
 - FRAME0 24 (11)
 - FRAME1 31 (11)
 - FRAME2 36 (11)
 - FREQ0 8 (11)
 - FREQ1 19 (11)
 - FREQ2 37 (11)
 - IO47 HDLCAEN 94
 - IO1 HDLCBEN 94
 - IO7 HDLCCEN 100
 - IO23 HDLCDEN 26

- M4-128/64-15YC**
- IO2 95
 - IO3 96
 - IO4 98
 - IO5 98
 - IO6 99
 - IO8 5
 - IO9 6
 - IO10 9
 - IO12 9
 - IO13 10
 - IO14 11
 - IO15 12
 - IO17 20
 - IO18 21
 - IO19 22
 - IO20 23
 - IO22 33
 - IO26 33
 - IO31 43
 - IO32 44
 - IO33 45
 - IO34 45
 - IO35 46
 - IO36 47
 - IO37 48
 - IO38 49
 - IO39 50
 - VCC 14
 - VCC 15
 - VCC 39
 - VCC 40
 - VCC 41
 - VCC 42
 - VCC 64
 - VCC 65
 - VCC 89
 - VCC 92




CTS# (PIO44) and RTRC# (PIO45) can be used to provide HSUART hardware flow control in case CTS# is needed as its TSC# alternate function.




NOTE: PIO's may be used as additional hardware flow control signals for the high or low speed RS232 port if needed. These are defined as:
 PIO0 - DCD
 PIO1 - DTR
 PIO27 - RI
 PIO28 - DSR



High Speed UART



NOTE: SIPEX XCVR'S HAVE 400K PULLUPS ON DRIVER INPUTS AND 5K PULLDOWNS ON RECEIVER INPUTS



Low Speed UART



(C) Advanced Micro Devices, Inc. (800) 222-9323

5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved


Design Name
Am186CC Customer Dev. Platform (Main Board) - High Speed UART

Size 16x125	Schematic Sheet Name UART.SCH	Rev 2.1
----------------	----------------------------------	------------

Date: Thursday, February 11, 1999 Sheet 9 of 15

Am186CC USB Attach/Detach


Attach: 1) Am186CC polls RXDCP [PIO42] for high edge to determine when VCCusb becomes active.
 2) Am186CC drives TXDCP [PIO43] for LDO enable high after VCCusb presence detected.
 Detach: 1) VCCusb goes away: Am186CC polls RXDCP [PIO42] for low edge.
 2) Am186CC tristates USB+/D-.
 3) Am186CC VCC goes away: Q1 isolates VCCusb from RXDCP [PIO42].

















NOTE: NEED TO SWITCH PIO OFF WHEN PIO TESTING

USB Transceiver Population Option

Internal	External
R28	R33
R29	R34
	R231
	R232



(C) Advanced Micro Devices, Inc. (800) 222-9323 5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Am186CC Customer Dev. Platform (Main Board) - USB Transceiver		
Size 16x125	Schematic Sheet Name USB.SCH	Rev 2.1
Date: Thursday, February 11, 1999		
Sheet		10 of 15




(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name
 Am186CC Customer Dev. Platform (Main Board) - DEBUG/DAQ

Size 16x125	Schematic Sheet Name DEBUG/DAQ.SCH	Rev 2.1
----------------	---------------------------------------	------------

Date: Friday, February 05, 1999 Sheet 11 of 15

186 Local Bus Interface



Rev. 1.1 Part changed
 flipping the pin names
 (C names moved to
 right side and D name
 moved to left side).

Rev. 2.0


(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name
 Am186CC Customer Dev. Platform (Main Board) - 186 Local Bus Interface

Size 16x125	Schematic Sheet Name 186EXP.SCH	Rev 2.1
Date: Friday, February 05, 1999	Sheet 12 of 15	


Module Connectors

Tip Conn.



NOTE: MAD7 High during reset indicates TIP is present.
Rev. 2.0

NOTE: ROUTES TIP IRQ'S TO Am186CC/CH/CU






- NOTE:
- (1) SHIRO is all IRQ's logically OR'ed on TIP and configured as level triggered high.
 - (2) MAD7 is TIP present indicator in RESCON register.
 - (3) PCS3# is the TIP ethernet chip select.
 - (4) S2# is the MEM/IO cycle detect to TIP.

(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved




Design Name
 Am186CC Customer Dev. Platform (Main Board) - Module and TIP Connectors

Size 16x125	Schematic Sheet Name MODULE/TIP.SCH	Rev 2.1
----------------	--	------------

Date: Wednesday, June 02, 1999 Sheet 13 of 15




Rev. 1.1: Power changed to a switching regulator.



MULTIDROP SWITCH





NOTE: SET SWITCH ON WHEN USING MULTIDROP MODE (THE RS422 TRANSCEIVERS WILL BE REMOVED IN THIS MODE)

Default
 SW1: OFF
 SW4: OFF
 SW5: OFF
 SW6: OFF



PIO ISOLATION SWITCH

NOTE: TURN SWITCH TO OFF POSITION IF PIO ISOLATION IS DESIRED.



Rev. 2.1: Changed Part









Table of Contents


Page 1:	Cover Sheet (COVER.SCH)
Page 2:	Main Board Connectors (CONNECTOR.SCH)
Page 3:	Ethernet Page 1 (ETHERNET1.SCH)
Page 4:	Ethernet Page 2 (ETHERNET2.SCH)
Page 5:	ISDN S Interface (ISDN_S.SCH)
Page 6:	ISDN U Interface (ISDN_U.SCH)
Page 7:	RSLIC Page 1 (POTS_RSLIC1.SCH)
Page 8:	RSLIC Page 2 (POTS_RSLIC2.SCH)
Page 9:	DSLAC (POTS_DSLAC.SCH)
Page 10:	Miscellaneous (MISC.SCH)


Am186CC/CH/CU Customer Development Platform Schematics

Router/ISDN Development Module


- Rev 1.0:** Original design
- Rev 2.0:**
- Sheet 2: Change buffer control
 - Sheet 4: Change Packet SRAM to 64Kx16
Change PAL routing for Ethernet and Buffer control
Add Ethernet LED0 and delete LED2
 - Sheet 5: Correct S/T interface RJ45 pinout
Add S/T protection circuitry
Change S/T transceiver to 16-bit addressing
Remove ISDN diagnostic LED
 - Sheet 6: Add S/T interface names to U transceiver
 - Sheet 9: Add Time Slot Control buffering
- Rev 2.1:**
- Sheet 3: Change data buffer control
Added RING_IN PIO's thru buffer
 - Sheet 5: Change PAL for DTMF and Data Buffer control
Changed Packet SRAM select circuitry
 - Sheet 6: Change S/T Interrupt to INT6
 - Sheet 10: Added DSLAC clocking jumper select
Swapped DTMF data bit order

		(C) Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Router/ISDN Development Module - Cover Page		
Size 16x125	Schematic Sheet Name COVER.SCH	Rev 2.1
Date: Friday, June 04, 1999		Sheet 1 of 11







Rev. 2.0: Changed connections here.



Rev. 2.0: Changed connections here.






Rev. 2.0: Changed connections here.





HDLC Channel D is used if the Am186CC is required to communicate directly across the PCM bus with the DSLAC. The HDLC Channel A TXD is connected to the Channel D RXD and vice-versa, the Clock and Frame Sync is derived from Channel A source

WARNING: If HDLC Channel D is used, the Low speed UART is unavailable

(C) Advanced Micro Devices, Inc. (800) 222-9323 5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Router/ISDN Development Module - Main Board Connectors		
Size 16x125	Schematic Sheet Name CONNECTOR.SCH	Rev 2.1
Date: Monday, May 31, 1999	Sheet	3 of 11



PCNetISA SRAM - Packet Buffer
64K x 16



Rev. 2.0: Changed two 32Kx8 parts to one 64Kx16 part.

PAL DESCRIPTION

BHLDA# = HLDA + MASTER#;

BHLDA# is an inverted HLDA and must remain active while MASTER is asserted (If DRAM is used as main system memory, the 186CC will deassert HLDA when requesting a refresh).

SBHE# = BHE + DBHE;
(ENABLED_BY /MASTER#)

SBHE# is an output which is delayed to extend after the rising edge of the command when 186CC has bus, and is an input which drives BHE# when PCNETISA has the bus. It is clocked by CLKOUT.

DBUFG = [PCS1 + PCS2 + PCS4 + PCS5]
+ [MASTER * SRAMCS * MAIN]
+ [/MASTER * SRAMCS * /MAIN]

DBUFG enables the gate of the tristate data buffer only when data is being transferred between the CDP main and module.

DBUFDIR# = MASTER * BWR
+ /MASTER * BRD

DBUFDIR# points the data buffer towards the 186CC on reads from PCNETISA and 79C32 when the 186CC has the bus and during PCNETISA writes when PCNETISA has the bus.

BSCLK = SCLK;
(ENABLED_BY PIO38)

BSCLK is the 186CC SCLK which is controlled by PIO38 to tristate BSCLK when the T7256 is not being accessed.

SRAMCS# = 1
(ENABLED_BY /MASTER#)


SRAMCS# is ACTIVE when PCNETISA has bus.

BHE#
(ENABLED_BY MASTER#)

BHE# is a gated SBHE# output from PCNETISA.


RESET# = RESOUT

RESET# is an inverted RESOUT.



Rev. 2.0: Removed BHE#.

Grayhill 76SD01




(C) Advanced Micro Devices, Inc. (800) 222-9323 5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Router/ISDN Development Module - Ethernet Page 2		
Size 16x125	Schematic Sheet Name ETHERNET2.SCH	Rev 2.1
Date: Monday, May 31, 1999		
Sheet		5 of 11



Layout Note:
79C32 is a single substrate device.
Separate Vcc plane for this area,
connected to System Vcc through single
point. See Bypass Cap below for bulk
capacitance.

AM79C32 - ISDN S Interface

Layout Note:
Keepout Area, No Power or GND planes
Signal Trace = 20 mils, route all traces
on top signal layer






Rev 2.0: Added caps and corrected pinout



BCLK_C32 (9)
MCLK_C32 (9)

MCLK_C32 drives MCLK_DSLAC when ISDN S Interface is functional. Alternate source for MCLK_DSLAC is T7237/U Interface.
Note - MCLK_C32 is controlled by the PAL22V10



(C) Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved


Design Name
Router/ISDN Development Module - ISDN S Interface

Size 16x125	Schematic Sheet Name ISDN_S_SCH	Rev 2.1
----------------	------------------------------------	------------

Date: Monday, May 31, 1999 Sheet 6 of 11

Rev 2.0: Removed ISDN DIAG LED

U Interface





BSCCLK - From PAL22v10. PIO38 is used to tri-state (with pull-up) SCLK when T7237 is not accessed by 186CC.

CLK_U drives MCLK_DSLAC when ISDN U Interface is functional. Alternate source for MCLK_DSLAC is the 79C32/U Interface. Note - MCLK_C32 is controlled by the PAL22v10.

Layout Note:
 Keepout Area, No Power or GND planes
 Signal Trace = 20 mils, route all traces on top signal layer

Width of Tip and Ring traces should be 50 mils



NOTE: VCCA is isolated from VCC5 plane. Connect at single point.





(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved



Design Name
 Am186CC ISDN Terminal Adapter (Reference Design) - ISDN U Interface

Size 16x125	Schematic Sheet Name ISDN_U_SCH	Rev 2.1
----------------	------------------------------------	------------

Date: Monday, May 31, 1999 Sheet 7 of 11






NOTE: VSSCP and VSSAP 50 mil traces connected to GND plane at single point.
No VCC or GND plane in this area.
M70V is a 50 mil trace.
M24V is a 50 mil trace.
M5V is a 50 mil trace.
VCCAP is a 50 mil trace connected to VCC5 at a single point.



NOTE: VSSCP and VSSAP 50 mil traces connected to GND plane at single point.
 No VCC or GND plane in this area.
 M70V is a 50 mil trace.
 M24V is a 50 mil trace.
 M5V is a 50 mil trace.
 VCCAP is a 50 mil trace connected to VCC5 at a single point.



(C) Advanced Micro Devices, Inc. (800) 222-9323 5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved		
Design Name Am186CC ISDN Terminal Adapter (Reference Design) - RSLIC Page 2		
Size 16x125	Schematic Sheet Name POTS_RSLIC2.SCH	Rev 2.1
Date: Monday, May 31, 1999	Sheet 9 of 11	





U24 PAL DESCRIPTION

DTMF2OE = PCS5: DTMF2OE is an inverted PCS5#/PIO2 used for DTMF OE.



DTMF1OE = PCS4: DTMF1OE is an inverted PCS5#/PIO2 used for DTMF OE.

TXDA = CCTXDA: TXDA is the Am186CC TXDA output when the DSLAC is NOT transmitting on the PCM bus. This is needed in case the HDLC TSA's are configured in muxed mode and a POTS line is needed. The Am186CC TXDA output will be tristated when the POTS interface is transmitting.

RXDA = TXDD: RXDA is the Am186CC TXDD output when PCM channel D is transmitting. This is used if the Am186CC is required to transmit data to the DSLAC.



DSLAC Clocking Options Mode	PCLK_DS	FS_DS	MCLK_DS
S/T SBP	5-6	9-10	1-2
S/T SBP with CLK Sync	1-2	9-10	3-4
S/T IOM-2 with GCI/PCM Conv.	7-8	11-12	3-4
S/T IOM-2	3-4	9-10	1-2
S/T IOM-2 with CLK Sync	1-2	9-10	3-4
U PCM	5-6	9-10	5-6



U20 is used to define the clocking used for the DSLAC device. The DSLAC is a PCM device only and may require clocking modifications for PCLK, FS, and MCLK, if PCLK is asynchronous to MCLK. Clocking options provided allow synchronous and asynchronous clocking based on clock masters running in PCM and GCI mode.

Options include:


- 1) GCI master - Use BCLK, FS, and MCLK outputs from master device.
- 2) GCI master - Use PAL to derive correct timing from GCI master for MCLK and PCLK. FS is a direct connection from GCI master.
- 3) GCI/PCM conversion - PCLK and FS are generated from the CLKC and FS_C32 outputs from the Am186CC device.
- 4) PCM master - PCLK and FS are a direct connection from the PCM master device.

(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved


Design Name: Am186CC ISDN Terminal Adapter (Reference Design) - DSLAC

Size: 16x125 Schematic Sheet Name: POTS_DSLAC.SCH Rev: 2.1

Date: Monday, May 31, 1999 Sheet: 10 of 11



LNB Connection



If using the external LNB board to interface to a SLAC device, all connections on JP2 and JP3 must be removed.

PIO RESOURCE ASSIGNMENTS

PIO	SIGNAL	FUNCTIONALITY
PIO18	RTRA	LED ISDN B1
PIO39	RTR_B#	LED ISDN B2
PIO32	PCS6#	LED ISDN D
PIO17	CTSA#	CE FOR DSLAC
PIO38	CTS_B	T7256 SCLK CNTL
PIO40	RCLK_B	POTS LINE 1 RINGING SIGNAL
PIO41	TCLK_B	POTS LINE 2 RINGING SIGNAL

CHIP SELECT ASSIGNMENTS

CHIP SELECTS	DEVICE	INTERFACE
MCS0#	SRAM	16 BIT
PCS1#	79C32	16 BIT
PCS2#	PCNetISA II	8 BIT
PCS4#	DTMF1 OE	8 BIT
PCS5#	DTMF2 OE	8 BIT

INTERRUPT ASSIGNMENTS

INTERRUPT	DEVICE	POLARITY
INT2	T7256	ACTIVE LOW EDGE
INT3	PCNetISA II	ACTIVE HIGH EDGE
INT6	79C32	ACTIVE LOW EDGE

(C) Advanced Micro Devices, Inc. (800) 222-9323
 5204 E. Ben White Blvd.
 Austin, TX 78741
 AMD Proprietary/All Rights Reserved

Design Name
 Router/ISDN Development Module - Miscellaneous

Size 16x125	Schematic Sheet Name MISC.SCH	Rev 2.1
----------------	----------------------------------	------------

Date: Monday, May 31, 1999 Sheet 11 of 11