

**Am186™ ER and Am188™ ER  
Microcontrollers  
User's Manual**

---

© 1998 Advanced Micro Devices, Inc. All rights reserved.

Advanced Micro Devices, Inc. ("AMD") reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication.

This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD products are not authorized for use as critical components in life support devices or systems without AMD's written approval. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products except as provided in AMD's Terms and Conditions of Sale for such products.

### **Trademarks**

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am386 and Am486 are registered trademarks, and Am186, Am188, E86, K86, and Élan are trademarks of Advanced Micro Devices, Inc.

FusionE86 is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

---

---

## **IF YOU HAVE QUESTIONS, WE'RE HERE TO HELP YOU.**

### **Customer Service**

The AMD customer service network includes U.S. offices, international offices, and a customer training center. Expert technical assistance is available from the worldwide staff of AMD field application engineers and factory support staff to answer E86™ family hardware and software development questions.

### **Hotline and World Wide Web Support**

For answers to technical questions, AMD provides a toll-free number for direct access to our corporate applications hotline. Also available is the AMD World Wide Web home page and FTP site, which provides the latest E86 family product information, including technical information and data on upcoming product releases.

For technical support questions on all E86 products, send E-mail to [lpd.support@amd.com](mailto:lpd.support@amd.com).

### **Corporate Applications Hotline**

800-222-9323 toll-free for U.S. and Canada

44-(0)-1276-803-299 U.K. and Europe hotline

### **World Wide Web Home Page and FTP Site**

To access the AMD home page go to <http://www.amd.com>.

To download documents and software, ftp to <ftp://ftp.amd.com> and log on as anonymous using your E-mail address as a password. Or via your web browser, go to <ftp://ftp.amd.com>.

Questions, requests, and input concerning AMD's WWW pages can be sent via E-mail to [webmaster@amd.com](mailto:webmaster@amd.com).

### **Documentation and Literature**

Free E86 family information such as data books, user's manuals, data sheets, application notes, the FusionE86<sup>SM</sup> Partner Solutions Catalog, and other literature is available with a simple phone call. Internationally, contact your local AMD sales office for complete E86 family literature.

### **Literature Ordering**

800-222-9323 toll-free for U.S. and Canada

512-602-5651 direct dial worldwide

512-602-7639 fax





# Am186™ER and Am188™ER Microcontrollers

## User's Manual

This document amends the *Am186™ER and Am188™ER Microcontrollers User's Manual* (order #21684B).

This amendment consists of one documentation change affecting the hardware watchdog timer on reset. The documentation should state the following:

- The Am186ER and Am188ER hardware watchdog timer is *inactive* after reset.

Table 1 lists the documentation changes.

**Table 1. Corrections to the *Am186™ER and Am188™ER Microcontrollers User's Manual*, Rev. B**

Subheading	Page	Original Text	Change To
8.1 OVERVIEW	8-1	The WDT is active after reset.	The WDT is inactive after reset.
	8-1	After reset, the WDT is enabled and the timeout period is set to its maximum value.	[Delete sentence.]
8.1.1 Watchdog Timer Control Register (WDTCON, Offset E6h)	8-1	The watchdog timer is enabled out of reset and configured to system reset mode with a maximum timeout count.	[Delete sentence.]
	8-1	<b>Note:</b> <i>The Watchdog Timer (WDT) is active after reset.</i>	<b>Note:</b> <i>The Am186ER and Am188ER hardware watchdog timer is inactive after reset.</i>
	8-2	The value of the WDTCON Register at reset is C080h.	The value of the WDTCON Register at reset is 4080h.
	8-2	This bit is 1 after processor reset. [This sentence is in the <b>Bit 15: Watchdog Timer Enable (ENA)</b> description.]	This bit is 0 after processor reset.

# TABLE OF CONTENTS

<b>PREFACE</b>	<b>INTRODUCTION AND OVERVIEW</b>	
	Design Philosophy . . . . .	xiii
	Purpose of this Manual . . . . .	xiii
	Intended Audience . . . . .	xiii
	User's Manual Overview . . . . .	xiii
	AMD Documentation . . . . .	xiv
<b>CHAPTER 1</b>	<b>FEATURES AND PERFORMANCE</b>	
	1.1 Key Features and Benefits . . . . .	1-1
	1.2 Distinctive Characteristics . . . . .	1-2
	1.3 Application Considerations . . . . .	1-6
	1.3.1 Clock Generation . . . . .	1-6
	1.3.2 Memory Interface . . . . .	1-7
	1.3.3 Serial Communications Port . . . . .	1-7
	1.4 Third-Party Development Support Products . . . . .	1-8
<b>CHAPTER 2</b>	<b>PROGRAMMING</b>	
	2.1 Register Set . . . . .	2-1
	2.1.1 Processor Status Flags Register . . . . .	2-2
	2.2 Memory Organization and Address Generation . . . . .	2-3
	2.3 I/O Space . . . . .	2-4
	2.4 Instruction Set . . . . .	2-4
	2.5 Segments . . . . .	2-8
	2.6 Data Types . . . . .	2-8
	2.7 Addressing Modes . . . . .	2-10
<b>CHAPTER 3</b>	<b>SYSTEM OVERVIEW</b>	
	3.1 Pin Descriptions . . . . .	3-1
	3.1.1 Pins That Are Used by Emulators . . . . .	3-17
	3.2 Bus Operation . . . . .	3-18
	3.3 Bus Interface Unit . . . . .	3-21
	3.3.1 Nonmultiplexed Address Bus . . . . .	3-21
	3.3.2 Byte Write Enables . . . . .	3-21
	3.3.3 Pseudo Static RAM (PSRAM) Support . . . . .	3-21
	3.4 Clock and Power Management Unit . . . . .	3-23
	3.4.1 Phase-Locked Loop (PLL) . . . . .	3-23
	3.4.2 Crystal-Driven Clock Source . . . . .	3-24
	3.4.3 External Source Clock . . . . .	3-24
	3.4.4 System Clocks . . . . .	3-25
	3.4.5 Power-Save Operation . . . . .	3-25
<b>CHAPTER 4</b>	<b>PERIPHERAL CONTROL BLOCK</b>	
	4.1 Overview . . . . .	4-1
	4.1.1 Peripheral Control Block Relocation Register (RELREG, Offset FEh) . . . . .	4-4
	4.1.2 Reset Configuration Register (RESCON, Offset F6h) . . . . .	4-5
	4.1.3 Processor Release Level Register (PRL, Offset F4h) . . . . .	4-6
	4.1.4 Power-Save Control Register (PDCON, Offset F0h) . . . . .	4-7
	4.2 Initialization and Processor Reset . . . . .	4-8

<b>CHAPTER 5</b>	<b>CHIP SELECT UNIT</b>	
5.1	Overview	5-1
5.2	Chip Select Timing	5-2
5.3	Ready and Wait-State Programming	5-2
5.4	Chip Select Overlap	5-2
5.5	Chip Select Registers	5-3
5.5.1	Upper Memory Chip Select Register (UMCS, Offset A0h)	5-4
5.5.2	Low Memory Chip Select Register (LMCS, Offset A2h)	5-6
5.5.3	Midrange Memory Chip Select Register (MMCS, Offset A6h)	5-8
5.5.4	PCS and MCS Auxiliary Register (MPCS, Offset A8h)	5-10
5.5.5	Peripheral Chip Select Register (PACS, Offset A4h)	5-12
<b>CHAPTER 6</b>	<b>INTERNAL MEMORY</b>	
6.1	Overview	6-1
6.2	Interaction with External RAM	6-1
6.3	Emulator and Debug Modes	6-2
6.3.1	Internal Memory Disable	6-2
6.3.2	Show Read Enable	6-2
6.4	Internal Memory Chip Select Register (IMCS, Offset ACh)	6-3
<b>CHAPTER 7</b>	<b>REFRESH CONTROL UNIT</b>	
7.1	Overview	7-1
7.1.1	Memory Partition Register (MDRAM, Offset E0h)	7-1
7.1.2	Clock Prescaler Register (CDRAM, Offset E2h)	7-2
7.1.3	Enable RCU Register (EDRAM, Offset E4h)	7-2
<b>CHAPTER 8</b>	<b>WATCHDOG TIMER</b>	
8.1	Overview	8-1
8.1.1	Watchdog Timer Control Register (WDTCON, Offset E6h)	8-1
<b>CHAPTER 9</b>	<b>INTERRUPT CONTROL UNIT</b>	
9.1	Overview	9-1
9.1.1	Definitions of Interrupt Terms	9-1
9.1.1.1	Interrupt Type	9-1
9.1.1.2	Interrupt Vector Table	9-1
9.1.1.3	Maskable and Nonmaskable Interrupts	9-2
9.1.1.4	Interrupt Enable Flag (IF)	9-2
9.1.1.5	Interrupt Mask Bit	9-2
9.1.1.6	Interrupt Priority	9-2
9.1.1.7	Software Interrupts	9-2
9.1.1.8	Software Exceptions	9-3
9.1.2	Interrupt Conditions and Sequence	9-4
9.1.2.1	Nonmaskable Interrupts	9-4
9.1.2.2	Maskable Hardware Interrupts	9-4
9.1.2.3	The Interrupt Request	9-4
9.1.2.4	Interrupt Servicing	9-4
9.1.2.5	Returning from the Interrupt	9-4
9.1.3	Interrupt Priority	9-5
9.1.3.1	Nonmaskable Interrupts and Software Interrupt Priority	9-5
9.1.3.2	Maskable Hardware Interrupt Priority	9-5
9.1.4	Software Exceptions, Traps, and NMI	9-6
9.1.4.1	Divide Error Exception (Interrupt Type 00h)	9-6
9.1.4.2	Trace Interrupt (Interrupt Type 01h)	9-6
9.1.4.3	Nonmaskable Interrupt—NMI (Interrupt Type 02h)	9-6
9.1.4.4	Breakpoint Interrupt (Interrupt Type 03h)	9-7
9.1.4.5	INTO Detected Overflow Exception (Interrupt Type 04h)	9-7
9.1.4.6	Array BOUNDS Exception (Interrupt Type 05h)	9-7
9.1.4.7	Unused Opcode Exception (Interrupt Type 06h)	9-7
9.1.4.8	ESC Opcode Exception (Interrupt Type 07h)	9-7

9.1.5	Interrupt Acknowledge . . . . .	9-8
9.1.6	Interrupt Controller Reset Conditions . . . . .	9-9
9.2	Master Mode Operation . . . . .	9-10
9.2.1	Fully Nested Mode . . . . .	9-10
9.2.2	Cascade Mode . . . . .	9-11
9.2.3	Special Fully Nested Mode . . . . .	9-12
9.2.4	Operation in a Polled Environment . . . . .	9-12
9.2.5	End-of-Interrupt Write to the EOI Register . . . . .	9-12
9.3	Master Mode Interrupt Controller Registers . . . . .	9-13
9.3.1	INT0 and INT1 Control Registers (I0CON, Offset 38h, I1CON, Offset 3Ah) . . . . .	9-14
9.3.2	INT2 and INT3 Control Registers (I2CON, Offset 3Ch, I3CON, Offset 3Eh) . . . . .	9-16
9.3.3	INT4 Control Register (I4CON, Offset 40h) . . . . .	9-17
9.3.4	Timer and DMA Interrupt Control Registers (TCUCON, Offset 32h, DMA0CON, Offset 34h, DMA1CON, Offset 36h) . . . . .	9-18
9.3.5	Watchdog Timer Interrupt Control Register (WDCON, Offset 42h) . . . . .	9-19
9.3.6	Serial Port Interrupt Control Register (SPICON, Offset 44h) . . . . .	9-20
9.3.7	Interrupt Status Register (INTSTS, Offset 30h) . . . . .	9-21
9.3.8	Interrupt Request Register (REQST, Offset 2Eh) . . . . .	9-22
9.3.9	In-Service Register (INSERV, Offset 2Ch) . . . . .	9-23
9.3.10	Priority Mask Register (PRIMSK, Offset 2Ah) . . . . .	9-24
9.3.11	Interrupt Mask Register (IMASK, Offset 28h) . . . . .	9-25
9.3.12	Poll Status Register (POLLST, Offset 26h) . . . . .	9-26
9.3.13	Poll Register (POLL, Offset 24h) . . . . .	9-27
9.3.14	End-of-Interrupt Register (EOI, Offset 22h) . . . . .	9-28
9.4	Slave Mode Operation . . . . .	9-29
9.4.1	Slave Mode Interrupt Nesting . . . . .	9-29
9.4.2	Slave Mode Interrupt Controller Registers . . . . .	9-29
9.4.3	Timer and DMA Interrupt Control Registers (T0INTCON, Offset 32h, T1INTCON, Offset 38h, T2INTCON, Offset 3Ah, DMA0CON, Offset 34h, DMA1CON, Offset 36h) . . . . .	9-30
9.4.4	Interrupt Status Register (INTSTS, Offset 30h) . . . . .	9-31
9.4.5	Interrupt Request Register (REQST, Offset 2Eh) . . . . .	9-32
9.4.6	In-Service Register (INSERV, Offset 2Ch) . . . . .	9-33
9.4.7	Priority Mask Register (PRIMSK, Offset 2Ah) . . . . .	9-34
9.4.8	Interrupt Mask Register (IMASK, Offset 28h) . . . . .	9-35
9.4.9	Specific End-of-Interrupt Register (EOI, Offset 22h) . . . . .	9-36
9.4.10	Interrupt Vector Register (INTVEC, Offset 20h) . . . . .	9-37
<b>CHAPTER 10</b>	<b>TIMER CONTROL UNIT</b>	
10.1	Overview . . . . .	10-1
10.2	Programmable Registers . . . . .	10-1
10.2.1	Timer Operating Frequency . . . . .	10-2
10.2.2	Timer 0 and Timer 1 Mode and Control Registers (T0CON, Offset 56h, T1CON, Offset 5Eh) . . . . .	10-3
10.2.3	Timer 2 Mode and Control Register (T2CON, Offset 66h) . . . . .	10-5
10.2.4	Timer Count Registers (T0CNT, Offset 50h, T1CNT, Offset 58h, T2CNT, Offset 60h) . . . . .	10-6
10.2.5	Timer Maxcount Compare Registers (T0CMPA, Offset 52h, T0CMPB, Offset 54h, T1CMPA, Offset 5Ah, T1CMPB, Offset 5Ch, T2CMPA, Offset 62h) . . . . .	10-7



<b>CHAPTER 11</b>	<b>DMA CONTROLLER</b>	
11.1	Overview	11-1
11.2	DMA Operation	11-1
11.2.1	Asynchronous Serial Port/DMA Transfers	11-2
11.3	Programmable DMA Registers	11-3
11.3.1	DMA Control Registers (D0CON, Offset CAh, D1CON, Offset DAh)	11-4
11.3.2	DMA Transfer Count Registers (D0TC, Offset C8h, D1TC, Offset D8h)	11-6
11.3.3	DMA Destination Address High Register (High Order Bits) (D0DSTH, Offset C6h, D1DSTH, Offset D6h)	11-7
11.3.4	DMA Destination Address Low Register (Low Order Bits) (D0DSTL, Offset C4h, D1DSTL, Offset D4h)	11-8
11.3.5	DMA Source Address High Register (High Order Bits) (D0SRCH, Offset C2h, D1SRCH, Offset D2h)	11-9
11.3.6	DMA Source Address Low Register (Low Order Bits) (D0SRCL, Offset C0h, D1SRCL, Offset D0h)	11-10
11.4	DMA Requests	11-11
11.4.1	Synchronization Timing	11-12
11.4.1.1	Source Synchronization Timing	11-12
11.4.1.2	Destination Synchronization Timing	11-12
11.4.2	DMA Acknowledge	11-13
11.4.3	DMA Priority	11-13
11.4.4	DMA Programming	11-13
11.4.5	DMA Channels on Reset	11-14
<b>CHAPTER 12</b>	<b>ASYNCHRONOUS SERIAL PORT</b>	
12.1	Overview	12-1
12.2	Programmable Registers	12-1
12.2.1	Serial Port Control Register (SPCT, Offset 80h)	12-2
12.2.2	Serial Port Status Register (SPSTS, Offset 82h)	12-5
12.2.3	Serial Port Transmit Data Register (SPTD, Offset 84h)	12-6
12.2.4	Serial Port Receive Data Register (SPRD, Offset 86h)	12-7
12.2.5	Serial Port Baud Rate Divisor Register (SPBAUD, Offset 88h)	12-8
<b>CHAPTER 13</b>	<b>SYNCHRONOUS SERIAL INTERFACE</b>	
13.1	Overview	13-1
13.1.1	Four-Pin Interface	13-2
13.2	Programmable Registers	13-2
13.2.1	Synchronous Serial Status Register (SSS, Offset 10h)	13-3
13.2.2	Synchronous Serial Control Register (SSC, Offset 12h)	13-4
13.2.3	Synchronous Serial Transmit 1 Register (SSD1, Offset 14h) Synchronous Serial Transmit 0 Register (SSD0, Offset 16h)	13-5
13.2.4	Synchronous Serial Receive Register (SSR, Offset 18h)	13-6
13.3	SSI Programming	13-7
<b>CHAPTER 14</b>	<b>PROGRAMMABLE I/O PINS</b>	
14.1	Overview	14-1
14.2	PIO Mode Registers	14-3
14.2.1	PIO Mode 1 Register (PIOMODE1, Offset 76h)	14-3
14.2.2	PIO Mode 0 Register (PIOMODE0, Offset 70h)	14-3
14.3	PIO Direction Registers	14-4
14.3.1	PIO Direction 1 Register (PDIR1, Offset 78h)	14-4
14.3.2	PIO Direction 0 Register (PDIR0, Offset 72h)	14-4
14.4	PIO Data Registers	14-5
14.4.1	PIO Data Register 1 (PDATA1, Offset 7Ah)	14-5
14.4.2	PIO Data Register 0 (PDATA0, Offset 74h)	14-5
14.5	Open-Drain Outputs	14-5
<b>APPENDIX</b>	<b>REGISTER SUMMARY</b>	
<b>INDEX</b>		

## LIST OF FIGURES

Figure 1-1	Am186ER Microcontroller Block Diagram . . . . .	1-4
Figure 1-2	Am188ER Microcontroller Block Diagram . . . . .	1-5
Figure 1-3	Basic Functional System Design . . . . .	1-6
Figure 2-1	Register Set . . . . .	2-2
Figure 2-2	Processor Status Flags Register (FLAGS) . . . . .	2-2
Figure 2-3	Physical Address Generation . . . . .	2-4
Figure 2-4	Memory and I/O Space . . . . .	2-4
Figure 2-5	Supported Data Types . . . . .	2-9
Figure 3-1	Am186ER Microcontroller Address Bus—Normal Read and Write Operation . . . . .	3-19
Figure 3-2	Am186ER Microcontroller—Read and Write with Address Bus Disable In Effect . . . . .	3-19
Figure 3-3	Am188ER Microcontroller Address Bus—Normal Read and Write Operation .	3-20
Figure 3-4	Am188ER Microcontroller—Read and Write with Address Bus Disable In Effect . . . . .	3-20
Figure 3-5	Oscillator Configurations . . . . .	3-24
Figure 3-6	Clock Organization . . . . .	3-25
Figure 4-1	Peripheral Control Block Register Map . . . . .	4-2
Figure 4-2	Peripheral Control Block Relocation Register (RELREG, offset FEh) . . . . .	4-4
Figure 4-3	Reset Configuration Register (RESCON, offset F6h) . . . . .	4-5
Figure 4-4	Processor Release Level Register (PRL, offset F4h) . . . . .	4-6
Figure 4-5	Power-Save Control Register (PDCON, offset F0h) . . . . .	4-7
Figure 5-1	Upper Memory Chip Select Register (UMCS, offset A0h) . . . . .	5-4
Figure 5-2	Low Memory Chip Select Register (LMCS, offset A2h) . . . . .	5-6
Figure 5-3	Midrange Memory Chip Select Register (MMCS, offset A6h) . . . . .	5-8
Figure 5-4	$\overline{PCS}$ and $\overline{MCS}$ Auxiliary Register (MPCS, offset A8h) . . . . .	5-10
Figure 5-5	Peripheral Chip Select Register (PACS, offset A4h) . . . . .	5-12
Figure 6-1	Internal Memory Chip Select Register (IMCS, offset ACh) . . . . .	6-3
Figure 7-1	Memory Partition Register (MDRAM, offset E0h) . . . . .	7-1
Figure 7-2	Clock Prescaler Register (CDRAM, offset E2h) . . . . .	7-2
Figure 7-3	Enable RCU Register (EDRAM, offset E4h) . . . . .	7-2
Figure 8-1	Watchdog Timer Control Register (WDTCON, Offset E6h) . . . . .	8-2
Figure 9-1	External Interrupt Acknowledge Bus Cycles . . . . .	9-8
Figure 9-2	Fully Nested (Direct) Mode Interrupt Controller Connections . . . . .	9-10
Figure 9-3	Cascade Mode Interrupt Controller Connections . . . . .	9-11
Figure 9-4	INT0 and INT1 Control Registers (I0CON, I1CON, offsets 38h and 3Ah) . . .	9-14
Figure 9-5	INT2 and INT3 Control Registers (I2CON, I3CON, offsets 3Ch and 3Eh) . . .	9-16
Figure 9-6	INT4 Control Register (I4CON, offset 40h) . . . . .	9-17
Figure 9-7	Timer/DMA Interrupt Control Registers (TCUCON, DMA0CON, DMA1CON, offsets 32h, 34h, and 36h) . . . . .	9-18
Figure 9-8	Watchdog Timer Interrupt Control Register (WDCON, offset 42h) . . . . .	9-19
Figure 9-9	Serial Port Interrupt Control Register (SPICON, offset 44h) . . . . .	9-20
Figure 9-10	Interrupt Status Register (INTSTS, offset 30h) . . . . .	9-21
Figure 9-11	Interrupt Request Register (REQST, offset 2Eh) . . . . .	9-22
Figure 9-12	In-Service Register (INSERV, offset 2Ch) . . . . .	9-23
Figure 9-13	Priority Mask Register (PRIMSK, offset 2Ah) . . . . .	9-24
Figure 9-14	Interrupt Mask Register (IMASK, offset 28h) . . . . .	9-25
Figure 9-15	Poll Status Register (POLLST, offset 26h) . . . . .	9-26
Figure 9-16	Poll Register (POLL, offset 24h) . . . . .	9-27
Figure 9-17	Example EOI Assembly Code . . . . .	9-28
Figure 9-18	End-of-Interrupt Register (EOI, offset 22h) . . . . .	9-28
Figure 9-19	Timer and DMA Interrupt Control Registers (T0INTCON, T1INTCON, T2INTCON, DMA0CON, DMA1CON, offsets 32h, 38h, 3Ah, 34h, and 36h) .	9-30
Figure 9-20	Interrupt Status Register (INTSTS, offset 30h) . . . . .	9-31
Figure 9-21	Interrupt Request Register (REQST, offset 2Eh) . . . . .	9-32
Figure 9-22	In-Service Register (INSERV, offset 2Ch) . . . . .	9-33
Figure 9-23	Priority Mask Register (PRIMSK, offset 2Ah) . . . . .	9-34

Figure 9-24	Interrupt Mask Register (IMASK, offset 28h) . . . . .	9-35
Figure 9-25	Specific End-of-Interrupt Register (EOI, offset 22h) . . . . .	9-36
Figure 9-26	Interrupt Vector Register (INTVEC, offset 20h) . . . . .	9-37
Figure 10-1	Timer 0 and Timer 1 Mode and Control Registers (T0CON, T1CON, offsets 56h and 5Eh) . . . . .	10-3
Figure 10-2	Timer 2 Mode and Control Register (T2CON, offset 66h) . . . . .	10-5
Figure 10-3	Timer Count Registers (T0CNT, T1CNT, T2CNT, offsets 50h, 58h, and 60h) .	10-6
Figure 10-4	Timer Maxcount Compare Registers (T0CMPA, T0CMPB, T1CMPA, T1CMPB, T2CMPA, offsets 52h, 54h, 5Ah, 5Ch, and 62h) . . . . .	10-7
Figure 11-1	DMA Unit Block Diagram . . . . .	11-3
Figure 11-2	DMA Control Registers (D0CON, D1CON, offsets CAh and DAh) . . . . .	11-4
Figure 11-3	DMA Transfer Count Registers (D0TC, D1TC, offsets C8h and D8h) . . . . .	11-6
Figure 11-4	DMA Destination Address High Register (D0DSTH, D1DSTH, offsets C6h and D6h) . . . . .	11-7
Figure 11-5	DMA Destination Address Low Register (D0DSTL, D1DSTL, offsets C4h and D4h) . . . . .	11-8
Figure 11-6	DMA Source Address High Register (D0SRCH, D1SRCH, offsets C2h and D2h) . . . . .	11-9
Figure 11-7	DMA Source Address Low Register (D0SRCL, D1SRCL, offsets C0h and D0h) . . . . .	11-10
Figure 11-8	Source-Synchronized DMA Transfers . . . . .	11-12
Figure 11-9	Destination Synchronized DMA Transfers . . . . .	11-13
Figure 12-1	Serial Port Control Register (SPCT, offset 80h) . . . . .	12-2
Figure 12-2	Serial Port Status Register (SPSTS, offset 82h) . . . . .	12-5
Figure 12-3	Serial Port Transmit Data Register (SPTD, offset 84h) . . . . .	12-6
Figure 12-4	Serial Port Receive Data Register (SPRD, offset 86h) . . . . .	12-7
Figure 12-5	Serial Port Baud Rate Divisor Register (SPBAUD, offset 88h) . . . . .	12-8
Figure 13-1	Synchronous Serial Status Register (SSS, offset 10h) . . . . .	13-3
Figure 13-2	Synchronous Serial Control Register (SSC, offset 12h) . . . . .	13-4
Figure 13-3	Synchronous Serial Transmit Register (SSD1, SSD0, offsets 14h and 16h) .	13-5
Figure 13-4	Synchronous Serial Receive Register (SSR, offset 18h) . . . . .	13-6
Figure 13-5	Synchronous Serial Interface Multiple Write . . . . .	13-8
Figure 13-6	Synchronous Serial Interface Multiple Read . . . . .	13-8
Figure 14-1	Programmable I/O Pin Operation . . . . .	14-1
Figure 14-2	PIO Mode 1 Register (PIOMODE1, offset 76h) . . . . .	14-3
Figure 14-3	PIO Mode 0 Register (PIOMODE0, offset 70h) . . . . .	14-3
Figure 14-4	PIO Direction 1 Register (PDIR1, offset 78h) . . . . .	14-4
Figure 14-5	PIO Direction 0 Register (PDIR0, offset 72h) . . . . .	14-4
Figure 14-6	PIO Data 1 Register (PDATA1, offset 7Ah) . . . . .	14-5
Figure 14-7	PIO Data 0 Register (PDATA0, offset 74h) . . . . .	14-5
Figure A-1	Internal Register Summary . . . . .	A-4

**LIST OF TABLES**

Table 2-1	Instruction Set . . . . .	2-5
Table 2-2	Segment Register Selection Rules . . . . .	2-8
Table 2-3	Memory Addressing Mode Examples . . . . .	2-10
Table 3-1	PIO Pin Assignments—Numeric Listing . . . . .	3-10
Table 3-2	PIO Pin Assignments—Alphabetic Listing . . . . .	3-11
Table 3-3	Bus Cycle Encoding . . . . .	3-13
Table 3-4	Clocking Modes . . . . .	3-16
Table 3-5	Maximum and Minimum Clock Frequencies . . . . .	3-23
Table 4-1	Processor Release Level (PRL) Register High-Order Byte Values . . . . .	4-6
Table 4-2	Initial Register State After Reset . . . . .	4-9
Table 5-1	Chip Select Register Summary . . . . .	5-1
Table 5-2	UMCS Block Size Programming Values . . . . .	5-4
Table 5-3	LMCS Block Size Programming Values . . . . .	5-6
Table 5-4	MCS Block Size Programming . . . . .	5-10
Table 5-5	PCS Address Ranges . . . . .	5-13
Table 5-6	PCS3–PCS0 Wait-State Encoding . . . . .	5-13
Table 8-1	Watchdog Timer COUNT Settings . . . . .	8-3
Table 8-2	Watchdog Timer Duration . . . . .	8-3
Table 9-1	Am186ER and Am188ER Microcontroller Interrupt Types . . . . .	9-3
Table 9-2	Interrupt Controller Registers in Master Mode . . . . .	9-13
Table 9-3	Priority Level . . . . .	9-15
Table 9-4	Priority Field Mask (Master Mode) . . . . .	9-24
Table 9-5	Interrupt Controller Registers in Slave Mode . . . . .	9-29
Table 9-6	Priority Field Mask (Slave Mode) . . . . .	9-34
Table 10-1	Timer Control Unit Register Summary . . . . .	10-1
Table 11-1	DMA Controller Register Summary . . . . .	11-1
Table 11-2	Synchronization Type . . . . .	11-5
Table 11-3	Maximum DMA Transfer Rates . . . . .	11-11
Table 12-1	Asynchronous Serial Port Register Summary . . . . .	12-1
Table 12-2	DMA Control Bits . . . . .	12-2
Table 12-3	Parity Mode Bit Settings . . . . .	12-3
Table 12-4	Serial Port Baud Rate Table . . . . .	12-8
Table 13-1	Synchronous Serial Interface Register Summary . . . . .	13-1
Table 13-2	SCLK Divider Values . . . . .	13-4
Table 14-1	PIO Pin Assignments and Register Bits . . . . .	14-2
Table 14-2	PIO Mode and PIO Direction Settings . . . . .	14-3
Table A-1	Internal Register Summary . . . . .	A-2



## INTRODUCTION AND OVERVIEW

---

### DESIGN PHILOSOPHY

AMD's Am186™ER and Am188™ER family of microcontrollers is based on the architecture of the original 8086 and 8088 microcontrollers, and currently includes the 80C186, 80C188, 80L186, 80L188, Am186ER, Am188ER, Am186EMLV, Am188EMLV, Am186ES, Am188ES, Am186ESLV, Am188ESLV, Am186EM, Am188EM, Am186ED, and Am186EDLV microcontrollers. The Am186ER and Am188ER microcontrollers provide a natural migration path for 80C186/188 designs that need performance and system cost enhancements.

The Am186ER and Am188ER microcontrollers provide a low-cost, high-performance solution for embedded system designers who want to use the x86 architecture. By integrating multiple functional blocks and 32 Kbyte of internal RAM with the CPU, the Am186ER and Am188ER microcontrollers eliminate the need for off-chip system-interface logic. It is possible to implement a fully functional system with ROM and RAM, serial interfaces, and custom I/O capability without additional system-interface logic.

The Am186ER and Am188ER microcontrollers can operate at frequencies up to 50 MHz. The microcontrollers include an on-board PLL so that the clock input frequency can be as little as one fourth the processor operating frequency. The Am186ER and Am188ER microcontrollers are available in versions operating at 25, 33, 40, and 50 MHz.

### PURPOSE OF THIS MANUAL

This manual describes the technical features and programming interface of the Am186ER and Am188ER microcontrollers. The complete instruction set is documented in the *Am186 and Am188 Family Instruction Set Manual*, order #21267.

### INTENDED AUDIENCE

This manual is intended for computer hardware and software engineers and system architects who are designing or are considering designing systems based on the Am186ER and Am188ER microcontrollers.

### USER'S MANUAL OVERVIEW

This manual contains information on the Am186ER and Am188ER microcontrollers and is essential for system architects and design engineers. Additional information is available in the form of data sheets, application notes, and other documentation that is provided with software products and hardware-development tools.

The information in this manual is organized into 14 chapters and 1 appendix.

- Chapter 1 introduces the **features and performance** aspects of the Am186ER and Am188ER microcontrollers.
- Chapter 2 describes the **programmer's model** of the Am186 and Am188 family microcontrollers, including an instruction set overview and register model.
- Chapter 3 provides an overview of the **system interfaces**, along with clocking features.
- Chapter 4 provides a description of the **peripheral control block** along with power management and reset configuration.

- Chapter 5 provides a description of the **chip select unit**.
- Chapter 6 provides a description of the **internal memory**.
- Chapter 7 provides a description of the **refresh control unit**.
- Chapter 8 provides a description of the **watchdog timer**.
- Chapter 9 provides a description of the **on-chip interrupt controller**.
- Chapter 10 describes the **timer control unit**.
- Chapter 11 describes the **DMA controller**.
- Chapter 12 describes the **asynchronous serial port**.
- Chapter 13 describes the **synchronous serial interface**.
- Chapter 14 describes the **programmable I/O pins**.
- Appendix A includes a complete summary of **peripheral registers and fields**.

For complete information on the Am186ER and Am188ER microcontroller pin lists, timing, thermal characteristics, and physical dimensions, please refer to the *Am186ER and Am188ER Microcontrollers Data Sheet*, order #20732.

## AMD DOCUMENTATION

### E86™ Microcontroller Family

#### ORDER NO. DOCUMENT TITLE

<b>20732</b>	<p><b>Am186ER and Am188ER Microcontrollers Data Sheet</b> Hardware documentation: pin descriptions, functional descriptions, absolute maximum ratings, operating ranges, switching characteristics and waveforms, connection diagrams and pinouts, and package physical dimensions.</p>
<b>21267</b>	<p><b>Am186 and Am188 Family Instruction Set Manual</b> Provides a detailed description and examples for each instruction included in the Am186 and Am188 Family Instruction Set.</p>
<b>19255</b>	<p><b>FusionE86<sup>SM</sup> Catalog</b> Provides information on tools that speed an E86 family embedded product to market. Includes products from expert suppliers of embedded development solutions.</p>
<b>20071</b>	<p><b>E86 Family Support Tools Brief</b> Lists available E86 family software and hardware development tools, as well as contact information for suppliers.</p>
<b>21058</b>	<p><b>FusionE86 Development Tools Reference CD</b> Provides a single-source multimedia tool for customer evaluation of AMD products, as well as Fusion partner tools and technologies that support the E86 family of microcontrollers and microprocessors. Technical documentation for the E86 family is included on the CD in PDF format.</p>

---

Other documents of interest:

- 21046      Making the Most of the Am186ER or Am188ER Microcontroller Application Note**  
Describes how to use an internal chip select to access the internal RAM of the Am186ER/Am188ER microcontrollers, and describes the debugging support provided by the microprocessors for code or data located in this internal RAM.
- 21045      Using the 3.3-V Am186ER or Am188ER Microcontroller in a 5-V System Application Note**  
Discusses considerations for designing 5-V systems with the 3.3-V Am186ER/Am188ER microcontrollers.
- n/a        Comparing the Am186EM and Am186ER Microcontrollers Technical Bulletin**  
Outlines important comparisons between Am186ER and Am186EM microcontrollers.
- n/a        The Advantages of Integrated RAM Technical Bulletin**  
Discusses the new system integration and performance of Am186ER/Am188ER microcontrollers and the system level benefits of this integration.

To order literature, contact the nearest AMD sales office, call 800-222-9323, or direct dial from any location 512-602-5651.

Literature is also available in PDF format on the AMD web site. To access the AMD home page, go to <http://www.amd.com>. To download documents and software, ftp to <ftp://ftp.amd.com> and log on as anonymous using your E-mail address as a password. Or via your web browser, go to <ftp://ftp.amd.com>.





Compared to the 80C186/80C188 microcontrollers, the Am186™ER and Am188™ER microcontrollers enable designers to increase performance and functionality, while reducing the cost, size, and power consumption of embedded systems. The Am186ER and Am188ER microcontrollers are cost-effective, enhanced versions of the AMD 80C186/80C188 devices.

The Am186ER and Am188ER microcontrollers deliver 80C186/80C188 compatibility plus 32 Kbyte of integrated memory, increased performance, reduced power consumption, serial communications, and a glueless bus interface. Developed exclusively for the embedded marketplace, the Am186ER and Am188ER microcontrollers increase the performance of existing 80C186/80C188 systems while decreasing their cost.

Because the Am186ER and Am188ER microcontrollers integrate memory, on-chip peripherals, and system logic and offer up to twice the performance of an 80C186/80C188, they are ideal solutions for customers who need to enhance and cost-reduce their present x86 designs.

## 1.1 KEY FEATURES AND BENEFITS

The Am186ER and Am188ER microcontrollers extend the AMD family of microcontrollers based on the industry-standard x86 architecture. Upgrading to the Am186ER or Am188ER microcontrollers is attractive for the following reasons:

- **Minimized total system cost**—The new on-chip RAM, peripherals, and system-interface logic nearly eliminate the need for external devices, reducing the overall system cost of new or existing 80C186/80C188 designs.
- **Integrated RAM**—32 Kbyte of internal RAM ensures a low-cost supply of memory and also a smaller form factor and lower power consumption for system designs. The internal memory provides the same performance as external zero-wait-state RAM devices.
- **Enhanced performance**—The Am186ER and Am188ER microcontrollers offer up to 50-MHz operation, which requires only a 12.5-MHz input clock. The nonmultiplexed address bus offers faster, unbuffered access to memory.
- **Zero-wait-state operation**—Enhanced bus timing permits zero-wait-state operation at 50 MHz with internal RAM or inexpensive 70-ns memories.
- **3.3-V supply voltage with 5-V-tolerant I/O**—The Am186ER and Am188ER microcontrollers use a 3.3-V supply over the entire range of operating frequencies, increasing the performance of one-supply 3.3-V systems while preserving much lower power consumption when compared to 5-V operation. The 5-V-tolerant I/O accommodates existing 5-V designs.
- **Enhanced functionality**—The new and enhanced on-chip peripherals include an asynchronous serial port with DMA to and from the serial port, a hardware watchdog timer, an additional interrupt pin, a high-speed synchronous serial interface, a 16-bit Reset Configuration Register, enhanced chip-select functionality, and 32 programmable I/Os.
- **x86 software compatibility**—The Am186ER and Am188ER microcontrollers are 80C186/80C188-compatible and upward-compatible with the AMD E86 family.

The Am186ER and Am188ER microcontrollers are part of the AMD E86 family of embedded microcontrollers and microprocessors based on the x86 architecture. The 16-bit members of the E86 family, referred to throughout this manual as the Am186 and Am188 family, include the 80C186, 80C188, 80L186, 80L188, Am186ER, Am188ER, Am186EM, Am188EM, Am186EMLV, Am188EMLV, Am186ES, Am188ES, Am186ESLV, Am188ESLV, Am186ED and Am186EDLV microcontrollers.

The Am186ER and Am188ER microcontrollers are designed to meet the most common requirements of embedded products developed for the office automation, mass storage, communications, and general embedded markets. Applications include disk drive controllers, hand-held and desktop terminals, fax machines, printers, photocopiers, feature phones, cellular phones, PBXs, multiplexers, modems, and industrial control.

## **1.2 DISTINCTIVE CHARACTERISTICS**


A block diagram of each microcontroller is shown in Figure 1-1 and Figure 1-2. The Am186ER microcontroller uses a 16-bit external bus, while the Am188ER microcontroller has an 8-bit external bus.

The Am186ER and Am188ER microcontrollers provide the following features:

- **Memory Integration:**
  - 32 Kbyte of internal RAM with an internal chip select register
  - Internal RAM provides same performance as zero-wait-state external memory
- **Reduced power consumption:**
  - 3.3-V  $\pm$  0.3-V operation at all operating frequencies
  - I/O drivers tolerate 5-V signals
- **High performance:**
  - 25-, 33-, 40-, and 50-MHz operating frequencies
  - Support for zero-wait-state operation at 50 MHz with 55-ns memory
  - 1-Mbyte memory address space and 64-Kbyte I/O space
- **New features remove the requirement for a 2x clock input and provide faster access to memory:**
  - Phase-locked loop (PLL) allows processor to operate at up to four times the clock input frequency
  - Nonmultiplexed address bus
- **New integrated peripherals increase functionality while reducing system cost:**
  - 32 programmable I/O (PIO) pins
  - Asynchronous serial port allows full-duplex, 7-bit or 8-bit data transfers
  - DMA to and from the asynchronous serial port
  - Synchronous serial interface allows high-speed, half-duplex, bidirectional data transfer to and from application-specific integrated circuits (ASICs)
  - Reset Configuration Register
  - Additional external and internal interrupts
  - Hardware watchdog timer can generate NMI or system reset

- Familiar 80C186 peripherals:
  - Two independent DMA channels
  - Programmable interrupt controller with six external interrupts
  - Three programmable 16-bit timers
  - Programmable memory and peripheral chip-select logic
  - Programmable wait-state generator
  - Power-save clock divider
- Software-compatible with the 80C186/80C188 microcontroller
- Widely available native development tools, applications, and system software
- Available for commercial or industrial temperature range
- Available in the following packages:
  - 100-pin, thin quad flat pack (TQFP)
  - 100-pin, plastic quad flat pack (PQFP)


**Figure 1-1 Am186ER Microcontroller Block Diagram**



**Notes:**

1. All PIO signals are shared with other physical pins. See the pin descriptions in Chapter 3 and Table 3-1 on page 3-10 for information on shared functions.

**Figure 1-2 Am188ER Microcontroller Block Diagram**



**Notes:**

1. All PIO signals are shared with other physical pins. See the pin descriptions in Chapter 3 and Table 3-1 on page 3-10 for information on shared functions.

### 1.3 APPLICATION CONSIDERATIONS

The integration enhancements of the Am186ER and Am188ER microcontrollers provide a high-performance, low-system-cost solution for 16-bit embedded microcontroller designs.


The internal 32-Kbyte RAM allows the manufacture of a complete embedded system using only one external ROM device and a low-cost crystal, plus any voltage conversion or current drivers required for I/O. Internal RAM is enabled and configured by using the Internal Memory Chip Select (IMCS) Register described in Chapter 6, "Internal Memory."

The nonmultiplexed address bus (A19–A0) eliminates system-interface logic for external memory, while the multiplexed address/data bus maintains the value of existing customer-specific peripherals and circuits within the upgraded design.

The nonmultiplexed address bus is available in addition to the 80C186 and 80C188 microcontrollers' multiplexed address/data bus (AD15–AD0). The two buses can operate simultaneously, or the AD15–AD0 bus can be configured to operate only during the data phase of a bus cycle. See the  $\overline{\text{BHE}}/\text{ADEN}$  and  $\overline{\text{RFSH2}}/\text{ADEN}$  pin descriptions in Chapter 3, and see section 5.5.1 and section 5.5.2 for additional information regarding the AD15–AD0 address enabling and disabling.

Figure 1-3 illustrates a functional system design that uses the integrated peripheral set to achieve high performance with reduced system cost.

**Figure 1-3 Basic Functional System Design**



#### 1.3.1 Clock Generation

The integrated PLL clock-generation circuitry of the Am186ER and Am188ER microcontrollers allows operation at one times or four times the crystal frequency, in addition to the one-half frequency operation required by 80C186 and 80C188 microcontrollers. The design in Figure 1-3 achieves 50-MHz CPU operation with a 12.5-MHz crystal.

The integrated PLL lowers system cost by reducing the cost of the crystal and reduces electromagnetic interference (EMI) in the system.

### 1.3.2 Memory Interface

The integrated memory controller logic of the Am186ER and Am188ER microcontrollers provides a direct address bus interface to memory devices. The use of an external address latch controlled by the address latch enable (ALE) signal is not required.

Individual byte write-enable signals are provided to eliminate the need for external high/low-byte, write-enable circuitry. The maximum bank size programmable for the memory chip-select signals is increased to 512 Kbyte to facilitate the use of high-density memory devices.

Improved memory timing specifications enable the use of zero-wait-state memories with 55-ns access times at 50-MHz CPU operation. This reduces overall system cost significantly by allowing the use of commonly available memory devices. The integrated 32-Kbyte RAM operates at the same speed as zero-wait-state external memory.

Figure 1-3 illustrates an Am186ER microcontroller-based configuration with 512 Kbyte of external Flash EPROM in addition to the internal 32-Kbyte memory. Additional external RAM can also be added. The external memory interface requires the following:

- The processor A19–A0 bus connects to the memory address inputs.
- The AD bus connects directly to the data inputs/outputs.
- The  $\overline{UCS}$  chip select connects to the memory chip-select input.

External read operations require that the  $\overline{RD}$  output connects to the SRAM Output Enable ( $\overline{OE}$ ) input pin. External write operations require that the byte write enables connect to the SRAM Write Enable ( $\overline{WE}$ ) input pin.

The example design shown in Figure 1-3 uses a 4-Mbit (256K x 16) external Flash EPROM for application memory, mapped into the upper region of the microcontroller's 1-Mbyte address space at 80000h–FFFFFh. After a valid reset, the Am186ER or Am188ER microcontroller will fetch the first instruction from address FFFF0h. The user application can then enable and configure the location of the integrated 32-Kbyte RAM within the remaining address space; in this example, it would be at address 00000h to accommodate the interrupt vector table.

### 1.3.3 Serial Communications Port

The integrated universal asynchronous receiver/transmitter (UART) controller in the Am186ER and Am188ER microcontrollers eliminates the need for external logic to implement a communications interface. The integrated UART generates the serial clock from the CPU clock so that no external time-base oscillator is required.

Figure 1-3 shows a minimal implementation of an RS-232 console or modem communications port. The RS-232 to CMOS voltage-level converter is required for the proper electrical interface with the external device.

The Am186ER and Am188ER microcontrollers also include a synchronous serial interface. For more information see Chapter 11.



**1.4****THIRD-PARTY DEVELOPMENT SUPPORT PRODUCTS**

The FusionE86 Program of Partnerships for Application Solutions provides the customer with an array of products designed to meet critical time-to-market needs. Products and solutions available from the AMD FusionE86 partners include emulators, hardware and software debuggers, board-level products, and software development tools.

In addition, mature development tools and applications for the x86 platform are widely available in the general marketplace.

---

All members of the Am186 and Am188 family of microcontrollers, including the Am186ER and Am188ER, contain the same basic set of registers, instructions, and addressing modes, and are compatible with the original industry-standard 186/188 parts.


## 2.1 REGISTER SET

The base architecture of the Am186ER and Am188ER microcontrollers has 14 registers, as shown in Figure 2-1. These registers are grouped into the following categories:

- **General Registers**—Eight 16-bit general purpose registers can be used for arithmetic and logical operands. Four of these (AX, BX, CX, and DX) can be used as 16-bit registers or split into pairs of separate 8-bit registers (AH, AL, BH, BL, CH, CL, DH, and DL). The Destination Index (DI) and Source Index (SI) general-purpose registers are used for data movement and string instructions. The Base Pointer (BP) and Stack Pointer (SP) general-purpose registers are used for the stack segment and point to the bottom and top of the stack, respectively.
  - **Base and Index Registers**—Four of the general-purpose registers (BP, BX, DI, and SI) can also be used to determine offset addresses of operands in memory. These registers can contain base addresses or indexes to particular locations within a segment. The addressing mode selects the specific registers for operand and address calculations.
  - **Stack Pointer Register**—All stack operations (POP, POPA, POPF, PUSH, PUSHA, PUSHF) utilize the stack pointer. The Stack Pointer Register is always offset from the Stack Segment (SS) Register, and no segment override is allowed.
- **Segment Registers**—Four 16-bit special-purpose registers (CS, DS, ES, and SS) select, at any given time, the segments of memory that are immediately addressable for code (CS), data (DS and ES), and stack (SS) memory. (For usage, refer to section 2.2.)
- **Status and Control Registers**—Two 16-bit special-purpose registers record or alter certain aspects of the processor state—the Instruction Pointer (IP) Register contains the offset address of the next sequential instruction to be executed and the Processor Status Flags (FLAGS) Register contains status and control flag bits (see Figure 2-1 and Figure 2-2).

Note that the Am186ER and Am188ER microcontrollers have additional on-chip peripheral registers, which are external to the processor. These external registers are not accessible by the instruction set. However, because the processor treats these peripheral registers like memory, instructions that have operands that access memory can also access peripheral registers. The above processor registers, as well as the additional on-chip peripheral registers, are described in the chapters that follow.

**Figure 2-1 Register Set**




**2.1.1 Processor Status Flags Register**

The 16-bit processor Status Flags Register (Figure 2-2) records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the microcontroller within a given operating mode (bits 8, 9, and 10).

After an instruction is executed, the value of the flags may be set (to 1), cleared/reset (set to 0), unchanged, or undefined. The term *undefined* means that the flag value prior to the execution of the instruction is not preserved, and the value of the flag after the instruction is executed cannot be predicted.

**Figure 2-2 Processor Status Flags Register (FLAGS)**



**Bits 15–12—Reserved**

**Bit 11: Overflow Flag (OF)**—Set if the signed result cannot be expressed within the number of bits in the destination operand; cleared otherwise.

**Bit 10: Direction Flag (DF)**—Causes string instructions to auto-decrement the appropriate index registers when set. Clearing DF causes auto-increment.

**Bit 9: Interrupt-Enable Flag (IF)**—When set, enables maskable interrupts to cause the CPU to transfer control to a location specified by an interrupt vector.

**Bit 8: Trace Flag (TF)**—When set, a trace interrupt occurs after instructions execute. TF is cleared by the trace interrupt after the processor status flags are pushed onto the stack. The trace service routine can continue tracing by popping the flags back with an interrupt return (IRET) instruction.

**Bit 7: Sign Flag (SF)**—Set equal to high-order bit of result (0 if 0 or positive, 1 if negative).

**Bit 6: Zero Flag (ZF)**—Set if result is 0; cleared otherwise.

**Bit 5: Reserved**

**Bit 4: Auxiliary Carry (AF)**—Set on carry from or borrow to the low-order 4 bits of the AL general-purpose register; cleared otherwise.

**Bit 3: Reserved**

**Bit 2: Parity Flag (PF)**—Set if low-order 8 bits of result contain an even number of 1 bits; cleared otherwise.

**Bit 1: Reserved**

**Bit 0: Carry Flag (CF)**—Set on high-order bit carry or borrow; cleared otherwise.

## 2.2

### MEMORY ORGANIZATION AND ADDRESS GENERATION

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of 64K ( $2^{16}$ ) 8-bit bytes. Memory is addressed using a two-component address that consists of a 16-bit segment value and a 16-bit offset. The offset is the number of bytes from the beginning of the segment (the segment address) to the data or instruction that is being accessed.

The processor forms the physical address of the target location by taking the segment address, shifting it to the left 4 bits (multiplying by 16), and adding this to the 16-bit offset. The result is the 20-bit address of the target data or instruction. This allows for a 1-Mbyte physical address size.


For example, if the segment register is loaded with 12A4h and the offset is 0022h, the resultant address is 12A62h (see Figure 2-3). To find the result:

1. The segment register contains 12A4h.
2. The segment register is shifted left 4 places and is now 12A40h.
3. The offset is 0022h.
4. The shifted segment address (12A40h) is added to the offset (00022h) to get 12A62h.
5. This address is placed on the pins of the controller.

All instructions that address operands in memory must specify (implicitly or explicitly) a 16-bit segment value and a 16-bit offset value. The 16-bit segment values are contained in one of four internal segment registers (CS, DS, ES, and SS). See “Addressing Modes” on page 2-10 for more information on calculating the offset value. See “Segments” on page 2-8 for more information on CS, DS, ES, and SS.

In addition to memory space, all Am186 and Am188 family microcontrollers provide 64K of I/O space (see Figure 2-4).


**Figure 2-3 Physical Address Generation**



**2.3 I/O SPACE**

The I/O space consists of 64K 8-bit or 32K 16-bit ports. The IN and OUT instructions address the I/O space with either an 8-bit port address specified in the instruction, or a 16-bit port address in the DX Register. Eight-bit port addresses are zero-extended so that A15–A8 are Low. I/O port addresses 00F8h through 00FFh are reserved. The Am186ER and Am188ER microcontrollers provide specific instructions for addressing I/O space.

**Figure 2-4 Memory and I/O Space**



**2.4 INSTRUCTION SET**

The Am186ER and Am188ER microcontrollers use the same instruction set as the 80C186 microcontroller. An instruction can reference from zero to several operands. An operand can reside in a register, in the instruction itself, or in memory. Specific operand addressing modes are discussed on page 2-10.

Table 2-1 lists the instructions for the Am186ER and Am188ER microcontrollers in alphabetical order. The *Am186™ and Am188™ Family Instruction Set Manual*, order #21267, provides detailed information on the format and function of the following instructions.

**Table 2-1 Instruction Set**

<b>Mnemonic</b>	<b>Instruction Name</b>
AAA	ASCII adjust for addition
AAD	ASCII adjust for division
AAM	ASCII adjust for multiplication
AAS	ASCII adjust for subtraction
ADC	Add byte or word with carry
ADD	Add byte or word
AND	Logical AND byte or word
BOUND	Detects values outside prescribed range
CALL	Call procedure
CBW	Convert byte to word
CLC	Clear carry flag
CLD	Clear direction flag
CLI	Clear interrupt-enable flag
CMC	Complement carry flag
CMP	Compare byte or word
CMPS	Compare byte or word string
CWD	Convert word to doubleword
DAA	Decimal adjust for addition
DAS	Decimal adjust for subtraction
DEC	Decrement byte or word by 1
DIV	Divide byte or word unsigned
ENTER	Format stack for procedure entry
ESC	Escape to extension processor
HLT	Halt until interrupt or reset
IDIV	Integer divide byte or word
IMUL	Integer multiply byte or word
IN	Input byte or word
INC	Increment byte or word by 1
INS	Input bytes or word string
INT	Interrupt
INTO	Interrupt if overflow
IRET	Interrupt return
JA/JNBE	Jump if above/not below or equal
JAE/JNB	Jump if above or equal/not below

**Table 2-1 Instruction Set (Continued)**

<b>Mnemonic</b>	<b>Instruction Name</b>
JB/JNAE	Jump if below/not above or equal
JBE/JNA	Jump if below or equal/not above
JC	Jump if carry
JCXZ	Jump if register CX = 0
JE/JZ	Jump if equal/zero
JG/JNLE	Jump if greater/not less or equal
JGE/JNL	Jump if greater or equal/not less
JL/JNGE	Jump if less/not greater or equal
JLE/JNG	Jump if less or equal/not greater
JMP	Jump
JNC	Jump if not carry
JNE/JNZ	Jump if not equal/not zero
JNO	Jump if not overflow
JNP/JPO	Jump if not parity/parity odd
JNS	Jump if not sign
JO	Jump if overflow
JP/JPE	Jump if parity/parity even
JS	Jump if sign
LAHF	Load AH register from flags
LDS	Load pointer using DS
LEA	Load effective address
LEAVE	Restore stack for procedure exit
LES	Load pointer using ES
LOCK	Lock bus during next instruction
LODS	Load byte or word string
LOOP	Loop
LOOPE/ LOOPZ	Loop if equal/zero
LOOPNE/ LOOPNZ	Loop if not equal/not zero
MOV	Move byte or word
MOVS	Move byte or word string
MUL	Multiply byte or word unsigned
NEG	Negate byte or word
NOP	No operation

**Table 2-1 Instruction Set (Continued)**

<b>Mnemonic</b>	<b>Instruction Name</b>
NOT	Logical NOT byte or word
OR	Logical inclusive OR byte or word
OUT	Output byte or word
POP	Pop word off stack
POPA	Pop all general register off stack
POPF	Pop flags off stack
PUSH	Push word onto stack
PUSHA	Push all general registers onto stack
PUSHF	Push flags onto stack
RCL	Rotate left through carry byte or word
RCR	Rotate right through carry byte or word
REP	Repeat
REPE/REPZ	Repeat while equal/zero
REPNE/ REPNZ	Repeat while not equal/not zero
RET0	Return from procedure
ROL	Rotate left byte or word
ROR	Rotate right byte or word
SAHF	Store AH register in flags SF, ZF, AF, PF, and CF
SAL	Shift left arithmetic byte or word
SAR	Shift right arithmetic byte or word
SBB	Subtract byte or word with borrow
SCAS	Scan byte or word string
SHL	Shift left logical byte or word
SHR	Shift right logical byte or word
STC	Set carry flag
STD	Set direction flag
STI	Set interrupt-enable flag
STOS	Store byte or word string
SUB	Subtract byte or word
TEST	Test (logical AND, flags only set) byte or word
XCHG	Exchange byte or word
XLAT	Translate byte
XOR	Logical exclusive OR byte or word



## 2.5 SEGMENTS

The Am186ER and Am188ER microcontrollers use four segment registers:

1. **Data Segment (DS):** The processor assumes that all accesses to the program's variables are from the 64K space pointed to by the DS Register. The data segment holds data, operands, etc.
2. **Code Segment (CS):** This 64K space is the default location for all instructions. All code must be executed from the code segment.
3. **Stack Segment (SS):** The processor uses the SS Register to perform operations that involve the stack, such as pushes and pops. The stack segment is used for temporary space.
4. **Extra Segment (ES):** Usually this segment is used for large string operations and for large data structures. Certain string instructions assume the extra segment as the segment portion of the address. The extra segment is also used (by using segment override) as a spare data segment.

When a segment is not defined for a data movement instruction, it's assumed to be a data segment. An instruction prefix can be used to override the segment register. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 2-2).

**Table 2-2 Segment Register Selection Rules**

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Local Data	Data (DS)	All data references
Instructions	Code (CS)	Instructions (including immediate data)
Stack	Stack (SS)	All stack pushes and pops Any memory references that use the BP Register
External Data (Global)	Extra (ES)	All string instruction references that use the DI Register as an index

## 2.6 DATA TYPES


The Am186ER and Am188ER microcontrollers directly support the following data types:

- **Integer**—A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a two's complement representation.
- **Ordinal**—An unsigned binary numeric value contained in an 8-bit byte or a 16-bit word.
- **Double Word**—A signed binary numeric value contained in two sequential 16-bit addresses, or in a DX::AX register pair.
- **Quad Word**—A signed binary numeric value contained in four sequential 16-bit addresses.
- **Binary-Coded Decimal (BCD)**—An unpacked byte representation of the decimal digits 0–9.
- **ASCII**—A byte representation of alphanumeric and control characters using the ASCII standard of character representation.
- **Packed BCD**—A packed byte representation of two decimal digits (0–9). One digit is stored in each nibble (4 bits) of the byte.

- **String**—A contiguous sequence of bytes or words. A string can contain from 1 byte up to 64 Kbyte.
- **Pointer**—A 16-bit or 32-bit quantity, composed of a 16-bit offset component or a 16-bit segment base component plus a 16-bit offset component.

In general, individual data elements must fit within defined segment limits. Figure 2-5 graphically represents the data types supported by the Am186ER and Am188ER microcontrollers.

**Figure 2-5 Supported Data Types**



## ADDRESSING MODES

The Am186ER and Am188ER microcontrollers use eight categories of addressing modes to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands; six modes are provided to specify the location of an operand in a memory segment.

### Register and Immediate Operands

- **Register Operand Mode**—The operand is located in one of the 8- or 16-bit registers.
- **Immediate Operand Mode**—The operand is included in the instruction.

### Memory Operands

A memory-operand address consists of two 16-bit components: a segment value and an offset. The segment value is supplied by a 16-bit segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset, also called the effective address, is calculated by summing any combination of the following three address elements:

1. **Displacement**—an 8-bit or 16-bit immediate value contained in the instruction
2. **Base**—contents of either the BX or BP base registers
3. **Index**—contents of either the SI or DI index registers

Any carry from the 16-bit addition is ignored. Eight-bit displacements are sign-extended to 16-bit values.

Combinations of the above three address elements define the following six memory addressing modes (see Table 2-3):

1. **Direct Mode**—The operand offset is contained in the instruction as an 8- or 16-bit displacement element.
2. **Register Indirect Mode**—The operand offset is in one of the registers: SI, DI, BX, or BP.
3. **Based Mode**—The operand offset is the sum of an 8- or 16-bit displacement and the contents of a base register (BX or BP).
4. **Indexed Mode**—The operand offset is the sum of an 8- or 16-bit displacement and the contents of an index register (SI or DI).
5. **Based Indexed Mode**—The operand offset is the sum of the contents of a base register (BX or BP) and an index register (SI or DI).
6. **Based Indexed Mode with Displacement**—The operand offset is the sum of a base register's contents, an index register's contents, and an 8-bit or 16-bit displacement.

**Table 2-3 Memory Addressing Mode Examples**

Addressing Mode	Example
Direct	<code>mov ax, ds:4</code>
Register Indirect	<code>mov ax, [si]</code>
Based	<code>mov ax, [bx]4</code>
Indexed	<code>mov ax, [si]4</code>
Based Indexed	<code>mov ax, [si][bx]</code>
Based Indexed with Displacement	<code>mov ax, [si][bx]4</code>

This chapter contains descriptions of the Am186ER and Am188ER microcontroller pins, the bus interface unit, the clock and power management unit, and the power-save operation.

## 3.1

**PIN DESCRIPTIONS****Pin Terminology**

The following terms are used to describe the pins:

**Input**—An input-only pin.

**Output**—An output-only pin.

**Input/Output**—A pin that can be either input or output.

**Synchronous**—Synchronous inputs must meet setup and hold times in relation to CLKOUTA. Synchronous outputs are synchronous to CLKOUTA.

**Asynchronous**—Inputs or outputs that are asynchronous to CLKOUTA.

**A19–A0****Address Bus (output, three-state, synchronous)**

The A19–A0 pins supply nonmultiplexed memory or I/O addresses to the system one-half of a CLKOUTA period earlier than the multiplexed address and data bus (AD15–AD0 on the Am186ER microcontroller or AO15–AO8 and AD7–AD0 on the Am188ER microcontroller). During a bus hold or reset condition, the address bus is in a high-impedance state.

**AD7–AD0****Address and Data Bus (input/output, three-state, synchronous, level-sensitive)**

These time-multiplexed pins supply partial memory or I/O addresses, as well as data, to the system. AD7–AD0 supply the low-order 8 bits of an address to the system during the first period of a bus cycle ( $t_1$ ). On a write, these pins supply data to the system during the remaining periods of that cycle ( $t_2$ ,  $t_3$ , and  $t_4$ ). On a read, these pins latch data at the end of  $t_3$ .

Also, if  $\overline{S0}/SREN$  (show read enable) was pulled Low during reset or if the SR bit is set in the Internal Memory Chip Select (IMCS) Register, these pins supply the data read from internal memory during  $t_3$  and  $t_4$ .

On the Am186ER microcontroller, AD7–AD0 combine with AD15–AD8 to form a complete multiplexed address and 16-bit data bus.

On the Am188ER microcontroller, AD7–AD0 combine with AO15–AO8 to form a complete multiplexed address bus while AD7–AD0 is the 8-bit data bus.

The address phase of these pins can be disabled. See the  $\overline{\text{ADEN}}$  description with the  $\overline{\text{BHE/ADEN}}$  pin. When  $\overline{\text{WLB}}$  is not asserted, these pins are three-stated during  $t_2$ ,  $t_3$ , and  $t_4$ .

During a bus hold or reset condition, the address and data bus is in a high-impedance state.

During a power-on reset, the address and data bus pins (AD15–AD0 for the Am186ER microcontroller, AO15–AO8 and AD7–AD0 for the Am188ER microcontroller) can also be used to load system configuration information into the internal Reset Configuration Register. The system information is latched on the rising edge of RES.

#### AD15–AD8

##### **Address and Data Bus, Am186ER Microcontroller Only (input/output, three-state, synchronous, level-sensitive)**

These time-multiplexed pins supply partial memory or I/O addresses, as well as data, to the system. AD15–AD8 supply the high-order 8 bits of an address to the system during the first period of a bus cycle ( $t_1$ ). On a write, these pins supply data to the system during the remaining periods of that cycle ( $t_2$ ,  $t_3$ , and  $t_4$ ). On a read, these pins latch data at the end of  $t_3$ .

Also, if  $\overline{\text{S0/SREN}}$  (show read enable) was pulled Low during reset or if the SR bit is set in the Internal Memory Chip Select (IMCS) Register, these pins supply the data read from internal memory during  $t_3$  and  $t_4$ .

On the Am186ER microcontroller, AD15–AD8 combine with AD7–AD0 to form a complete multiplexed address and 16-bit data bus.

The address phase of these pins can be disabled. See the  $\overline{\text{ADEN}}$  description with the  $\overline{\text{BHE/ADEN}}$  pin. When  $\overline{\text{WHB}}$  is not asserted, these pins are three-stated during  $t_2$ ,  $t_3$ , and  $t_4$ .

During a bus hold or reset condition, the address and data bus is in a high-impedance state. During a power-on reset, the address and data bus pins (AD15–AD0 for the Am186ER microcontroller, AO15–AO8 and AD7–AD0 for the Am188ER microcontroller) can also be used to load system configuration information into the internal Reset Configuration Register. The system information is latched on the rising edge of RES.

#### AO15–AO8

##### **Address-Only Bus, Am188ER Microcontroller Only (output, three-state, synchronous, level-sensitive)**

The address-only bus (AO15–AO8) contains valid high-order address bits from bus cycles  $t_1$ – $t_4$ . These outputs are three-stated during a bus hold or reset.

On the Am188ER microcontroller, AO15–AO8 combine with AD7–AD0 to form a complete multiplexed address bus while AD7–AD0 is the 8-bit data bus.

During a power-on reset on the Am188ER microcontroller, the AO15–AO8 and AD7–AD0 pins can also be used to load system configuration information into an internal register for later use.

#### ALE

##### **Address Latch Enable (output, synchronous)**

The ALE pin indicates to the system that an address appears on the address and data bus (AD15–AD0 for the Am186ER microcontroller or

AO15–AO8 and AD7–AD0 for the Am188ER microcontroller). The address is guaranteed to be valid on the trailing edge of ALE. This pin is three-stated during ONCE mode.

**ARDY****Asynchronous Ready (input, asynchronous, level-sensitive)**

This pin indicates to the microcontroller that the addressed memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUTA and is active High. The falling edge of ARDY must be synchronized to CLKOUTA. To always assert the ready condition to the microcontroller, tie ARDY High. If the system does not use ARDY, tie the pin Low to yield control to SRDY.

 **$\overline{\text{BHE/ADEN}}$** **Bus High Enable, Am186ER Microcontroller Only (three-state, output, synchronous)****Address Enable, Am186ER Microcontroller Only (input, internal pullup)**

$\overline{\text{BHE}}$ —During a memory access, this pin and the least significant address bit (AD0 and A0) indicate to the system which bytes of the data bus (upper, lower, or both) participate in a bus cycle. The  $\overline{\text{BHE/ADEN}}$  and AD0 pins are encoded as shown in the following table.

$\overline{\text{BHE/ADEN}}$	AD0	Type of Bus Cycle
0	0	Word Transfer
0	1	High Byte Transfer (Bits 15–8)
1	0	Low Byte Transfer (Bits 7–0)
1	1	Refresh

$\overline{\text{BHE}}$  is asserted during  $t_1$  and remains asserted through  $t_3$  and  $t_W$ .  $\overline{\text{BHE}}$  does not need to be latched.  $\overline{\text{BHE}}$  is three-stated during bus hold and reset conditions.

On the Am186ER microcontroller,  $\overline{\text{WLB}}$  and  $\overline{\text{WHB}}$  implement the functionality of  $\overline{\text{BHE}}$  and AD0 for high and low byte write enables.

$\overline{\text{BHE/ADEN}}$  also signals DRAM refresh cycles when using the multiplexed address and data (AD) bus. A refresh cycle is indicated when both  $\overline{\text{BHE/ADEN}}$  and AD0 are High. During refresh cycles, the A bus and the AD bus are not guaranteed to provide the same address during the address phase of the AD bus cycle. For this reason, the A0 signal cannot be used in place of the AD0 signal to determine refresh cycles. PSRAM refreshes also provide an additional  $\overline{\text{RFSH}}$  signal (see the  $\overline{\text{MCS3/RFSH}}$  pin description).

$\overline{\text{ADEN}}$ —If  $\overline{\text{BHE/ADEN}}$  is held High or left three-stated during power-on reset, the address portion of the AD bus (AD15–AD0) is enabled or disabled during  $\overline{\text{LCS}}$  and  $\overline{\text{UCS}}$  bus cycles based on the DA bit in the Upper Memory Chip Select (UMCS) and Low Memory Chip Select (LMCS) registers. If the DA bit is set, the memory address is accessed on the A19–A0 pins. This mode of operation reduces power consumption.

If  $\overline{\text{BHE/ADEN}}$  is held Low on power-on reset, the AD bus always drives both addresses and data. (S6 and UZI also assume their normal

functionality in this instance. See Table 3-1 on page 3-10.) The pin is sampled within three crystal clock cycles after the rising edge of RES. BHE/ADEN is three-stated during bus holds and ONCE mode.

See section 5.5.1 and section 5.5.2 for additional information on enabling and disabling the AD bus during the address phase of a bus cycle.

<b>CLKOUTA</b>	<p><b>Clock Output A (output, synchronous)</b></p> <p>This pin supplies the internal clock to the system. Depending on the value of the Power-Save Control (PDCON) Register, CLKOUTA operates at either the CPU fundamental clock frequency (which varies with the Divide By Two, Times One, and Times Four clocking modes), the power-save frequency, or is three-stated. CLKOUTA remains active during reset and bus hold conditions.</p>
<b>CLKOUTB</b>	<p><b>Clock Output B (output, synchronous)</b></p> <p>This pin supplies an additional clock to the system. Depending on the value of the Power-Save Control (PDCON) Register, CLKOUTB operates at either the CPU fundamental clock frequency (which varies with the Divide By Two, Times One, and Times Four clocking modes), the power-save frequency, or is three-stated. CLKOUTB remains active during reset and bus hold conditions.</p>
<b><math>\overline{\text{DEN}}</math></b>	<p><b>Data Enable (output, three-state, synchronous)</b></p> <p>This pin supplies an output enable to an external data-bus transceiver. <math>\overline{\text{DEN}}</math> is asserted during memory, I/O, and interrupt acknowledge cycles. <math>\overline{\text{DEN}}</math> is deasserted when DT/<math>\overline{\text{R}}</math> changes state. <math>\overline{\text{DEN}}</math> is three-stated during a bus hold or reset condition.</p>
<b>DRQ1–DRQ0</b>	<p><b>DMA Requests (input, synchronous, level-sensitive)</b></p> <p>These pins indicate to the microcontroller that an external device is ready for DMA channel 1 or channel 0 to perform a transfer. DRQ1–DRQ0 are level-triggered and internally synchronized.</p> <p>The DRQ signals are not latched and must remain active until serviced.</p>
<b>DT/<math>\overline{\text{R}}</math></b>	<p><b>Data Transmit or Receive (output, three-state, synchronous)</b></p> <p>This pin indicates which direction data should flow through an external data-bus transceiver. When DT/<math>\overline{\text{R}}</math> is asserted High, the microcontroller transmits data. When this pin is deasserted Low, the microcontroller receives data. DT/<math>\overline{\text{R}}</math> is three-stated during a bus hold or reset condition.</p>
<b>GND</b>	<p><b>Ground</b></p> <p>These pins connect the system ground to the microcontroller.</p>
<b>HLDA</b>	<p><b>Bus Hold Acknowledge (output, synchronous)</b></p> <p>When an external bus master requests control of the local bus (by asserting HOLD), the microcontroller completes the bus cycle in progress and then relinquishes control of the bus to the external bus master by asserting HLDA and three-stating <math>\overline{\text{DEN}}</math>, RD, WR, <math>\overline{\text{S2}}\text{--}\overline{\text{S0}}</math>, AD15–AD0, S6, A19–A0, BHE, WHB, WLB, and DT/<math>\overline{\text{R}}</math>, and then driving the chip selects <math>\overline{\text{UCS}}</math>, <math>\overline{\text{LCS}}</math>, <math>\overline{\text{MCS3}}\text{--}\overline{\text{MCS0}}</math>, <math>\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}</math>, and <math>\overline{\text{PCS3}}\text{--}\overline{\text{PCS0}}</math> High.</p>

When the external bus master has finished using the local bus, it indicates this to the microcontroller by deasserting HOLD. The microcontroller responds by deasserting HLDA.

If the microcontroller requires access to the bus (e.g., for refresh), it will deassert HLDA before the external bus master deasserts HOLD. The external bus master must be able to deassert HOLD and allow the microcontroller access to the bus.

## HOLD

### **Bus Hold Request (input, synchronous, level-sensitive)**

This pin indicates to the microcontroller that an external bus master needs control of the local bus. For more information, see the HLDA pin description.

The Am186ER and Am188ER microcontrollers' HOLD latency time, the time between HOLD request and HOLD acknowledge, is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests received by the processor. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency can be as great as four bus cycles. This occurs if a DMA word transfer operation is taking place (Am186ER microcontroller only) from an odd address to an odd address. This is a total of 16 clock cycles or more if wait states are required. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer.

## INT0

### **Maskable Interrupt Request 0 (input, asynchronous)**

This pin indicates to the microcontroller that an interrupt request has occurred. If the INT0 pin is not masked, the microcontroller transfers program execution to the location specified by the INT0 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee the interrupt is recognized, the device issuing the request must continue asserting INT0 until the request is acknowledged.

## INT1/SELECT

### **Maskable Interrupt Request 1 (input, asynchronous) Slave Select (input, asynchronous)**

**INT1**—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT1 pin is not masked, the microcontroller transfers program execution to the location specified by the INT1 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally, and can be edge-triggered or level-triggered. To guarantee the interrupt is recognized, the device issuing the request must continue asserting INT1 until the request is acknowledged.

**SELECT**—When the microcontroller interrupt control unit is operating as a slave to an external master interrupt controller, this pin indicates to the microcontroller that an interrupt type appears on the address and data bus. The INT0 pin must indicate to the microcontroller that an interrupt has occurred before the SELECT pin indicates to the microcontroller that the interrupt type appears on the bus.



**INT2/ $\overline{\text{INTA0}}$** **Maskable Interrupt Request 2 (input, asynchronous)  
Interrupt Acknowledge 0 (output, synchronous)**

**INT2**—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT2 pin is not masked, the microcontroller transfers program execution to the location specified by the INT2 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee the interrupt is recognized, the device issuing the request must continue asserting INT2 until the request is acknowledged. INT2 becomes  $\overline{\text{INTA0}}$  when INT0 is configured in Cascade mode.

**$\overline{\text{INTA0}}$** —When the microcontroller interrupt control unit is operating in Cascade mode, this pin indicates to the system that the microcontroller needs an interrupt type to process the interrupt request on INT0. The peripheral issuing the interrupt request must provide the microcontroller with the corresponding interrupt type.

**INT3/ $\overline{\text{INTA1}}$ /IRQ****Maskable Interrupt Request 3 (input, asynchronous)  
Interrupt Acknowledge 1 (output, synchronous)  
Slave Interrupt Request (output, synchronous)**

**INT3**—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT3 pin is not masked, the microcontroller then transfers program execution to the location specified by the INT3 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee the interrupt is recognized, the device issuing the request must continue asserting INT3 until the request is acknowledged. INT3 becomes  $\overline{\text{INTA1}}$  when INT1 is configured in Cascade mode.

**$\overline{\text{INTA1}}$** —When the microcontroller interrupt control unit is operating in Cascade mode, this pin indicates to the system that the microcontroller needs an interrupt type to process the interrupt request on INT1. The peripheral issuing the interrupt request must provide the microcontroller with the corresponding interrupt type.

**IRQ**—When the microcontroller interrupt control unit is operating as a slave to an external master interrupt controller, this pin lets the microcontroller issue an interrupt request to the external master interrupt controller.

**INT4****Maskable Interrupt Request 4 (input, asynchronous)**

This pin indicates to the microcontroller that an interrupt request has occurred. If the INT4 pin is not masked, the microcontroller then transfers program execution to the location specified by the INT4 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee the interrupt is recognized, the device issuing the request must continue asserting INT4 until the request is acknowledged.

<b><math>\overline{\text{LCS}}/\overline{\text{ONCE0}}</math></b>	<b>Lower Memory Chip Select (output, synchronous, internal pullup) ONCE Mode Request 0 (input)</b>
	<p><math>\overline{\text{LCS}}</math>—This pin indicates to the system that a memory access is in progress to the lower memory block. The size of the lower memory block is programmable up to 512 Kbyte. <math>\overline{\text{LCS}}</math> is held High during a bus hold condition.</p> <p><math>\overline{\text{ONCE0}}</math>—During reset, this pin and <math>\overline{\text{UCS}}/\overline{\text{ONCE1}}</math> indicate to the microcontroller the mode in which it should operate. <math>\overline{\text{ONCE0}}</math> and <math>\overline{\text{ONCE1}}</math> are sampled on the rising edge of <math>\overline{\text{RES}}</math>. If both pins are asserted Low, the microcontroller enters ONCE mode; otherwise, it operates normally.</p> <p>In ONCE mode, all pins assume a high-impedance state and remain in that state until a subsequent reset occurs. To guarantee that the microcontroller does not inadvertently enter ONCE mode, <math>\overline{\text{ONCE0}}</math> has a weak internal pullup resistor that is active only during a reset.</p>
<b><math>\overline{\text{MCS3}}/\overline{\text{RFSH}}</math></b>	<b>Midrange Memory Chip Select 3 (output, synchronous, internal pullup) Automatic Refresh (output, synchronous)</b>
	<p><math>\overline{\text{MCS3}}</math>—This pin indicates to the system that a memory access is in progress to the fourth region of the midrange memory block. The base address and size of the midrange memory block are programmable. <math>\overline{\text{MCS3}}</math> is held High during a bus hold condition. In addition, this pin has a weak internal pullup resistor that is active during reset.</p> <p><math>\overline{\text{RFSH}}</math>—This pin provides a signal timed for auto refresh to PSRAM devices. It is only enabled to function as a refresh pulse when the PSRAM mode bit is set in the LMCS Register. An active Low pulse is generated for 1.5 clock cycles with an adequate deassertion period to ensure that overall auto refresh cycle time is met.</p>
<b><math>\overline{\text{MCS2}}\text{--}\overline{\text{MCS0}}</math></b>	<b>Midrange Memory Chip Selects (output, synchronous, internal pullup)</b>
	<p>These pins indicate to the system that a memory access is in progress to the corresponding region of the midrange memory block. The base address and size of the midrange memory block are programmable. <math>\overline{\text{MCS2}}\text{--}\overline{\text{MCS0}}</math> are held High during a bus hold condition. In addition, they have weak internal pullup resistors that are active during a reset.</p> <p>Unlike the <math>\overline{\text{UCS}}</math> and <math>\overline{\text{LCS}}</math> chip selects, the <math>\overline{\text{MCS}}</math> outputs assert with the multiplexed AD address bus.</p>
<b>NMI</b>	<b>Nonmaskable Interrupt (input, synchronous, edge-sensitive)</b>
	<p>This pin indicates to the microcontroller that an interrupt request has occurred. The NMI signal is the highest priority hardware interrupt and, unlike the INT4–INT0 pins, cannot be masked. The microcontroller always transfers program execution to the location specified by the nonmaskable interrupt vector in the microcontroller interrupt vector table when NMI is asserted.</p> <p>Although NMI is the highest priority interrupt source, it does not participate in the priority resolution process of the maskable interrupts. There is no bit associated with NMI in the interrupt in-service or interrupt request registers. This means that a new NMI request can interrupt an</p>

executing NMI interrupt service routine. As with all hardware interrupts, the IF (interrupt flag) is cleared when the processor takes the interrupt, disabling the maskable interrupt sources. However, if maskable interrupts are re-enabled by software in the NMI interrupt service routine (via the STI instruction for example), the fact that an NMI is currently in service will not have any effect on the priority resolution of maskable interrupt requests. For this reason, it is strongly advised that the interrupt service routine for NMI does not enable the maskable interrupts.

An NMI transition from Low to High is latched and synchronized internally, and it initiates the interrupt at the next instruction boundary. To guarantee that the interrupt is recognized, the NMI pin must be asserted for at least one CLKOUTA period. Because NMI is rising edge sensitive, holding the pin High during reset has no effect on program execution.

### **$\overline{PCS3}$ – $\overline{PCS0}$ Peripheral Chip Selects (output, synchronous)**

These pins indicate to the system that a memory access is in progress to the corresponding region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable.  $\overline{PCS3}$ – $\overline{PCS0}$  are held High during a bus hold or reset condition.

Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{PCS}$  outputs assert with the multiplexed AD address bus.

**Note:**  $\overline{PCS4}$  is not available on the Am186ER and Am188ER microcontrollers. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

### **$\overline{PCS5/A1}$ Peripheral Chip Select 5 (output, synchronous) Latched Address Bit 1 (output, synchronous)**

**$\overline{PCS5}$** —This pin indicates to the system that a memory access is in progress to the sixth region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable.  $\overline{PCS5}$  is held High during a bus hold or reset condition. It is also held High during reset.

**Note:** Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{PCS}$  outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

**A1**—When the EX bit in the  $\overline{MCS}$  and  $\overline{PCS}$  Auxiliary Register is 0, this pin supplies an internally latched address bit 1 to the system. During a bus hold condition, A1 retains its previously latched value.

### **$\overline{PCS6/A2}$ Peripheral Chip Select 6 (output, synchronous) Latched Address Bit 2 (output, synchronous)**

**$\overline{PCS6}$** —This pin indicates to the system that a memory access is in progress to the seventh region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable.  $\overline{PCS6}$  is held High during a bus hold or reset condition.

**Note:** Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{PCS}$  outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the original 80C186 and 80C188 microcontrollers.

**A2**—When the EX bit in the  $\overline{MCS}$  and  $\overline{PCS}$  Auxiliary Register is 0, this pin supplies an internally latched address bit 2 to the system. During a bus hold condition, A2 retains its previously latched value.

### PIO31–PIO0 (Shared)

#### Programmable I/O Pins (input/output, asynchronous, open-drain)

The Am186ER and Am188ER microcontrollers provide 32 individually programmable I/O pins. The pins that are multiplexed with PIO31–PIO0 are listed in Table 3-1 and Table 3-2. Each PIO can be programmed with the following attributes: PIO function (enabled/disabled), direction (input/output), and weak pullup or pulldown. See Chapter 12 for the PIO control registers.

On the Am186ER and Am 188ER microcontrollers, the internal pullup resistor has a value of approximately 100 kohms. The internal pulldown resistor has a value of approximately 100 kohms.

After power-on reset, the PIO pins default to various configurations. The Power-On Reset Status column in Table 3-1 and Table 3-2 lists the defaults for the PIOs. The system initialization code must reconfigure any PIOs as required.

If PIO29 (S6/ $\overline{CLKSEL1}$ ) is to be used in input mode, the input device must not drive PIO29 Low during power-on reset. The pin defaults to a PIO input with pullup, so it does not need to be driven High externally.

The A19–A17 address pins default to normal operation on power-on reset, allowing the processor to correctly begin fetching instructions at the boot address FFFF0h. The  $\overline{DT/R}$ ,  $\overline{DEN}$ , and SRDY pins also default to normal operation on power-on reset.

**Table 3-1 PIO Pin Assignments—Numeric Listing**

PIO No.	Associated Pin	Power-On Reset Status
0	TMRIN1	Input with pullup
1	TMROUT1	Input with pulldown
2	$\overline{\text{PCS6/A2}}$	Input with pullup
3	$\overline{\text{PCS5/A1}}$	Input with pullup
4	$\text{DT}/\overline{\text{R}}$	Normal operation <sup>(3)</sup>
5	$\overline{\text{DEN}}$	Normal operation <sup>(3)</sup>
6	SRDY	Normal operation <sup>(4)</sup>
7 <sup>(1)</sup>	A17	Normal operation <sup>(3)</sup>
8 <sup>(1)</sup>	A18	Normal operation <sup>(3)</sup>
9 <sup>(1)</sup>	A19	Normal operation <sup>(3)</sup>
10	TMROUT0	Input with pulldown
11	TMRIN0	Input with pullup
12	DRQ0	Input with pullup
13	DRQ1	Input with pullup
14	$\overline{\text{MCS0}}$	Input with pullup
15	$\overline{\text{MCS1}}$	Input with pullup
16	$\overline{\text{PCS0}}$	Input with pullup
17	$\overline{\text{PCS1}}$	Input with pullup
18	$\overline{\text{PCS2}}$	Input with pullup
19	$\overline{\text{PCS3}}$	Input with pullup
20	SCLK	Input with pullup
21	SDATA	Input with pullup
22	SDEN0	Input with pulldown
23	SDEN1	Input with pulldown
24	$\overline{\text{MCS2}}$	Input with pullup
25	$\overline{\text{MCS3/RFSH}}$	Input with pullup
26 <sup>(1,2)</sup>	$\overline{\text{UZI/CLKSEL2}}$	Input with pullup
27	TXD	Input with pullup
28	RXD	Input with pullup
29 <sup>(1,2)</sup>	$\overline{\text{S6/CLKSEL1}}$	Input with pullup
30	INT4	Input with pullup
31	INT2	Input with pullup

**Notes:**

1. These pins are used by emulators. (Emulators also use  $\overline{\text{S2}}\text{--}\overline{\text{S0}}$ ,  $\overline{\text{RES}}$ , NMI, CLKOUTA,  $\overline{\text{BHE}}$ , ALE, AD15–AD0, and A16–A0.)
2. These pins revert to normal operation if  $\overline{\text{BHE/ADEN}}$  (Am186ER microcontroller) or  $\overline{\text{RFSH2/ADEN}}$  (Am188ER microcontroller) is held Low during power-on reset.
3. When used as a PIO, input with pullup option available.
4. When used as a PIO, input with pulldown option available.

**Table 3-2 PIO Pin Assignments—Alphabetic Listing**

Associated Pin	PIO No.	Power-On Reset Status
A17 <sup>(1)</sup>	7	Normal operation <sup>(3)</sup>
A18 <sup>(1)</sup>	8	Normal operation <sup>(3)</sup>
A19 <sup>(1)</sup>	9	Normal operation <sup>(3)</sup>
$\overline{\text{DEN}}$	5	Normal operation <sup>(3)</sup>
DRQ0	12	Input with pullup
DRQ1	13	Input with pullup
DT/ $\overline{\text{R}}$	4	Normal operation <sup>(3)</sup>
INT2	31	Input with pullup
INT4	30	Input with pullup
$\overline{\text{MCS0}}$	14	Input with pullup
$\overline{\text{MCS1}}$	15	Input with pullup
$\overline{\text{MCS2}}$	24	Input with pullup
$\overline{\text{MCS3/RFSH}}$	25	Input with pullup
$\overline{\text{PCS0}}$	16	Input with pullup
$\overline{\text{PCS1}}$	17	Input with pullup
$\overline{\text{PCS2}}$	18	Input with pullup
$\overline{\text{PCS3}}$	19	Input with pullup
$\overline{\text{PCS5/A1}}$	3	Input with pullup
$\overline{\text{PCS6/A2}}$	2	Input with pullup
RXD	28	Input with pullup
S6/CLKSEL <sub>1</sub> <sup>(1,2)</sup>	29	Input with pullup
SCLK	20	Input with pullup
SDATA	21	Input with pullup
SDEN0	22	Input with pulldown
SDEN1	23	Input with pulldown
SRDY	6	Normal operation <sup>(4)</sup>
TMRIN0	11	Input with pullup
TMRIN1	0	Input with pullup
TMROUT0	10	Input with pulldown
TMROUT1	1	Input with pulldown
TXD	27	Input with pullup
UZI/CLKSEL <sub>2</sub> <sup>(1,2)</sup>	26	Input with pullup

**Notes:**

1. These pins are used by emulators. (Emulators also use  $\overline{\text{S2}}\text{--}\overline{\text{S0}}$ ,  $\overline{\text{RES}}$ , NMI, CLKOUTA,  $\overline{\text{BHE}}$ , ALE, AD15–AD0, and A16–A0.)
2. These pins revert to normal operation if  $\overline{\text{BHE/ADEN}}$  (Am186ER microcontroller) or  $\overline{\text{RFSH2/ADEN}}$  (Am188ER microcontroller) is held Low during power-on reset.
3. When used as a PIO, input with pullup option available.
4. When used as a PIO, input with pulldown option available.

<b><math>\overline{RD}</math></b>	<p><b>Read Strobe (output, synchronous, three-state)</b></p> <p><b><math>\overline{RD}</math></b>—This pin indicates to the system that the microcontroller is performing a memory or I/O read cycle. <math>\overline{RD}</math> is guaranteed not to be asserted before the address and data bus is three-stated during the address-to-data transition. <math>\overline{RD}</math> is three-stated during bus holds and ONCE mode.</p>
<b><math>\overline{RES}</math></b>	<p><b>Reset (input, asynchronous, level-sensitive)</b></p> <p>This pin causes the microcontroller to perform a reset. When <math>\overline{RES}</math> is asserted, the microcontroller immediately terminates its present activity, clears its internal logic, and CPU control is transferred to the reset address FFFF0h.</p> <p><math>\overline{RES}</math> must be held Low for at least 1 ms. The assertion of <math>\overline{RES}</math> can be asynchronous to CLKOUTA because <math>\overline{RES}</math> is synchronized internally. For proper initialization, <math>V_{CC}</math> must be within specifications, and CLKOUTA must be stable for more than four CLKOUTA periods during which <math>\overline{RES}</math> is asserted.</p> <p>The microcontroller begins fetching instructions approximately 6.5 CLKOUTA periods after <math>\overline{RES}</math> is deasserted. This input is provided with a Schmitt trigger to facilitate power-on <math>\overline{RES}</math> generation via an RC network.</p>
<b><math>\overline{RFSH2/ADEN}</math></b>	<p><b>Refresh 2 (three-state, output, synchronous) Address Enable (input, internal pullup)</b></p> <p><b><math>\overline{RFSH2}</math></b>—Available on the Am188ER microcontroller only, <math>\overline{RFSH2/ADEN}</math> is asserted Low to signify a DRAM refresh bus cycle. The use of <math>\overline{RFSH2/ADEN}</math> to signal a refresh is not valid when PSRAM mode is selected. Instead, the <math>\overline{MCS3/RFSH}</math> signal is provided to the PSRAM. During reset, this pin is a pullup. This pin is three-stated during bus holds and ONCE mode.</p> <p><b><math>\overline{ADEN}</math></b>—If <math>\overline{RFSH2/ADEN}</math> is held High or left floating on power-on reset, the AD bus (AO15–AO8 and AD7–AD0) is enabled or disabled during the address portion of <math>\overline{LCS}</math> and <math>\overline{UCS}</math> bus cycles based on the DA bit in the LMCS and UMCS registers. If the DA bit is set, the memory address is accessed on the A19–A0 pins. This mode of operation reduces power consumption. There is a weak internal pullup resistor on <math>\overline{RFSH2/ADEN}</math>, so no external pullup is required.</p> <p>If <math>\overline{RFSH2/ADEN}</math> is held Low on power-on reset, the AD bus drives both addresses and data. (S6 and UZI also assume their normal functionality in this instance. See Table 3-1 on page 3-10.) The pin is sampled within three crystal clock cycles after the rising edge of <math>\overline{RES}</math>. <math>\overline{RFSH2/ADEN}</math> is three-stated during bus holds and ONCE mode.</p> <p>See section 5.5.1 and section 5.5.2 for additional information on enabling and disabling the AD bus during the address phase of a bus cycle.</p>
<b>RXD</b>	<p><b>Receive Data (input, asynchronous)</b></p> <p>This pin supplies asynchronous serial receive data from the system to the internal UART of the microcontroller.</p>

<b><math>\overline{S2}</math></b>	<p><b>Bus Cycle Status (output, three-state, synchronous)</b></p> <p><math>\overline{S2}</math>—This pin indicates to the system the type of bus cycle in progress. <math>\overline{S2}</math> can be used as a logical memory or I/O indicator. <math>\overline{S2}</math>–<math>\overline{S0}</math> are three-stated during bus holds, hold acknowledges, and ONCE mode. During reset, these pins are pullups. The <math>\overline{S2}</math>–<math>\overline{S0}</math> pins are encoded as shown in Table 3-3.</p>
<b><math>\overline{S1}/\overline{IMDIS}</math></b>	<p><b>Bus Cycle Status (output, three-state, synchronous)</b> <b>Internal Memory Disable (input, internal pullup)</b></p> <p><math>\overline{S1}</math>—This pin indicates to the system the type of bus cycle in progress. <math>\overline{S1}</math> can be used as a data transmit or receive indicator. <math>\overline{S2}</math>–<math>\overline{S0}</math> are three-stated during bus holds, hold acknowledges, and ONCE mode. During reset, these pins are pullups. The <math>\overline{S2}</math>–<math>\overline{S0}</math> pins are encoded as shown in Table 3-3.</p> <p><math>\overline{IMDIS}</math>—If asserted during reset, this pin disables internal memory. Internal Memory Disable mode is provided for emulation and debugging purposes.</p>
<b><math>\overline{S0}/\overline{SREN}</math></b>	<p><b>Bus Cycle Status (output, three-state, synchronous)</b> <b>Show Read Enable (input, internal pullup)</b></p> <p><math>\overline{S0}</math>—This pin indicates to the system the type of bus cycle in progress. <math>\overline{S2}</math>–<math>\overline{S0}</math> are three-stated during bus holds, hold acknowledges, and ONCE mode. During reset, these pins are pullups. The <math>\overline{S2}</math>–<math>\overline{S0}</math> pins are encoded as shown in Table 3-3.</p> <p><math>\overline{SREN}</math>—If asserted during reset, this pin enables data read from internal memory to be shown/driven on the AD15–AD0 bus. Note that if a byte read is being shown, the unused byte will also be driven on the AD15–AD0 bus. This mode is provided for emulation and debugging purposes.</p>

**Table 3-3 Bus Cycle Encoding**

<b><math>\overline{S2}</math></b>	<b><math>\overline{S1}</math></b>	<b><math>\overline{S0}</math></b>	<b>Bus Cycle</b>
0	0	0	Interrupt acknowledge
0	0	1	Read data from I/O
0	1	0	Write data to I/O
0	1	1	Halt
1	0	0	Instruction fetch
1	0	1	Read data from memory
1	1	0	Write data to memory
1	1	1	None (passive)

<b><math>\overline{S6}/\overline{CLKSEL1}</math></b>	<p><b>Bus Cycle Status Bit 6 (output, synchronous)</b> <b>Clock Select 1 (input, internal pullup)</b></p> <p><math>\overline{S6}</math>—During the second and remaining periods of a cycle (<math>t_2</math>, <math>t_3</math>, and <math>t_4</math>), this pin is asserted High to indicate a DMA-initiated bus cycle. During a bus hold or reset condition, <math>\overline{S6}</math> is three-stated.</p>
--	---



**CLKSEL1**—The clocking mode of the Am186ER and Am188ER microcontrollers is controlled by  $\overline{UZI}/\overline{CLKSEL2}$  and  $S6/\overline{CLKSEL1}$ . Both  $\overline{CLKSEL2}$  and  $\overline{CLKSEL1}$  are held High during power-on reset because of an internal pullup resistor. The default clocking mode—Times Four—is used if neither clock select is asserted Low during reset.

If  $\overline{CLKSEL1}$  is held Low during power-on reset, the chip enters the Divide by Two clocking mode where the fundamental clock is derived by dividing the external clock input by two. If Divide by Two mode is selected, the PLL is disabled. See Table 3-4, “Clocking Modes,” on page 3-16.

This pin is latched within three crystal clock cycles after the rising edge of  $\overline{RES}$ . Note that clock selection must be stable four clock cycles prior to exiting reset (i.e.,  $\overline{RES}$  going High).

If  $S6/\overline{CLKSEL1}$  is to be used as a programmable interrupt (PIO29) in input mode, the input device must not drive the pin Low during power-on reset.  $S6/\overline{CLKSEL1}$  defaults to a PIO input with pullup, so it does not need to be driven High externally.

**SCLK****Serial Clock (output, synchronous, three-state)**

This pin supplies the synchronous serial interface (SSI) clock to a slave device, allowing transmit and receive operations to be synchronized between the microcontroller and the slave. SCLK is derived from the microcontroller internal clock and then divided by 2, 4, 8, or 16, depending on register settings.

An access to any of the SSR or SSD registers activates SCLK for eight SCLK cycles (see Figure 13-5 and Figure 13-6 on page 13-8). When SCLK is inactive, it is held High by the microcontroller. SCLK is three-stated during ONCE mode.

**SDATA****Serial Data (input/output, synchronous)**

This pin transmits and receives synchronous serial interface (SSI) data to and from a slave device. When SDATA is inactive, a weak keeper holds the last value of SDATA on the pin.

**SDEN1–SDEN0****Serial Data Enables (output, synchronous)**

These pins enable data transfers on ports 1 and 0 of the synchronous serial interface (SSI). The microcontroller asserts either SDEN1 or SDEN0 at the beginning of a transfer and deasserts it after the transfer is complete. When SDEN1–SDEN0 are inactive, they are held Low by the microcontroller. SDEN1–SDEN0 are three-stated during ONCE mode.

**SRDY****Synchronous Ready (input, synchronous, level-sensitive)**

This pin indicates to the microcontroller that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active High input synchronized to CLKOUTA.

Using SRDY instead of ARDY allows a relaxed system timing because of the elimination of the one-half clock period required to internally synchronize ARDY. To always assert the ready condition to the microcontroller, tie SRDY High. If the system does not use SRDY, tie the pin Low to yield control to ARDY.

<b>TMRIN0</b>	<p><b>Timer Input 0 (input, synchronous, edge-sensitive)</b></p> <p>This pin supplies a clock or control signal to the internal microcontroller timer 0. After internally synchronizing a Low-to-High transition on TMRIN0, the microcontroller increments the timer. TMRIN0 must be tied High if not being used.</p>
<b>TMRIN1</b>	<p><b>Timer Input 1 (input, synchronous, edge-sensitive)</b></p> <p>This pin supplies a clock or control signal to the internal microcontroller timer 1. After internally synchronizing a Low-to-High transition on TMRIN1, the microcontroller increments the timer. TMRIN1 must be tied High if not being used.</p>
<b>TMROUT0</b>	<p><b>Timer Output 0 (output, synchronous)</b></p> <p>This pin supplies the system with either a single pulse or a continuous waveform with a programmable duty cycle.</p>
<b>TMROUT1</b>	<p><b>Timer Output 1 (output, synchronous)</b></p> <p>This pin supplies the system with either a single pulse or a continuous waveform with a programmable duty cycle.</p>
<b>TXD</b>	<p><b>Transmit Data (output, asynchronous)</b></p> <p>This pin supplies asynchronous serial transmit data to the system from the internal UART of the microcontroller.</p>
<b>UCS/<math>\overline{\text{ONCE}}1</math></b>	<p><b>Upper Memory Chip Select (output, synchronous) ONCE Mode Request 1 (input, internal pullup)</b></p> <p><b><math>\overline{\text{UCS}}</math></b>—This pin indicates to the system that a memory access is in progress to the upper memory block. The base address and size of the upper memory block are programmable up to 512 Kbyte. <math>\overline{\text{UCS}}</math> is held High during a bus hold condition.</p> <p>After power-on reset, <math>\overline{\text{UCS}}</math> is asserted because the processor begins executing at FFFF0h and the default configuration for the <math>\overline{\text{UCS}}</math> chip select is 64 Kbyte from F0000h to FFFFFh. See section 5.5.1.</p> <p><b><math>\overline{\text{ONCE}}1</math></b>—During reset, this pin and <math>\overline{\text{ONCE}}0</math> indicate to the microcontroller the mode in which it should operate. <math>\overline{\text{ONCE}}0</math> and <math>\overline{\text{ONCE}}1</math> are sampled on the rising edge of <math>\overline{\text{RES}}</math>. If both pins are asserted Low, the microcontroller enters ONCE mode; otherwise, it operates normally. In ONCE mode, all pins assume a high-impedance state and remain in that state until a subsequent reset occurs. To guarantee that the microcontroller does not inadvertently enter ONCE mode, <math>\overline{\text{ONCE}}1</math> has a weak internal pullup resistor that is active only during a reset.</p>
<b><math>\overline{\text{UZI}}/\overline{\text{CLKSEL}}2</math></b>	<p><b>Upper Zero Indicate (output, synchronous)</b></p> <p><b><math>\overline{\text{UZI}}</math></b>—This pin lets the designer determine whether an access to the interrupt vector table is in progress by ORing it with bits 15–10 of the address and data bus (AD15–AD10 on the Am186ER microcontroller and AO15–AO10 on the Am188ER microcontroller). <math>\overline{\text{UZI}}/\overline{\text{CLKSEL}}2</math> is the logical AND of the inverted A19–A16 bits, and it asserts in the first period of a bus cycle and is held throughout the cycle.</p> <p><math>\overline{\text{UZI}}/\overline{\text{CLKSEL}}2</math> is three-stated during bus holds and ONCE mode.</p>

**CLKSEL2**—The clocking mode of the Am186ER and Am188ER microcontrollers is controlled by  $\overline{UZI}/\text{CLKSEL2}$  and  $\overline{S6}/\text{CLKSEL1}$  during reset. Both  $\overline{\text{CLKSEL2}}$  and  $\overline{\text{CLKSEL1}}$  are held High during power-on reset because of an internal pullup resistor. The default clocking mode—Times Four—is used if neither clock select is asserted Low during reset.

If  $\overline{\text{CLKSEL2}}$  is held Low during power-on reset, the processor enters Times One mode. See Table 3-4.

This pin is latched within three crystal clock cycles after the rising edge of  $\overline{\text{RES}}$ . Note that clock selection must be stable four clock cycles prior to exiting reset (i.e.,  $\overline{\text{RES}}$  going High).

$\overline{UZI}/\text{CLKSEL2}$  is three-stated during bus holds and ONCE mode.

**Table 3-4 Clocking Modes**

CLKSEL2	CLKSEL1	Clocking Mode
H	H	Times Four
H	L	Divide by Two
L	H	Times One
L	L	Reserved <sup>1</sup>

**Notes:**

<sup>1</sup> The Reserved clocking mode should not be used. Entering the Reserved clocking mode may cause unpredictable system behavior.

$V_{CC}$

**Power Supply (input)**

These pins supply power (+3.3 V) to the microcontroller.

$\overline{\text{WHB}}$

**Write High Byte, Am186ER Microcontroller Only (output, three-state, synchronous)**

This pin and  $\overline{\text{WLB}}$  indicate to the system which bytes of the data bus (upper, lower, or both) participate in a write cycle. In 80C186 designs, this information is provided by  $\overline{\text{BHE}}$ , the least-significant address bit (AD0), and by  $\overline{\text{WR}}$ . However, by using  $\overline{\text{WHB}}$  and  $\overline{\text{WLB}}$ , the standard system-interface logic and external address latch that were required are eliminated.

$\overline{\text{WHB}}$  is asserted with AD15–AD8.  $\overline{\text{WHB}}$  is the logical OR of  $\overline{\text{BHE}}$  and  $\overline{\text{WR}}$ . During reset, this pin is a pullup. This pin is three-stated during bus holds and ONCE mode.

$\overline{\text{WLB}}/\overline{\text{WB}}$

**Write Low Byte, Am186ER Microcontroller Only (output, three-state, synchronous)**

**Write Byte, Am188ER Microcontroller Only (output, three-state, synchronous)**

$\overline{\text{WLB}}$ —This pin and  $\overline{\text{WHB}}$  indicate to the system which bytes of the data bus (upper, lower, or both) participate in a write cycle. In 80C186 designs, this information is provided by  $\overline{\text{BHE}}$ , the least-significant address bit (AD0), and by  $\overline{\text{WR}}$ . However, by using  $\overline{\text{WHB}}$  and  $\overline{\text{WLB}}$ , the

standard system interface logic and external address latch that were required are eliminated.

$\overline{WLB}$  is asserted with AD7–AD0.  $\overline{WLB}$  is the logical OR of AD0 and  $\overline{WR}$ . This pin is three-stated during bus holds and ONCE mode.

**$\overline{WB}$** —On the Am188ER microcontroller, this pin indicates a write to the bus.  $\overline{WB}$  uses the same early timing as the nonmultiplexed address bus.  $\overline{WB}$  is associated with AD7–AD0. This pin is three-stated during bus holds and ONCE mode.

 **$\overline{WR}$** **Write Strobe (output, synchronous)**

**$\overline{WR}$** —This pin indicates to the system that the data on the bus is to be written to a memory or I/O device.  $\overline{WR}$  is three-stated during a bus hold or reset condition.

**X1****Crystal Input (input)**

This pin and the X2 pin provide connections for a fundamental mode crystal used by the internal oscillator circuit. If providing an external clock source, connect the source to X1 and leave X2 unconnected. Unlike the rest of the pins on the Am186ER and Am188ER microcontrollers, X1 is not 5-V tolerant and has a maximum input equal to  $V_{CC}$ .

**X2****Crystal Output (output)**

This pin and the X1 pin provide connections for a fundamental mode crystal used by the internal oscillator circuit. If providing an external clock source, connect the source to X1 and leave X2 unconnected. Unlike the rest of the pins on the Am186ER and Am188ER microcontrollers, X2 is not 5-V tolerant and has a maximum input equal to  $V_{CC}$ .

**3.1.1 Pins That Are Used by Emulators**

The following pins are used by emulators: A19–A0, AO15–AO8, AD7–AD0, ALE,  $\overline{BHE}/\overline{ADEN}$  (on the Am186ER microcontroller), CLKOUTA,  $\overline{RFSH2}/\overline{ADEN}$  (on the Am188ER microcontroller),  $\overline{RD}$ ,  $\overline{S2}$ ,  $\overline{S1}/\overline{IMDIS}$ ,  $\overline{S0}/\overline{SREN}$ , S6/CLKSEL1, and  $\overline{UZI}/\overline{CLKSEL2}$ .

Emulators require that S6/CLKSEL1 and  $\overline{UZI}/\overline{CLKSEL2}$  be configured in their normal functionality, that is, as S6 and  $\overline{UZI}$ .

If  $\overline{BHE}/\overline{ADEN}$  (on the Am186ER microcontroller) or  $\overline{RFSH2}/\overline{ADEN}$  (on the Am188ER microcontroller) is held Low during the rising edge of  $\overline{RES}$ , S6 and  $\overline{UZI}$  are configured in their normal functionality, instead of as PIOs, at reset.

## 3.2 BUS OPERATION

The industry-standard 80C186 and 80C188 microcontrollers use a multiplexed address and data (AD) bus. The address is present on the AD bus only during the  $t_1$  clock phase. The Am186ER and Am188ER microcontrollers continue to provide the multiplexed AD bus and, in addition, provide a nonmultiplexed address (A) bus. The A bus provides an address to the system for the complete bus cycle ( $t_1$ – $t_4$ ).

For systems where power consumption is a concern, it is possible to disable the address from being driven on the AD bus on the Am186ER microcontroller and on the AD and AO buses on the Am188ER microcontroller during the normal address portion of the bus cycle for accesses to UCS and/or LCS address spaces. In this mode, the affected bus is placed in a high-impedance state during the address portion of the bus cycle. This feature is enabled through the DA bits in the UMCS and LMCS registers. When address disable is in effect, the number of signals that assert on the bus during all normal bus cycles to the associated address space is reduced, thus decreasing power consumption, reducing processor switching noise, and preventing bus contention with memory devices and peripherals when operating at high clock rates. On the Am188ER microcontroller, the address is driven on A015–A08 during the data portion of the bus cycle, regardless of the setting of the DA bits.

If the  $\overline{\text{ADEN}}$  pin is pulled Low during processor reset, the value of the DA bits in the UMCS and LMCS registers is ignored and the address is driven on the AD bus for all accesses, thus preserving the industry-standard 80C186 and 80C188 microcontrollers' multiplexed address bus and providing support for existing emulation tools.


Figure 3-1 on page 3-19 shows the affected signals during a normal read or write operation for an Am186ER microcontroller. The address and data will be multiplexed onto the AD bus.

Figure 3-2 on page 3-19 shows an Am186ER microcontroller bus cycle when address bus disable is in effect. This results in the AD bus operating in a nonmultiplexed data-only mode. The A bus will provide the address during a read or write operation.


Figure 3-3 on page 3-20 shows the affected signals during a normal read or write operation for an Am188ER microcontroller. The multiplexed address/data mode is compatible with 80C188 microcontrollers and might be used to take advantage of existing logic or peripherals.

Figure 3-4 on page 3-20 shows an Am188ER microcontroller bus cycle when address bus disable is in effect. The address and data are not multiplexed. The AD7–AD0 signals will have only data on the bus, while the A bus will have the address during a read or write operation. The AO bus will also have the address during  $t_2$ – $t_4$ .


**Figure 3-1 Am186ER Microcontroller Address Bus—Normal Read and Write Operation**




**Figure 3-2 Am186ER Microcontroller—Read and Write with Address Bus Disable In Effect**



**Figure 3-3 Am188ER Microcontroller Address Bus—Normal Read and Write Operation**



**Figure 3-4 Am188ER Microcontroller—Read and Write with Address Bus Disable In Effect**



### 3.3 BUS INTERFACE UNIT

The bus interface unit controls all accesses to external peripherals and memory devices. External accesses include those to memory devices, as well as those to memory-mapped and I/O-mapped peripherals and the peripheral control block. The Am186ER and Am188ER microcontrollers provide an enhanced bus interface unit with the following features:

- A nonmultiplexed address bus
- Separate byte write enables for high and low bytes in the Am186ER microcontroller
- Pseudo-static RAM (PSRAM) support

The standard 80C186 multiplexed address and data bus requires system-interface logic and an external address latch. On the Am186ER and Am188ER microcontrollers, new byte write enables, PSRAM control logic, and a new nonmultiplexed address bus can reduce design costs by eliminating external logic.

Timing diagrams for the operations described in this chapter appear in the *Am186ER and Am188ER Microcontrollers Data Sheet*, order #20732.

#### 3.3.1 Nonmultiplexed Address Bus

The nonmultiplexed address bus (A19–A0) is valid one-half CLKOUTA cycle in advance of the address on the AD bus. When used in conjunction with the modified  $\overline{UCS}$  and  $\overline{LCS}$  outputs and the byte write enable signals, the A19–A0 bus provides a seamless interface to SRAM, PSRAM, and Flash/EPROM memory systems.

#### 3.3.2 Byte Write Enables

The Am186ER microcontroller provides two signals that act as byte write enables— $\overline{WHB}$  (Write High Byte, AD15–AD8) and  $\overline{WLB}$  (Write Low Byte, AD7–AD0).  $\overline{WHB}$  is the logical AND of  $\overline{BHE}$  and  $\overline{WR}$  ( $\overline{WHB}$  is Low when both  $\overline{BHE}$  and  $\overline{WR}$  are Low).  $\overline{WLB}$  is the logical AND of AD0 and  $\overline{WR}$  ( $\overline{WLB}$  is Low when both AD0 and  $\overline{WR}$  are both Low).

The Am188ER microcontroller provides one signal for byte write enables— $\overline{WB}$  (Write Byte).  $\overline{WB}$  is the logical AND of  $\overline{WHB}$  and  $\overline{WLB}$ , which are not present on the Am188ER microcontroller.

The byte write enables are driven in conjunction with the demultiplexed address bus as required for the write timing requirements of common SRAMs.

#### 3.3.3 Pseudo Static RAM (PSRAM) Support

The Am186ER and Am188ER microcontrollers support the use of PSRAM devices in low memory chip select (LCS) space only. When PSRAM mode is enabled, the timing for the  $\overline{LCS}$  signal is modified by the chip select control unit to provide a  $\overline{CS}$  precharge period during PSRAM accesses. The 50-MHz timing of the Am186ER microcontroller is appropriate to allow 70-ns PSRAM to run with one wait state. PSRAM mode is enabled through a bit in the Low Memory Chip Select (LMCS) Register. (See section 5.5.2 on page 5-6.) The PSRAM feature is disabled on CPU reset.

In addition to the  $\overline{LCS}$  timing changes for PSRAM precharge, the PSRAM devices also require periodic refresh of all internal row addresses to retain their data. Although refresh of PSRAM can be accomplished several ways, the Am186ER and Am188ER microcontrollers implement auto refresh only. The microcontroller generates a refresh signal,  $\overline{RFSH}$ , to the PSRAM devices when PSRAM mode is enabled. No refresh address is required by the PSRAM when using the auto refresh mechanism. The  $\overline{RFSH}$  signal is multiplexed with the  $\overline{MCS3}$  signal pin. When PSRAM mode is enabled,  $\overline{MCS3}$  is not available for use as a chip select signal.



The refresh control unit must be programmed before accessing PSRAM in LCS space. The refresh counter in the Clock Prescaler (CDRAM) Register must be configured with the required refresh interval value. The ending address of LCS space and the ready and wait-state generation in the LMCS Register must also be programmed.

The refresh counter reload value in the CDRAM Register should not be set to less than 18 (12h) in order to provide time for processor cycles within refresh. In PSRAM mode, the refresh address counter must be set to 0000h to prevent another chip select from asserting.  $\overline{\text{LCS}}$  is held High during a refresh cycle. The A19–A0 bus is not used during refresh cycles. The LMCS Register must be configured to external Ready ignored (R2=1) with one wait state (R1–R0=01b), and the PSRAM mode enable bit (PSE) must be set to 1. See section 5.5.2 on page 5-6.

### 3.4 CLOCK AND POWER MANAGEMENT UNIT

The clock and power management unit of the Am186ER and Am188ER microcontrollers includes a phase-locked loop (PLL) and a second programmable system clock output (CLKOUTB).

#### 3.4.1 Phase-Locked Loop (PLL)

In a traditional 80C186/188 design, the crystal frequency is twice that of the desired internal clock. Because of the internal PLL on the Am186ER and Am188ER microcontrollers, the internal clock generated by the microcontroller (CLKOUTA) can operate at up to four times the frequency of the crystal. The Am186ER and Am188ER microcontrollers operate in the following modes:

- Divide by Two—The frequency of the system clock is half the frequency of the crystal. PLL is disabled.
- Times One—The frequency of the system clock is the same as the external crystal. PLL is enabled.
- Times Four—The frequency of the system clock is four times the frequency of the crystal. PLL is enabled.

The default Times Four mode must be used for processor frequencies above 40 MHz. The Divide by Two mode should be used for frequencies below 16 MHz. The clocking mode is selected using  $\overline{\text{CLKSEL1}}$  and  $\overline{\text{CLKSEL2}}$  on reset. Table 3-5 provides the maximum and minimum frequencies for X1, X2, and CLKOUTA according to clocking mode.

**Table 3-5 Maximum and Minimum Clock Frequencies**

Mode	X1/X2 Max	X1/X2 Min	CLKOUTA Max	CLKOUTA Min
Divide by 2	40 MHz	—	20 MHz	—
Times 1	40 MHz	16 MHz	40 MHz	16 MHz
Times 4	12.5 MHz	4 MHz	50 MHz	16 MHz


### 3.4.2 Crystal-Driven Clock Source

The internal oscillator circuit of the microcontroller is designed to function with a parallel resonant fundamental crystal. Because of the PLL, the crystal frequency can be twice, equal to, or one quarter of the processor frequency. Do not replace a crystal with an LC or RC equivalent.

The X1 and X2 signals are connected to an internal inverting amplifier (oscillator) that provides, along with the external feedback loading, the necessary phase shift (Figure 3-5). In such a positive feedback circuit, the inverting amplifier has an output signal (X2) 180 degrees out of phase of the input signal (X1). The external feedback network provides an additional 180-degree phase shift. In an ideal system, the input to X1 will have 360 or zero degrees of phase shift.

The external feedback network is designed to be as close as possible to ideal. If the feedback network is not providing necessary phase shift, negative feedback will dampen the output of the amplifier and negatively affect the operation of the clock generator. Values for the loading on X1 and X2 must be chosen to provide the necessary phase shift and crystal operation.

**Figure 3-5 Oscillator Configurations**



**Note:**  
*X1 and X2 are not 5-V tolerant. The X1 maximum input is  $V_{CC}$ .*


### 3.4.3 External Source Clock

Alternately, the internal oscillator can be driven from an external clock source. This source should be connected to the input of the inverting amplifier (X1) with the output (X2) allowed to float. X1 and X2 are not 5-V tolerant and X1 has a maximum input equal to  $V_{CC}$ .

### 3.4.4 System Clocks

Figure 3-6 shows the organization of the clocks. The 80C186 microcontroller system clock has been renamed CLKOUTA. CLKOUTB is provided as an additional output.

**Figure 3-6 Clock Organization**



**Notes:**

1. Set via PDCON Register

CLKOUTA and CLKOUTB operate at either the CPU clock (power-save) frequency or the fundamental clock (PLL or input divider) frequency. The output drivers for both clocks are individually programmable for drive enable or disable.

The provision of two clock outputs lets the system designer configure one clock output to run at the PLL frequency and the other to run at the CPU clock frequency. Individual drive enable bits allow selective enabling of just one or both of these clock outputs.

### 3.4.5 Power-Save Operation

The power-save mode reduces power consumption and heat dissipation, which can reduce power supply costs and size in all systems and extend battery life in portable systems. In power-save mode, operation of the CPU and internal peripherals continues at a slower clock frequency. When a hardware interrupt occurs, the CPU and internal peripheral clock automatically returns to the fundamental clock frequency on the internal clock's next rising edge of  $t_3$ .

**Note:** Power-save operation requires that clock-dependent devices be reprogrammed for clock frequency changes. Software drivers must be aware of clock frequency.



## 4.1

**OVERVIEW**

The Am186ER and Am188ER microcontroller integrated peripherals are controlled by 16-bit read/write registers. The peripheral registers are contained within an internal 256-byte control block—the peripheral control block (PCB). Registers are physically located in the peripheral devices they control, but they are addressed as a single 256-byte block. Figure 4-1 shows a map of the peripheral control block registers.

Code that is intended to execute on the Am188ER microcontroller should perform all writes to the PCB registers as byte writes. These writes will transfer 16 bits of data to the PCB Register even if an 8-bit register is named in the instruction. For example, `out dx, al` results in the value of `ax` being written to the port address in `dx`. Reads to the PCB should be done as word reads. Code written in this manner will run correctly on the Am188ER microcontroller and on the Am186ER microcontroller. Unaligned reads and writes to the PCB result in unpredictable behavior on both the Am186ER and Am188ER microcontrollers.

The peripheral control block can be mapped into either memory or I/O space. The base address of the control block must be on an even 256-byte boundary (i.e., the lower eight bits of the base address are 00h). Internal logic recognizes control block addresses and responds to bus cycles. During bus cycles to internal registers, the bus controller signals the operation externally (i.e., the  $\overline{RD}$ ,  $\overline{WR}$ , status, address, and data lines are driven as in a normal bus cycle), but the data bus, SRDY, and ARDY are ignored.

At reset, the Peripheral Control Block Relocation Register is set to 20FFh, which maps the control block to start at FF00h in I/O space. An offset map of the 256-byte peripheral control register block is shown in Figure 4-1. See section 4.1.1 on page 4-4 for a complete description of the Peripheral Control Block Relocation (RELREG) Register.

**Figure 4-1 Peripheral Control Block Register Map**

Offset (Hexadecimal)	Register Name	
FE	Peripheral Control Block Relocation Register	} Chapter 4
F6	Reset Configuration Register	
F4	Processor Release Level Register	
F0	PDCON Register	
E6	Watchdog Timer	} Chapter 8
E4	Enable RCU Register	} Chapter 7
E2	Clock Prescaler Register	
E0	Memory Partition Register	
DA	DMA 1 Control Register	} Chapter 11
D8	DMA 1 Transfer Count Register	
D6	DMA 1 Destination Address High Register	
D4	DMA 1 Destination Address Low Register	
D2	DMA 1 Source Address High Register	
D0	DMA 1 Source Address Low Register	
CA	DMA 0 Control Register	
C8	DMA 0 Transfer Count Register	
C6	DMA 0 Destination Address High Register	
C4	DMA 0 Destination Address Low Register	
C2	DMA 0 Source Address High Register	
C0	DMA 0 Source Address Low Register	
AC	Internal Memory Chip Select Register	} Chapter 6
A8	PCS and MCS Auxiliary Register	} Chapter 5
A6	Midrange Memory Chip Select Register	
A4	Peripheral Chip Select Register	
A2	Low Memory Chip Select Register	
A0	Upper Memory Chip Select Register	
88	Serial Port Baud Rate Divisor Register	} Chapter 12
86	Serial Port Receive Register	
84	Serial Port Transmit Register	
82	Serial Port Status Register	
80	Serial Port Control Register	

**Notes:**

Gaps in offset addresses indicate reserved registers.


 Changed from 80C186 microcontroller.

**Figure 4-1 Peripheral Control Block Register Map (Continued)**

Offset (Hexadecimal)	Register Name	
7A	PIO Data 1 Register	Chapter 14
78	PIO Direction 1 Register	
76	PIO Mode 1 Register	
74	PIO Data 0 Register	
72	PIO Direction 0 Register	
70	PIO Mode 0 Register	
66	Timer 2 Mode/Control Register	Chapter 10
62	Timer 2 Maxcount Compare A Register	
60	Timer 2 Count Register	
5E	Timer 1 Mode/Control Register	
5C	Timer 1 Maxcount Compare B Register	
5A	Timer 1 Maxcount Compare A Register	
58	Timer 1 Count Register	
56	Timer 0 Mode/Control Register	
54	Timer 0 Maxcount Compare B Register	
52	Timer 0 Maxcount Compare A Register	
50	Timer 0 Count Register	
44	Serial Port Interrupt Control Register	Chapter 9
42	Watchdog Timer Control Register	
40	INT4 Control Register	
3E	INT3 Control Register	
3C	INT2 Control Register	
3A	INT1 Control Register	
38	INT0 Control Register	
36	DMA 1 Interrupt Control Register	
34	DMA 0 Interrupt Control Register	
32	Timer Interrupt Control Register	
30	Interrupt Status Register	
2E	Interrupt Request Register	
2C	In-service Register	
2A	Priority Mask Register	
28	Interrupt Mask Register	
26	Poll Status Register	
24	Poll Register	
22	End-of-Interrupt Register	
20	Interrupt Vector Register	
18	Synchronous Serial Receive Register	Chapter 13
16	Synchronous Serial Transmit 0 Register	
14	Synchronous Serial Transmit 1 Register	
12	Synchronous Serial Enable Register	
10	Synchronous Serial Status Register	

**Notes:**

Gaps in offset addresses indicate reserved registers.

 Changed from 80C186 microcontroller.



**4.1.1 Peripheral Control Block Relocation Register (RELREG, Offset FEh)**


The peripheral control block is mapped into either memory or I/O space by programming the Peripheral Control Block Relocation (RELREG) Register (see Figure 4-2). This register is a 16-bit register at offset FEh from the control block base address. The RELREG Register provides the upper 12 bits of the base address of the control block. The control block is effectively an internal chip select range.

Other chip selects can overlap the control block only if they are programmed to zero wait states and ignore external ready. If the control register block is mapped into I/O space, the upper four bits of the base address must be programmed as 0000b (because I/O addresses are only 16 bits wide).

In addition to providing relocation information for the control block, the RELREG Register contains a bit that places the interrupt controller into either Slave mode or Master mode.

At reset, the RELREG Register is set to 20FFh, which maps the control block to start at FF00h in I/O space. An offset map of the 256-byte peripheral control register block is shown in Figure 4-1.

**Figure 4-2 Peripheral Control Block Relocation Register (RELREG, offset FEh)**



The value of the RELREG Register is 20FFh at reset.

**Bit 15: Reserved**

**Bit 14: Slave/Master (S/M)**—Configures the interrupt controller for Slave mode when set to 1 and for Master mode when set to 0.

**Bit 13: Reserved**

**Bit 12: Memory/I/O Space (M/I0)**—When set to 1, the peripheral control block (PCB) is located in memory space. When set to 0, the PCB is located in I/O space.

**Bits 11–0: Relocation Address Bits (R19–R8)**—R19–R8 define the upper address bits of the PCB base address. The lower eight bits (R7–R0) default to 00h. R19–R16 are ignored when the PCB is mapped to I/O space.


### 4.1.2 Reset Configuration Register (RESCON, Offset F6h)

The Reset Configuration (RESCON) Register (see Figure 4-3) in the peripheral control block latches system-configuration information that is presented to the processor on the address/data bus (AD15–AD0 for the Am186ER or AO15–AO8 and AD7–AD1 for the Am188ER) during the rising edge of reset. The interpretation of this information is system specific. The processor does not impose any predetermined interpretation, but simply provides a means for communicating this information to software.

When the  $\overline{\text{RES}}$  input is asserted Low, the contents of the address/data bus are written into the RESCON Register. The system can place configuration information on the address/data bus using weak external pullup or pulldown resistors, or using an external driver that is enabled during reset. The processor does not drive the address/data bus during reset.

For example, the RESCON Register could be used to provide the software with the position of a configuration switch in the system. Using weak external pullup and pulldown resistors on the address and data bus, the system could provide the microcontroller with a value corresponding to the position of a jumper during a reset.

**Figure 4-3 Reset Configuration Register (RESCON, offset F6h)**



On reset, the RESCON Register is set to the value found on AD15–AD0.


**Bits 15–0: Reset Configuration (RC)**—There is a one-to-one correspondence between address/data bus signals during the reset and the Reset Configuration Register's bits. On the Am186ER microcontroller, AD15 corresponds to bit 15 of the Reset Configuration Register, and so on. On the Am188ER microcontroller, AO15 corresponds to register bit 15, and AD7 corresponds to bit 7. Once  $\overline{\text{RES}}$  is deasserted, the RESCON Register holds its value. This value can be read by software to determine the configuration information.

The contents of the RESCON Register are read-only and remain valid until the next processor reset.

### 4.1.3 Processor Release Level Register (PRL, Offset F4h)

The Processor Release Level (PRL) Register (Figure 4-4) is a read-only register that specifies the processor version. The format of the Processor Release Level Register is shown in Figure 4-4.

**Figure 4-4 Processor Release Level Register (PRL, offset F4h)**



The values of the PRL Register bits 15–8 are listed in Table 4-1.

**Bits 15–9: Processor Release Level (PRL)**—This field is a 7-bit, read-only identification number that specifies the processor release level for either the Am186ER or Am188ER microcontroller. Each release level is numbered one higher than the previous level.

**Bit 8:**—This bit is 0 in the Am186ER microcontroller. This bit is 1 in the Am188ER microcontroller.

The values of bits 15–8 of the PRL Register for the Am186ER and Am188ER microcontrollers are shown in Table 4-1.


**Table 4-1 Processor Release Level (PRL) Register High-Order Byte Values**

Bits 15–8	Processor Release Level
28h	Am186ER revision B
29h	Am188ER revision B

**Bits 7–0: Reserved**—Value is undefined

#### 4.1.4 Power-Save Control Register (PDCON, Offset F0h)

**Figure 4-5 Power-Save Control Register (PDCON, offset F0h)**



The value of the PDCON Register is 0000h at reset.

**Bit 15: Enable Power-Save Mode (PSEN)**—When set to 1, enables Power-Save mode and divides the internal operating clock by the value in F2–F0. PSEN is automatically cleared when an external interrupt occurs, including those generated by on-chip peripheral devices. The value of the PSEN bit is not restored by the execution of an IRET instruction. Software interrupts (INT instruction) and exceptions do not clear the PSEN bit, and interrupt service routines for these conditions should do so if desired. This bit is 0 after processor reset.

**Bits 14–12: Reserved**—Read back as 0.

**Bit 11: CLKOUTB Output Frequency (CBF)**—When set to 1, CLKOUTB follows the crystal input (PLL) frequency. When set to 0, CLKOUTB follows the internal processor frequency (after the clock divisor). Set to 0 on reset.

CLKOUTB can be used as a full-speed clock source in Power-Save mode.

**Bit 10: CLKOUTB Drive Disable (CBD)**—When set to 1, CBD three-states the clock output driver for CLKOUTB. When set to 0, CLKOUTB is driven as an output. Set to 0 on reset.

**Bit 9: CLKOUTA Output Frequency (CAF)**—When set to 1, CLKOUTA follows the crystal input (PLL) frequency. When set to 0, CLKOUTA follows the internal processor frequency (after the clock divisor). Set to 0 on reset.

CLKOUTA can be used as a full-speed clock source in Power-Save mode.

**Bit 8: CLKOUTA Drive Disable (CAD)**—When set to 1, CAD three-states the clock output driver for CLKOUTA. When set to 0, CLKOUTA is driven as an output. Set to 0 on reset.

**Bits 7–3: Reserved**—Read back as 0.

**Bits 2–0: Clock Divisor Select (F2–F0)**—Controls the division factor when Power-Save mode is enabled. Allowable values are as follows:

F2	F1	F0	Divider Factor
0	0	0	Divide by 1 ( $2^0$ )
0	0	1	Divide by 2 ( $2^1$ )
0	1	0	Divide by 4 ( $2^2$ )
0	1	1	Divide by 8 ( $2^3$ )
1	0	0	Divide by 16 ( $2^4$ )
1	0	1	Divide by 32 ( $2^5$ )
1	1	0	Divide by 64 ( $2^6$ )
1	1	1	Divide by 128 ( $2^7$ )

## 4.2 INITIALIZATION AND PROCESSOR RESET

Processor initialization or startup is accomplished by driving the  $\overline{RES}$  input pin Low.  $\overline{RES}$  must be Low during power-up to ensure proper device initialization.  $\overline{RES}$  forces the Am186ER and Am188ER microcontrollers to terminate all execution and local bus activity. No instruction or bus activity occurs as long as  $\overline{RES}$  is active.

After  $\overline{RES}$  is deasserted and an internal processing interval elapses, the microcontroller begins execution with the instruction at physical location FFFF0h.  $\overline{RES}$  also sets some registers to predefined values as shown in Table 4-2.

**Table 4-2 Initial Register State After Reset**

Register Name	Mnemonic	Value at Reset	Comments
Processor Status Flags	F	F002h	Interrupts disabled
Instruction Pointer	IP	0000h	
Code Segment	CS	FFFFh	Boot address is FFFF0h
Data Segment	DS	0000h	DS = ES = SS = 0000h
Extra Segment	ES	0000h	
Stack Segment	SS	0000h	
Processor Release Level	PRL	XXxxh	PRL XX = Revision (lower half-word is undefined)
Peripheral Control Block Relocation	RELREG	20FFh	Peripheral control block located at FF00h in I/O space and interrupt controller in Master mode
Memory Partition	MDRAM	0000h	Refresh base address is 00000h
Enable RCU	EDRAM	0000h	Refresh disabled, counter = 0
Upper Memory Chip Select	UMCS	F03Bh	$\overline{UCS}$ active for 64K from F000h to FFFFh, 3 wait states, external Ready signal required
Serial Port Control	SPCT	0000h	Serial port interrupts disabled, no loopback, no break, BRKVAL low, no parity, word length = 7, 1 stop bit, transmitter and receiver disabled
PIO Direction 1	PIODIR1	FFFFh	
PIO Mode 1	PIOMODE1	0000h	
PIO Direction 0	PIODIR0	FC0Fh	
PIO Mode 0	PIOMODE0	0000h	
Serial Port Interrupt Control	SPICON	001Fh	Serial port interrupt masked, priority 7
Watchdog Timer Control	WDTCON	C080h	Watchdog enabled
Watchdog Timer Interrupt Control	WDCON	000Fh	Watchdog timer interrupt masked, priority 7
INT4 Control	I4CON	000Fh	Int4 interrupt masked, edge-triggered, priority 7
INT3 Control	I3CON	000Fh	Int3 interrupt masked, edge-triggered, priority 7
INT2 Control	I2CON	000Fh	Int2 interrupt masked, edge-triggered, priority 7
INT1 Control	I1CON	000Fh	Int1 interrupt masked, edge-triggered, priority 7
INT0 Control	I0CON	000Fh	Int0 interrupt masked, edge-triggered, priority 7
DMA1 Interrupt Control	DMA1CON	000Fh	DMA1 interrupts masked, edge-triggered, priority 7
DMA0 Interrupt Control	DMA0CON	000Fh	DMA0 interrupts masked, edge-triggered, priority 7
Timer Interrupt Control	TCUCON	000Fh	Timer interrupts masked, edge-triggered, priority 7
In-Service	INSERV	0000h	No interrupts are in-service
Priority Mask	PRIMSK	0007h	Allow all interrupts based on priority
Interrupt Mask	IMASK	07FDh	All interrupts masked (off)
Synchronous Serial Control	SSC	0000h	SCLK = 1/2 CLKOUTA, no data enabled
Synchronous Serial Status	SSS	0000h	Synchronous serial port not busy, no errors, no transmit or receive completed.
DMA 1 Control	D1CON	FFF9h	
DMA 0 Control	D0CON	FFF9h	

**Note:**

Registers not listed in this table are undefined at reset.



## 5.1 OVERVIEW

The Am186ER and Am188ER microcontrollers contain logic that provides programmable chip select generation for both memories and peripherals. In addition, the logic can be programmed to provide ready or wait-state generation and latched address bits A1 and A2. The chip select lines are active for all memory and I/O cycles in their programmed areas, whether they are generated by the CPU or by the integrated DMA unit.

The Am186ER and Am188ER microcontrollers provide six chip select outputs for use with external memory devices and six more for use with peripherals in either memory space or I/O space. The six memory chip selects can be used to address three memory ranges. Each peripheral chip select addresses a 256-byte block offset from a programmable base address (see section 4.1.1 on page 4-4).

The Am186ER and Am188ER microcontrollers also provide 32-Kbyte of internal memory, described in Chapter 6. The Internal Memory Chip Select Register is described on page 6-3.

The chip selects are programmed through the use of five 16-bit peripheral registers (Table 5-1). The UMCS Register, offset A0h, is used to program the Upper Memory Chip Select ( $\overline{UCS}$ ). The LMCS Register, offset A2h, is used to program the Lower Memory Chip Select ( $\overline{LCS}$ ). The Midrange Memory Chip Selects ( $\overline{MCS3}$ – $\overline{MCS0}$ ) are programmed through the use of two registers—the Midrange Memory Chip Select (MMCS) Register, offset A6h and the PCS and MCS Auxiliary (MPCS) Register, offset A8h. In addition to its use in configuring the  $\overline{MCS}$  chip selects, the MPCS Register and the PACS Register are used to program the Peripheral Chip Selects ( $\overline{PCS6}$ – $\overline{PCS5}$  and  $\overline{PCS3}$ – $\overline{PCS0}$ ).

**Note:** The  $\overline{PCS4}$  chip select is not implemented on the Am186ER and Am188ER microcontrollers.

**Table 5-1 Chip Select Register Summary**

Offset	Register Mnemonic	Register Name	Affected Pins	Comments
A0h	UMCS	Upper Memory Chip Select	$\overline{UCS}$	Ending address is fixed at FFFFh
A2h	LMCS	Lower Memory Chip Select	$\overline{LCS}$	Starting address is fixed at 0000h
A4h	PACS	Peripheral Chip Select	$\overline{PCS6}$ – $\overline{PCS5}$ $\overline{PCS3}$ – $\overline{PCS0}$	Block size is fixed at 256 bytes
A6h	MMCS	Midrange Chip Select	$\overline{MCS3}$ – $\overline{MCS0}$	Starting address and block size are programmable
A8h	MPCS	$\overline{PCS}$ and $\overline{MCS}$ Auxiliary	$\overline{PCS6}$ – $\overline{PCS5}$ $\overline{PCS3}$ – $\overline{PCS0}$ $\overline{MCS3}$ – $\overline{MCS0}$	Affects both $\overline{PCS}$ and $\overline{MCS}$ chip selects
ACh	IMCS	Internal Memory Chip Select	None.	See Chapter 6, “Internal Memory”

**Note:** A write will enable an external memory or peripheral chip select register.



Except for the  $\overline{UCS}$  chip select, which is active on reset as discussed in section 5.5.1, external memory chip selects are not activated until the associated registers have been accessed by a write operation. The  $\overline{LCS}$  chip select is activated when the LMCS Register is written, the  $\overline{MCS}$  chip selects are activated after both the MMCS and MPCS registers have been written, and the  $\overline{PCS}$  chip selects are activated after both the PACS and MPCS registers have been written.

## 5.2 CHIP SELECT TIMING

The timing for the  $\overline{UCS}$  and  $\overline{LCS}$  outputs has been modified from the 80C186 and 80C188 microcontrollers. These outputs now assert in conjunction with the demultiplexed address bus (A19–A0) for normal memory timing. To make these outputs available earlier in the bus cycle, the number of programmable memory size selections has been reduced.

The  $\overline{MCS3}$ – $\overline{MCS0}$  and  $\overline{PCS}$  chip selects assert with the AD bus.

## 5.3 READY AND WAIT-STATE PROGRAMMING

The Am186ER and Am188ER microcontrollers can be programmed to sense a ready signal for each of the peripheral or memory chip select lines. The ready signal can be either the ARDY or SRDY signal. Each external chip select control register (UMCS, LMCS, MMCS, PACS, and MPCS) contains a single-bit field, R2, that determines whether the external ready signal is required or ignored. When R2 is set to 1, external ready is ignored. When R2 is set to 0, external ready is required.

The number of wait states to be inserted for each access to a peripheral or memory region is programmable. Zero wait states to 15 wait states can be inserted for the  $\overline{PCS3}$ – $\overline{PCS0}$  peripheral chip selects. Zero wait states to three wait states can be inserted for all other chip selects.

Each of the external chip select control registers other than the PACS Register (UMCS, LMCS, MMCS, and MPCS) contains a two-bit field, R1–R0, whose value determines the number of wait states from zero to three to be inserted. A value of 00b in this field specifies no inserted wait states. A value of 11b specifies three inserted wait states.

The  $\overline{PCS3}$ – $\overline{PCS0}$  peripheral chip selects can be programmed for up to 15 wait states. The PACS Register uses bits R3 and R1–R0 for the additional wait states.

When external ready is required (R2 is set to 0), internally programmed wait states will always complete before external ready can terminate or extend a bus cycle. For example, if the internal wait states are set to insert two wait states (R1–R0 = 10b), the processor samples the external ready pin during the first wait-state cycle. If external ready is asserted at that time, the access completes after six cycles (four cycles plus two wait states). If external ready is not asserted during the first wait state, the access is extended until ready is asserted, which is followed by one more wait state followed by  $t_4$ .

## 5.4 CHIP SELECT OVERLAP

Although programming the various chip selects on the Am186ER microcontroller so that multiple chip select signals are asserted for the same physical address is not recommended, it may be unavoidable in some systems. In such systems, the chip selects whose assertions overlap must have the same configuration for ready (external ready required or not required) and the number of wait states to be inserted into the cycle by the processor.

The peripheral control block (PCB) is accessed using internal signals. These internal signals function as chip selects configured with zero wait states and no external ready. Therefore, the PCB can be programmed to addresses that overlap external chip select signals if those external chip selects are programmed to zero wait states with no external ready required.

---

When overlapping an additional chip select with either the  $\overline{\text{LCS}}$  or  $\overline{\text{UCS}}$  chip selects, it must be noted that setting the Disable Address (DA) bit in the LMCS or UMCS Register will disable the address from being driven on the AD bus for all accesses for which the associated chip select is asserted, including any accesses for which multiple chip selects assert.

The  $\overline{\text{MCS}}$  and  $\overline{\text{PCS}}$  chip select pins can be configured as either chip selects (normal function) or as PIO inputs or outputs. It should be noted, however, that the ready and wait state generation logic for these chip selects is in effect regardless of their configurations as chip selects or PIOs. This means that if these chip selects are enabled (by a write to the MMCS and MPCS registers for the  $\overline{\text{MCS}}$  chip selects, or by a write to the PACS and MPCS registers for the  $\overline{\text{PCS}}$  chip selects), the ready and wait state programming for these signals must agree with the programming for any other chip selects with which their assertion would overlap if they were configured as chip selects.

Although the  $\overline{\text{PCS4}}$  signal is not available on an external pin, the ready and wait state logic for this signal still exists internal to the part. For this reason, the  $\overline{\text{PCS4}}$  address space must follow the rules for overlapping chip selects. The ready and wait-state logic for  $\overline{\text{PCS6}}$ – $\overline{\text{PCS5}}$  is disabled when these signals are configured as address bits A2–A1.

Failure to configure overlapping chip selects with the same ready and wait state requirements may cause the processor to hang with the appearance of waiting for a ready signal. This behavior may occur even in a system in which ready is always asserted (ARDY or SRDY tied High).

Configuring PCS in I/O space with LCS or any other chip select configured for memory address 0 is not considered overlapping of the chip selects. Overlapping chip selects refers to configurations where more than one chip select asserts for the same physical address.

## 5.5 CHIP SELECT REGISTERS


The following sections describe the chip select registers.

### 5.5.1 Upper Memory Chip Select Register (UMCS, Offset A0h)

The Am186ER and Am188ER microcontrollers provide the  $\overline{UCS}$  chip select pin for the top of memory. On reset, the microcontroller begins fetching and executing instructions starting at memory location FFFF0h, so upper memory is usually used as instruction memory. To facilitate this usage,  $\overline{UCS}$  defaults to active on reset with a default memory range of 64 Kbyte from F0000h to FFFFFh, external ready required, and three wait states automatically inserted.

The  $\overline{UCS}$  memory range always ends at FFFFFh. The lower boundary is programmable. The Upper Memory Chip Select is configured through the UMCS Register (Figure 5-1).

**Figure 5-1 Upper Memory Chip Select Register (UMCS, offset A0h)**



The value of the UMCS Register at reset is F03Bh.

**Bit 15: Reserved**—Set to 1.

**Bits 14–12: Lower Boundary (LB2–LB0)**—The LB2–LB0 bits define the lower bound of the memory accessed through the  $\overline{UCS}$  chip selects. The number of programmable bits has been reduced from eight bits in the 80C186 and 80C188 microcontrollers to three bits in the Am186ER and Am188ER microcontrollers.

The Am186ER and Am188ER microcontrollers provide an additional block size of 512K, which is not available on the 80C186 and 80C188 microcontrollers. Table 5-2 outlines the possible configurations and differences with the 80C186 and 80C188 microcontrollers.

**Table 5-2 UMCS Block Size Programming Values**

Memory Block Size	Starting Address	LB2–LB0	Comments
64K	F0000h	111b	Default
128K	E0000h	110b	
256K	C0000h	100b	
512K	80000h	000b	Not available on the 80C186 or 80C188 microcontroller

**Bits 11–8: Reserved**

**Bit 7: Disable Address (DA)**—The DA bit enables or disables the AD15–AD0 bus during the address phase of a bus cycle when  $\overline{UCS}$  is asserted. If DA is set to 1, AD15–AD0 is not driven during the address phase of a bus cycle when  $\overline{UCS}$  is asserted. If DA is set to 0, AD15–AD0 is driven during the address phase of a bus cycle. Disabling AD15–AD0 reduces power consumption. DA defaults to 0 at power-on reset.

**Note:** *On the Am188ER microcontroller, the AO15–AO8 address pins are driven during the data phase of the bus cycles, even when the DA bit is set to 1 in either the UMCS or LMCS Register.*

If  $\overline{BHE}/\overline{ADEN}$  (on the Am186ER) or  $\overline{RFSH2}/\overline{ADEN}$  (on the Am188ER) is held Low on the rising edge of  $\overline{RES}$ , then AD15–AD0 is always driven regardless of the DA setting. This configures AD15–AD0 to be enabled regardless of the setting of DA.

If  $\overline{BHE}/\overline{ADEN}$  (on the Am186ER) or  $\overline{RFSH2}/\overline{ADEN}$  (on the Am188ER) is High on the rising edge of  $\overline{RES}$ , then DA in the Upper Memory Chip Select (UMCS) Register and DA in the Lower Memory Chip Select (LMCS) Register control the AD15–AD0 disabling.

See the descriptions of the  $\overline{BHE}/\overline{ADEN}$  and  $\overline{RFSH2}/\overline{ADEN}$  pins in Chapter 3.

**Bits 6: Reserved**—Set to 0.

**Bits 5–3: Reserved**—Set to 1.

**Bit 2: Ready Mode (R2)**—The R2 bit is used to configure the Ready mode for the  $\overline{UCS}$  chip select. If R2 is set to 0, external ready is required. If R2 is set to 1, external ready is ignored. In each case, the processor also uses the value of the R1–R0 bits to determine the number of wait states to insert. R2 defaults to 0 at reset.


**Bits 1–0: Wait-State Value (R1–R0)**—The value of R1–R0 determines the number of wait states inserted into an access to the  $\overline{UCS}$  memory area. From zero to three wait states can be inserted (R1–R0 = 00b to 11b). R1–R0 default to 11b at reset.

### 5.5.2 Low Memory Chip Select Register (LMCS, Offset A2h)

The Am186ER and Am188ER microcontrollers provide the  $\overline{\text{LCS}}$  chip select pin for the bottom of memory. Because the interrupt vector table is located at 00000h at the bottom of memory, the  $\overline{\text{LCS}}$  pin has been provided to facilitate this usage. The  $\overline{\text{LCS}}$  pin is not active on reset, but any write access to the LMCS Register activates this pin.

The Low Memory Chip Select is configured through the LMCS Register (see Figure 5-2).

**Figure 5-2 Low Memory Chip Select Register (LMCS, offset A2h)**



The value of the LMCS Register at reset is undefined.

**Bit 15: Reserved**—Set to 0.

**Bits 14–12: Upper Boundary (UB2–UB0)**—The UB2–UB0 bits define the upper boundary of the memory accessed through the  $\overline{\text{LCS}}$  chip select. Because of the timing requirements of the  $\overline{\text{LCS}}$  output and the nonmultiplexed address bus, the number of programmable memory sizes for the LMCS Register is reduced compared to the 80C186 and 80C188 microcontrollers. Consequently, the number of programmable bits has been reduced from eight bits in the 80C186 and 80C188 microcontrollers to three bits in the Am186ER and Am188ER microcontrollers.

The Am186ER and Am188ER microcontrollers have a block size of 512 Kbyte, which is not available on the 80C186 and 80C188 microcontrollers. Table 5-3 outlines the possible configurations and the differences between the 80C186 and 80C188 microcontrollers and the Am186ER and Am188ER microcontrollers.

**Table 5-3 LMCS Block Size Programming Values**

Memory Block Size	Ending Address	UB2–UB0	Comments
64K	0FFFFh	000b	
128K	1FFFFh	001b	
256K	3FFFFh	011b	
512K	7FFFFh	111b	Not available on the 80C186 and 80C188 microcontrollers

**Bits 11–8: Reserved**—Set to 1.

**Bit 7: Disable Address (DA)**—The DA bit enables or disables the AD15–AD0 bus during the address phase of a bus cycle when  $\overline{\text{LCS}}$  is asserted. If DA is set to 1, AD15–AD0 is not driven during the address phase of a bus cycle when  $\overline{\text{LCS}}$  is asserted. If DA is set to 0, AD15–AD0 is driven during the address phase of a bus cycle. Disabling AD15–AD0 reduces power consumption.

**Note:** *On the Am188ER microcontroller, the AO15–AO8 address pins are driven during the data phase of the bus cycles, even when the DA bit is set to 1 in either the Upper Memory Chip Select Register (UMCS) or the Low Memory Chip Select Register (LMCS).*

If  $\overline{\text{BHE/ADEN}}$  (on the Am186ER) or  $\overline{\text{RFSH2/ADEN}}$  (on the Am188ER) is held Low on the rising edge of  $\overline{\text{RES}}$ , then AD15–AD0 is always driven regardless of the DA setting. This configures AD15–AD0 to be enabled regardless of the setting of DA.

If  $\overline{\text{BHE/ADEN}}$  (on the Am186ER) or  $\overline{\text{RFSH2/ADEN}}$  (on the Am188ER) is High on the rising edge of  $\overline{\text{RES}}$ , then the DA bit in the UMCS Register and the DA bit in the LMCS Register control the AD15–AD0 disabling.

See the descriptions of the  $\overline{\text{BHE/ADEN}}$  and  $\overline{\text{RFSH2/ADEN}}$  pins in Chapter 3.

**Bit 6: PSRAM Mode Enable (PSE)**—The PSE bit is used to enable PSRAM support for the  $\overline{\text{LCS}}$  chip select memory space. When PSE is set to 1, PSRAM support is enabled. When PSE is set to 0, PSRAM support is disabled. The refresh control unit registers EDRAM, MDRAM, and CDRAM, must be configured for auto refresh before PSRAM support is enabled.

**Bits 5–3: Reserved**—Set to 1.

**Bit 2: Ready Mode (R2)**—The R2 bit is used to configure the Ready mode for the  $\overline{\text{LCS}}$  chip select. If R2 is set to 0, external ready is required. If R2 is set to 1, external ready is ignored. In each case, the processor also uses the value of the R1–R0 bits to determine the number of wait states to insert.

**Bits 1–0: Wait-State Value (R1–R0)**—The value of R1–R0 determines the number of wait states inserted into an access to the  $\overline{\text{LCS}}$  memory area. From zero to three wait states can be inserted (R1–R0 = 00b to 11b).

### 5.5.3 Midrange Memory Chip Select Register (MMCS, Offset A6h)

The Am186ER and Am188ER microcontrollers provide four chip select pins,  $\overline{MCS3}$ – $\overline{MCS0}$ , for use within a user-locatable memory block. The base address of the memory block can be located anywhere within the 1-Mbyte memory address space, exclusive of the areas associated with the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects (and, if they are mapped to memory, the address range of the Peripheral Chip Selects,  $\overline{PCS6}$ – $\overline{PCS5}$  and  $\overline{PCS3}$ – $\overline{PCS0}$ ). The  $\overline{MCS}$  address range can overlap the  $\overline{PCS}$  address range if the  $\overline{PCS}$  chip selects are mapped to I/O space.


The Midrange Memory Chip Selects are programmed through two registers. The Midrange Memory Chip Select (MMCS) Register (see Figure 5-3) determines the base address and the ready condition and wait states of the memory block accessed through the  $\overline{MCS}$  pins. The  $\overline{PCS}$  and  $\overline{MCS}$  Auxiliary (MPCS) Register is used to configure the block size. The  $\overline{MCS3}$ – $\overline{MCS0}$  pins are not active on reset. Both the MMCS and MPCS registers must be accessed with a write to activate these chip selects.

Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{MCS3}$ – $\overline{MCS0}$  outputs assert with the multiplexed AD address bus (AD15–AD0 or AO15–AO8 and AD7–AD0) rather than the earlier timing of the A19–A0 bus. The A19–A0 bus can still be used for address selection, but the timing is delayed for a half cycle later than that for  $\overline{UCS}$  and  $\overline{LCS}$ .

**Note:** The  $\overline{MCS3}$ – $\overline{MCS0}$  pins are multiplexed with programmable I/O pins. To enable the  $\overline{MCS3}$ – $\overline{MCS0}$  pins to function as chip selects, the PIO mode and PIO direction settings for the  $\overline{MCS3}$ – $\overline{MCS0}$  pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”

The Midrange Memory Chip Selects are configured by the MMCS Register (Figure 5-3).

**Figure 5-3 Midrange Memory Chip Select Register (MMCS, offset A6h)**



The value of the MMCS Register at reset is undefined.

**Bits 15–9: Base Address (BA19–BA13)**—The base address of the memory block that is addressed by the  $\overline{MCS}$  chip select pins is determined by the value of BA19–BA13. These bits correspond to bits A19–A13 of the 20-bit memory address. Bits A12–A0 of the base address are always 0.

The base address can be set to any integer multiple of the size of the memory block size selected in the MPCS Register. For example, if the midrange block is 32 Kbyte, the block could be located at 10000h or 18000h but not at 14000h.

The base address of the midrange chip selects can be set to 00000h only if the  $\overline{LCS}$  chip select is not active. This is because the  $\overline{LCS}$  base address is defined to be address 00000h and chip select address ranges are not allowed to overlap. Because of the additional restriction that the base address must be a multiple of the block size, a 512K MMCS block size can only be used when located at address 00000h, and the  $\overline{LCS}$  chip selects must not

---

be active in this case. Use of the  $\overline{\text{MCS}}$  chip selects to access low memory allows the timing of these accesses to follow the AD address bus rather than the A address bus. Locating a 512K MMCS block at 80000h always conflicts with the range of the  $\overline{\text{UCS}}$  chip select and is not allowed.

**Bits 8–3: Reserved**—Set to 1.

**Bit 2: Ready Mode (R2)**—The R2 bit is used to configure the Ready mode for the  $\overline{\text{MCS}}$  chip selects. If R2 is set to 0, external ready is required. If R2 is set to 1, external ready is ignored. In each case, the processor also uses the value of the R1–R0 bits to determine the number of wait states to insert.

**Bits 1–0: Wait-State Value (R1–R0)**—The value of R1–R0 determines the number of wait states inserted into an access to the  $\overline{\text{MCS}}$  memory area. From zero to three wait states can be inserted (R1–R0 = 00b to 11b).




**5.5.4 PCS and MCS Auxiliary Register (MPCS, Offset A8h)**

The  $\overline{\text{PCS}}$  and  $\overline{\text{MCS}}$  Auxiliary (MPCS) Register (see Figure 5-4) differs from the other chip select control registers in that it contains fields that pertain to more than one type of chip select. The MPCS Register fields provide program information for  $\overline{\text{MCS3}}\text{--}\overline{\text{MCS0}}$  as well as  $\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}$  and  $\overline{\text{PCS3}}\text{--}\overline{\text{PCS0}}$ .

In addition to its function as a chip select control register, the MPCS Register contains a field that configures the  $\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}$  pins as either chip selects or as alternate sources for the A2 and A1 address bits. When programmed to provide address bits A1 and A2,  $\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}$  cannot be used as peripheral chip selects. These outputs can be used to provide latched address bits for A2 and A1.

On reset,  $\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}$  are not active. If  $\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}$  are configured as address pins, a write access to the MPCS Register causes the pins to activate. No corresponding access to the PACS Register is required to activate the  $\overline{\text{PCS6}}\text{--}\overline{\text{PCS5}}$  pins as addresses.

**Figure 5-4 PCS and MCS Auxiliary Register (MPCS, offset A8h)**



The value of the MPCS Register at reset is undefined.

**Bit 15: Reserved**—Set to 1.

**Bits 14–8:  $\overline{\text{MCS}}$  Block Size (M6–M0)**—This field determines the total block size for the  $\overline{\text{MCS3}}\text{--}\overline{\text{MCS0}}$  chip selects. Each individual chip select is active for one quarter of the total block size. The size of the memory block defined is shown in Table 5-4.

Only one of the M6–M0 bits can be set at any time. If more than one of the M6–M0 bits is set, unpredictable operation of the  $\overline{\text{MCS}}$  lines occurs.

**Table 5-4 MCS Block Size Programming**

Total Block Size	Individual Select Size	M6–M0
8K	2K	0000001b
16K	4K	0000010b
32K	8K	0000100b
64K	16K	0001000b
128K	32K	0010000b
256K	64K	0100000b
512K	128K	1000000b

---

**Bit 7: Pin Selector (EX)**—This bit determines whether the  $\overline{\text{PCS}}6$ – $\overline{\text{PCS}}5$  pins are configured as chip selects or as alternate outputs for A2–A1. When this bit is set to 1,  $\overline{\text{PCS}}6$ – $\overline{\text{PCS}}5$  are configured as peripheral chip select pins. When EX is set to 0,  $\overline{\text{PCS}}5$  becomes address bit A1 and  $\overline{\text{PCS}}6$  becomes address bit A2.

**Bit 6: Memory/ I/O Space Selector (MS)**—This bit determines whether the  $\overline{\text{PCS}}$  pins are active during memory bus cycles or I/O bus cycles. When MS is set to 1, the  $\overline{\text{PCS}}$  outputs are active for memory bus cycles. When MS is set to 0, the  $\overline{\text{PCS}}$  outputs are active for I/O bus cycles.

**Bits 5–3: Reserved**—Set to 1.

**Bit 2: Ready Mode (R2)**—This bit applies only to the  $\overline{\text{PCS}}6$ – $\overline{\text{PCS}}5$  chip selects. If R2 is set to 0, external ready is required. If R2 is set to 1, external ready is ignored. In each case, the processor also uses the value of the R1–R0 bits to determine the number of wait states to insert.

**Bits 1–0: Wait-State Value (R1–R0)**—These bits apply only to the  $\overline{\text{PCS}}6$ – $\overline{\text{PCS}}5$  chip selects. The value of R1–R0 determines the number of wait states inserted into an access to the  $\overline{\text{PCS}}$  memory or I/O area. From zero to three wait states can be inserted (R1–R0 = 00b to 11b).

### 5.5.5 Peripheral Chip Select Register (PACS, Offset A4h)

Unlike the  $\overline{UCS}$  and  $\overline{LCS}$  chip selects, the  $\overline{PCS}$  outputs assert with the same timing as the multiplexed AD address bus. Also, each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

The Am186ER and Am188ER microcontrollers provide six chip selects,  $\overline{PCS6}$ – $\overline{PCS5}$  and  $\overline{PCS3}$ – $\overline{PCS0}$ , for use within a user-locatable memory or I/O block. ( $\overline{PCS4}$  is not implemented on the Am186ER and Am 188ER microcontrollers.) The base address of the memory block can be located anywhere within the 1-Mbyte memory address space, exclusive of the areas associated with the  $\overline{UCS}$ ,  $\overline{LCS}$ , and  $\overline{MCS}$  chip selects, or they can be configured to access the 64-Kbyte I/O space.

The Peripheral Chip Selects are programmed through two registers—the Peripheral Chip Select (PACS) Register and the  $\overline{PCS}$  and  $\overline{MCS}$  Auxiliary (MPCS) Register. The Peripheral Chip Select (PACS) Register (Figure 5-5) determines the base address, the ready condition, and the wait states for the  $\overline{PCS3}$ – $\overline{PCS0}$  outputs.

The  $\overline{PCS}$  and  $\overline{MCS}$  Auxiliary (MPCS) Register (see Figure 5-4) contains bits that configure the  $\overline{PCS6}$ – $\overline{PCS5}$  pins as either chip selects or address pins A1 and A2. When the  $\overline{PCS6}$ – $\overline{PCS5}$  pins are chip selects, the MPCS Register also determines whether  $\overline{PCS}$  chip selects are active during memory or I/O bus cycles and specifies the ready and wait states for the  $\overline{PCS6}$ – $\overline{PCS5}$  outputs.


The  $\overline{PCS}$  pins are not active on reset. The  $\overline{PCS}$  pins are activated as chip selects by writing to both the PACS and MPCS registers.

$\overline{PCS6}$ – $\overline{PCS5}$  can be configured and activated as address pins by writing only the MPCS Register. No corresponding access to the PACS Register is required in this case.

$\overline{PCS3}$ – $\overline{PCS0}$  can be configured for zero wait states to 15 wait states.  $\overline{PCS6}$ – $\overline{PCS5}$  can be configured for zero wait states to three wait states.

*Note: The  $\overline{PCS3}$ – $\overline{PCS0}$  and  $\overline{PCS6}$ – $\overline{PCS5}$  pins are multiplexed with programmable I/O pins. To enable the  $\overline{PCS3}$ – $\overline{PCS0}$  and  $\overline{PCS6}$ – $\overline{PCS5}$  pins to function as chip selects, the PIO mode and PIO direction settings for the  $\overline{PCS3}$ – $\overline{PCS0}$  and  $\overline{PCS6}$ – $\overline{PCS5}$  pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”*

**Figure 5-5 Peripheral Chip Select Register (PACS, offset A4h)**



The value of the PACS Register at reset is undefined.

**Bits 15–7: Base Address (BA19–BA11)**—The base address of the peripheral chip select block is defined by BA19–BA11 of the PACS Register. BA19–BA11 correspond to bits 19–11 of the 20-bit programmable base address of the peripheral chip select block. Bit 6 of the PACS Register corresponds to bit 10 of the base address in the 80C186 and 80C188 microcontrollers, and is not implemented. Thus, code previously written for the 80C186

microcontroller in which bit 6 was set with a meaningful value would not produce the address expected on the Am186ER.

When the  $\overline{\text{PCS}}$  chip selects are mapped to I/O space, BA19–16 must be programmed to 0000b because the I/O address bus is only 16-bits wide.

**Table 5-5**  $\overline{\text{PCS}}$  Address Ranges

$\overline{\text{PCS}}$ Line	Range	
	Low	High
$\overline{\text{PCS}}0$	Base Address	Base Address+255
$\overline{\text{PCS}}1$	Base Address+256	Base Address+511
$\overline{\text{PCS}}2$	Base Address+512	Base Address+767
$\overline{\text{PCS}}3$	Base Address+768	Base Address+1023
Reserved	N/A	N/A
$\overline{\text{PCS}}5$	Base Address+1280	Base Address+1535
$\overline{\text{PCS}}6$	Base Address+1536	Base Address+1791

**Bits 6–4: Reserved**—Set to 1.

**Bit 3: Wait-State Value (R3)**—If this bit is set to 0, the number of wait states from zero to three is encoded in the R1–R0 bits. In this case, R1–R0 encodes from zero (00b) to three (11b) wait states.

When R3 is set to 1, the four possible values of R1–R0 encode four additional wait-state values as follows: 00b = 5 wait states, 01b = 7 wait states, 10b = 9 wait states, and 11b = 15 wait states. Table 5-6 shows the wait-state encoding.

**Table 5-6**  $\overline{\text{PCS}}3$ – $\overline{\text{PCS}}0$  Wait-State Encoding

R3	R1	R0	Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	5
1	0	1	7
1	1	0	9
1	1	1	15

**Bit 2: Ready Mode (R2)**—The R2 bit is used to configure the Ready mode for the  $\overline{\text{PCS}}3$ – $\overline{\text{PCS}}0$  chip selects. If R2 is set to 0, external ready is required. External ready is ignored when R2 is set to 1. In each case, the processor also uses the value of the R3 and R1–R0 bits to determine the number of wait states to insert. The Ready mode for  $\overline{\text{PCS}}6$ – $\overline{\text{PCS}}5$  is configured through the MPCS Register.

**Bits 1–0: Wait-State Value (R1–R0)**—The value of R3 and R1–R0 determines the number of wait states inserted into a  $\overline{\text{PCS}}3$ – $\overline{\text{PCS}}0$  access. Up to 15 wait states can be inserted. See the discussion of bit 3 (R3) for the wait-state encoding of R1–R0.

From zero to three wait states for the  $\overline{\text{PCS}}6$ – $\overline{\text{PCS}}5$  outputs are programmed through the R1–R0 bits in the MPCS Register.



# 6 INTERNAL MEMORY

## 6.1 OVERVIEW

The Am186ER and Am188ER microcontrollers provide 32 Kbyte of on-chip RAM. The integration of memory helps reduce a system design's overall cost, size, and power consumption.

The internal RAM for the Am186ER microcontroller is a 16K x 16-bit-wide array, which provides the same performance as 16-bit external zero-wait-state RAM. The internal RAM for the Am188ER microcontroller is a 32K x 8-bit-wide array, which provides the same performance as 8-bit external zero-wait-state RAM.

## 6.2 INTERACTION WITH EXTERNAL RAM

The Am186ER and Am188ER microcontrollers include an Internal Memory Chip Select (IMCS) Register to enable and control the mapping of the internal RAM. For a detailed description of the IMCS Register, see “Internal Memory Chip Select Register (IMCS, Offset ACh)” on page 6-3.

The IMCS Register can be configured to locate the internal address space at any 32-Kbyte boundary within the 1-Mbyte memory address space. The base address is determined by the value of bits BA19–BA15 in the IMCS Register.

If the internal memory overlaps with an external memory chip select, the external memory chip select must be set to zero wait states with no external ready required. If internal and external chip selects overlap, both will be active, but the internal memory data will be used on reads. Writes, with all the corresponding external control signals, will occur to both devices. Special system consideration must be made if the show read enable feature described on page 6-2 is used, because that feature drives data to the external bus during internal memory read cycles.

If internal and external chip selects overlap and the external chip selects are *not* set to zero wait states with no external ready required, the results are unpredictable. Note that because of the many potential problems with overlapping chip selects, this practice is not recommended.

A memory overlap might be unavoidable in some designs, however. Because the interrupt vector table is located at 00000h, it is not unusual to store the interrupt vector table in the internal RAM for faster access, and thus program the IMCS Register for a base address of 0. This situation could lead to a memory address overlap between the IMCS and low memory chip select (LMCS) registers, as the base address of the LMCS Register is always 0 if activated. For more information about the LMCS Register, see “Low Memory Chip Select Register (LMCS, Offset A2h)” on page 5-6.

## 6.3 EMULATOR AND DEBUG MODES

There are two debug modes associated with the internal memory. One mode allows users to disable the internal RAM, and the other mode makes it possible to drive data on the external data bus during internal RAM read cycles.

Normal operation of internal RAM has all control signals for reads and writes and data for writes visible externally. Accesses to internal memory can be detected externally by comparing the address on A19–A0 with the address space of the internal memory.

### 6.3.1 Internal Memory Disable

When this mode is activated, the internal RAM is disabled and all accesses into the internal memory space are made externally for debugging purposes. This mode is activated by pulling the  $\overline{S1/IMDIS}$  pin Low during reset. To use this debug mode, internal memory space must first be activated via the IMCS Register as described on page 6-3.

### 6.3.2 Show Read Enable

When this mode is activated, the data from the internal RAM read cycles are driven on the AD15–AD0 bus. Note that if a byte read is being shown, the unused byte will also be driven on the AD15–AD0 bus. This mode can be activated externally by pulling the  $\overline{S0/SREN}$  pin Low during reset or by setting the SR bit in the IMCS Register. If this feature is activated externally using the  $\overline{SREN}$  pin, the value of the SR bit is ignored. Many emulators assert the  $\overline{SREN}$  pin. For more details, see the IMCS Register information on page 6-3.


During an internal memory read with show read enabled, the address will be driven on the AD bus during  $t_1$  and  $t_2$ . The data being read will be driven on the AD bus during  $t_3$  and  $t_4$  by the Am186ER or Am188ER microcontrollers. Special system care must be taken to avoid bus contention, since normal reads have the AD bus three-stated during  $t_2$ ,  $t_3$ , and  $t_4$ . It is best to ensure that no external device overlaps the internal memory space.

## 6.4 INTERNAL MEMORY CHIP SELECT REGISTER (IMCS, OFFSET ACh)

The Internal Memory Chip Select (IMCS) Register provides programmable chip select generation for the internal RAM. It allows the base address of the internal memory space to be placed on any 32-Kbyte boundary. The register also contains a control bit to enable the internal memory and another to enable data read from the internal memory to be driven on the external data bus. Because the internal RAM always executes zero-wait-state accesses, a ready bit and wait-state bits are not included. The format of the IMCS Register is shown in Figure 6-1.

Unlike the other Am186ER and Am188ER chip selects, writing to the IMCS will not activate internal memory space. To activate the internal memory space, set a base address and set the RE bit to 1.

**Figure 6-1 Internal Memory Chip Select Register (IMCS, offset ACh)**



**Bits 15–11: Base Address (BA19–BA15)**—The base address of the internal RAM is determined by the value of BA19–BA15, which corresponds to bits A19–A15 of the 20-bit memory address. The base address can only be set on a 32-Kbyte boundary. The value of this field is undefined after processor reset.

**Bit 10: Show Read (SR)**—Setting the SR bit enables data to be driven on the AD15–AD0 bus during internal RAM cycles for debugging purposes. Note that if a byte read is being shown, the corresponding unused byte will also be driven on the AD15–AD0 bus. This mode can also be enabled externally by asserting the  $\overline{\text{SREN}}$  pin which is sampled on the rising edge of  $\overline{\text{RES}}$ . If this mode is enabled via  $\overline{\text{SREN}}$ , the value of the SR bit is ignored. This bit is 0 after processor reset.

**Bit 9: Internal RAM Enable (RE)**—If the RE bit is set to 1, the internal RAM is enabled. When this bit is 0, internal RAM is disabled. The internal RAM is enabled by setting a base address and setting the RE bit to 1. This is different from the other chip selects on the Am186ER and Am188ER microcontrollers, which are activated by a write to their corresponding chip select register. This bit is 0 after processor reset.

**Bits 8–0: Reserved**—Set to 1.





## 7.1 OVERVIEW


The Refresh Control Unit (RCU) automatically generates refresh bus cycles. After a programmable period of time, the RCU generates a memory read request to the bus interface unit. The RCU is fixed to three wait states for the PSRAM auto refresh mode.

The Refresh Control Unit operates off the processor internal clock. If the Power-Save mode is in effect, the Refresh Control Unit must be reprogrammed to reflect the new clock rate.

If the HLDA pin is active when a refresh request is generated (indicating a bus hold condition), then the microcontroller deactivates the HLDA pin in order to perform a refresh cycle. The circuit external bus master must remove the HOLD signal for at least one clock to allow the refresh cycle to execute.

### 7.1.1 Memory Partition Register (MDRAM, Offset E0h)

**Figure 7-1 Memory Partition Register (MDRAM, offset E0h)**



The MDRAM Register is set to 0000h on reset.


**Bits 15–9: Refresh Base (M6–M0)**—Upper bits corresponding to address bits A19–A13 of the 20-bit memory refresh address. Because these bits are available only on the AD bus, the AD bit must not be set in the LMCS Register if the refresh control unit is used. When using PSRAM mode, M6–M0 must be programmed to 0000000b.

These bits are cleared to 0 at reset.

**Bits 8–0: Reserved**—Read back as 0.

**7.1.2 Clock Prescaler Register (CDRAM, Offset E2h)**

**Figure 7-2 Clock Prescaler Register (CDRAM, offset E2h)**



The CDRAM Register is undefined on reset.


**Bits 15–9: Reserved**—Read back as 0.

**Bits 8–0: Refresh Counter Reload Value (RC8–RC0)**—Contains the value of the desired clock count interval between refresh cycles. The counter value should not be set to less than 18 (12h), otherwise there would never be sufficient bus cycles available for the processor to execute code.

In Power-Save mode, the refresh counter value must be adjusted to take into account the reduced processor clock rate.

**7.1.3 Enable RCU Register (EDRAM, Offset E4h)**

**Figure 7-3 Enable RCU Register (EDRAM, offset E4h)**



The EDRAM Register is set to 0000h on reset.

**Bit 15: Enable RCU (E)**—Enables the refresh counter unit when set to 1. Clearing the E bit at any time clears the refresh counter and stops refresh requests, but it does not reset the refresh address. Set to 0 on reset.

**Bits 14–9: Reserved**—Read back as 0.

**Bits 8–0: Refresh Count (T8–T0)**—This read-only field contains the present value of the down counter which triggers refresh requests.

# 8

## WATCHDOG TIMER

### 8.1

#### OVERVIEW

The Am186ER/Am188ER microcontrollers provide a hardware watchdog timer. The Watchdog Timer (WDT) can be used to regain control of the system when software fails to respond as expected. The WDT is active after reset. It can be modified only once by a keyed sequence of writes to the Watchdog Timer Control Register (WDTCON) following reset. This single write can either disable the timer or modify the timeout period and the action taken upon timeout. A keyed sequence also is required to reset the current WDT count. This behavior ensures that executing code will not prevent a WDT event from occurring.

The WDT supports up to a 1.34-second timeout period in a 50-MHz system. After reset, the WDT is enabled and the timeout period is set to its maximum value.

The WDT can be configured to cause either an NMI interrupt or a system reset upon timeout. If the WDT is configured for NMI, the NMIFLAG in the WDTCON Register is set when the NMI is generated. The NMI interrupt service routine (ISR) should examine this flag to determine if the interrupt was generated by the WDT or by an external source. If the NMIFLAG is set, the ISR should clear the flag by writing the correct keyed sequence to the WDTCON Register. If the NMIFLAG is set when a second WDT timeout occurs, a WDT system reset is generated rather than a second NMI event.

When the processor takes a WDT reset, either because of a single WDT event with the WDT configured to generate resets or due to a WDT event with the NMIFLAG set, the RSTFLAG in the WDTCON Register is set. This allows system initialization code to differentiate between a hardware reset and a WDT reset and take appropriate action. The RSTFLAG is cleared when the WDTCON Register is read or written. The processor does not re-sample external pins during a WDT reset. This means that the clocking, the reset configuration Register, and any other features that are user-selectable during reset do not change when a WDT system reset occurs. PIO Mode and PIO Direction registers are not affected and PIO data is undefined. All other activities are identical to those of a normal system reset.

#### 8.1.1

#### Watchdog Timer Control Register (WDTCON, Offset E6h)


The Watchdog Timer Control Register (WDTCON) is a combined status and control register through which all watchdog timer functionality is implemented. The format of the WDTCON Register is shown in Figure 8-1.

The watchdog timer is enabled out of reset and configured to system reset mode with a maximum timeout count. The WDTCON Register can be opened for a single write following reset. To open the WDTCON Register for writing, the keyed sequence of 3333h followed by CCCCh must be written to the WDTCON Register. The register can then be written with the new configuration. Any number of processor cycles, including memory and I/O reads and writes, can be inserted between the two halves of the key or between the key and the writing of the new configuration as long as they do not access the WDTCON Register.

**Note:** *The Watchdog Timer (WDT) is active after reset.*

It is not possible to read the current count of the WDT; however, the WDT can be reset by writing the keyed sequence of AAAAh followed by 5555h to the WDTCON Register. Any number of processor cycles, including memory and I/O reads and writes, can be inserted between the two halves of the key as long as they do not access the WDTCON Register. The current count should be reset before modifying the WDT timeout period to ensure that an immediate WDT timeout does not occur.

**Figure 8-1 Watchdog Timer Control Register (WDTCON, Offset E6h)**



The value of the WDTCON Register at reset is C080h.

**Bit 15: Watchdog Timer Enable (ENA)**—When this bit is 1, the watchdog timer is enabled. When this bit is 0, the watchdog timer is disabled. This bit is 1 after processor reset.

**Bit 14: Watchdog Reset (WRST)**—When this bit is 1, the processor generates a WDT system reset when the WDT timeout count is reached. When this bit is 0, the processor generates an NMI interrupt when the WDT timeout count is reached if the NMIFLAG bit is 0. If the NMIFLAG bit is 1, a WDT system reset is generated upon WDT timeout. This bit is 1 after processor reset.

**Bit 13: Reset Flag (RSTFLAG)**—When this bit is 1, a watchdog timer reset event has occurred. This bit is cleared by any keyed read or write to this register or by an externally generated system reset. This bit is 0 after an external system reset or 1 after a WDT system reset.

**Bit 12: NMI Flag (NMIFLAG)**—When this bit is 1, a watchdog timer NMI event has occurred. This bit is cleared by any keyed write to this register. If this bit is set when a WDT timeout event occurs, a WDT system reset will be generated regardless of the setting of the WRST bit. This bit is 0 after processor reset.

**Bit 11: Test Mode (TEST)**—This bit is reserved for an internal test mode. Setting this bit activates a special test mode that generates early WDT timeouts. This bit is 0 after processor reset.

**Bits 10–8: Reserved**

**Bits 7–0: WDT Timeout Count (COUNT)**—This field determines the duration of the watchdog timer timeout interval. The duration is calculated using the following equation:

$$\text{Duration} = 2^{\text{Exponent}} / \text{Frequency}$$

where Duration is the timeout period in seconds, Exponent is the value in the rightmost column of Table 8-2, determined by the programmed value of the COUNT field, and Frequency is the processor frequency in Hz. For example, the following calculation determines the WDT timeout period for a 50-MHz processor with the COUNT field set to 20h.

$$\begin{aligned}
 \text{Duration} &= (2^{24} \text{ cycles}) / (50,000,000 \text{ Hz}) \\
 &= (16,777,216 \text{ cycles}) / (50,000,000 \text{ cycles/s}) \\
 &= 0.3355 \text{ s}
 \end{aligned}$$

Setting more than one bit in the COUNT field results in the shorter timeout value. This field is 80h after reset.

**Table 8-1 Watchdog Timer COUNT Settings**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Exponent
0	0	0	0	0	0	0	0	N/A
X	X	X	X	X	X	X	1	10
X	X	X	X	X	X	1	0	20
X	X	X	X	X	1	0	0	21
X	X	X	X	1	0	0	0	22
X	X	X	1	0	0	0	0	23
X	X	1	0	0	0	0	0	24
X	1	0	0	0	0	0	0	25
1	0	0	0	0	0	0	0	26

Table 8-2 contains the watchdog timer durations for various watchdog timer COUNT settings and processor frequencies.

**Table 8-2 Watchdog Timer Duration**

Exponent	25 MHz	33 MHz	40 MHz	50 MHz
10	40 $\mu$ s	30 $\mu$ s	25 $\mu$ s	20 $\mu$ s
20	41 ms	31 ms	26 ms	21 ms
21	83 ms	62 ms	52 ms	42 ms
22	167 ms	125 ms	104 ms	84 ms
23	335 ms	251 ms	209 ms	168 ms
24	671 ms	503 ms	419 ms	336 ms
25	1.34 s	1.00 s	838 ms	671 ms
26	2.68 s	2.01 s	1.67 s	1.34 s



# 9

## INTERRUPT CONTROL UNIT

### 9.1

#### OVERVIEW

The Am186ER and Am188ER microcontrollers can receive interrupt requests from a variety of sources, both internal and external. The internal interrupt controller arranges these requests by priority and presents them one at a time to the CPU.

There are six external interrupt sources on the Am186ER and Am188ER microcontrollers—five maskable interrupt pins (INT4–INT0) and the nonmaskable interrupt (NMI) pin. There are six internal interrupt sources that are not connected to external pins—three timers, two DMA channels, and the asynchronous serial port.

The Am186ER and Am188ER microcontrollers provide three interrupts that are not present on the 80C186 and 80C188 microcontrollers:

- INT4, an additional external interrupt pin that operates like the INT3–INT0 pins
- An internal watchdog timer interrupt
- An internal interrupt from the serial port

The INT4–INT0 interrupt request pins can be used as direct interrupt requests, and can be either edge triggered or level triggered. If more inputs are needed, INT1 and INT0 can be configured in Cascade mode for use with an 82C59A-compatible external interrupt controller, using INT2/INTA0 and INT3/INTA1 for the corresponding interrupt acknowledge signals. An external interrupt controller can be used as the system master by programming the internal interrupt controller to operate in Slave mode. In all cases, nesting can be enabled that allows high priority interrupts to interrupt lower-priority interrupt service routines.

#### 9.1.1

##### Definitions of Interrupt Terms

The following definitions cover some of the terminology that is used in describing the functionality of the interrupt controller. Table 9-1 contains information regarding the reserved interrupts.

##### 9.1.1.1

###### Interrupt Type

An 8-bit interrupt type identifies each of the 256 possible interrupts.

Software exceptions, internal peripherals, and non-cascaded external interrupts supply the interrupt type through the internal interrupt controller.

Cascaded external interrupts and slave-mode external interrupts get the interrupt type from the external interrupt controller by means of interrupt acknowledge cycles on the bus.

##### 9.1.1.2

###### Interrupt Vector Table

The interrupt vector table is a memory area of 1 Kbyte beginning at address 00000h that holds up to 256 four-byte address pointers containing the address for the interrupt service routine for each possible interrupt type. For each interrupt, an 8-bit interrupt type identifies the appropriate interrupt vector table entry.

Interrupts 00h to 1Fh are reserved. See Table 9-1.



The processor calculates the index to the interrupt vector table by shifting the interrupt type left 2 bits (multiplying by 4).

### 9.1.1.3 Maskable and Nonmaskable Interrupts

Interrupt types 08h through 1Fh are maskable. Of these, only 08h through 14h are actually in use (see Table 9-1). The maskable interrupts are enabled and disabled by the interrupt enable flag (IF) in the processor status flags, but the INT command can execute any interrupt regardless of the setting of IF.

Interrupt types 00h through 07h and all software interrupts (the INT instruction) are nonmaskable. The nonmaskable interrupts are not affected by the setting of the IF flag.

The Am186ER and Am188ER microcontrollers provide two methods for masking and unmasking the maskable interrupt sources. Each interrupt source has an interrupt control register that contains a mask bit specific to that interrupt. In addition, the Interrupt Mask Register is provided as a single source to access all of the mask bits.

If the Interrupt Mask Register is written while interrupts are enabled, it is possible that an interrupt could occur while the register is in an undefined state. This can cause interrupts to be accepted even though they were masked both before and after the write to the Interrupt Mask Register. Therefore, the Interrupt Mask Register should only be written when interrupts are disabled. Mask bits in the individual interrupt control registers can be written while interrupts are enabled, and there will be no erroneous interrupt operation.

### 9.1.1.4 Interrupt Enable Flag (IF)

The interrupt enable flag (IF) is part of the processor status flags (see section 2.1.1 on page 2-2). If IF is set to 1, maskable interrupts are enabled and can cause processor interrupts. (Individual maskable interrupts can still be disabled by means of the mask bit in each control register.)

If IF is set to 0, all maskable interrupts are disabled.

The IF flag does not affect the NMI or software exception interrupts (interrupt types 00h to 07h), and it does not affect the execution of any interrupt through the INT instruction.

### 9.1.1.5 Interrupt Mask Bit

Each of the interrupt control registers for the maskable interrupts contains a mask bit (MSK). If MSK is set to 1 for a particular interrupt, that interrupt is disabled regardless of the IF setting.

### 9.1.1.6 Interrupt Priority

The Overall Priority column in Table 9-1 shows the fundamental priority breakdown for the interrupts at power-on reset. The nonmaskable interrupts 00h through 07h are always prioritized ahead of the maskable interrupts.

The maskable interrupts can be reprioritized by reconfiguring the PR2–PR0 bits in the interrupt control registers. The PR2–PR0 bits in all the maskable interrupts are set to priority level 7 at power-on reset.

### 9.1.1.7 Software Interrupts

Software interrupts can be initiated by the INT instruction. Any of the 256 possible interrupts can be initiated by the INT instruction. INT 21h causes an interrupt to the vector located at 00084h in the interrupt vector table. INT FFh causes an interrupt to the vector located at 003FCh in the interrupt vector table. Software interrupts are not maskable and are not affected by the setting of the IF flag.

### 9.1.1.8 Software Exceptions

A software exception interrupt occurs when an instruction causes an interrupt due to some condition in the processor. Interrupt types 00h, 01h, 03h, 04h, 05h, 06h, and 07h are software exception interrupts. Software exceptions are not maskable and are not affected by the setting of the IF flag.

**Table 9-1 Am186ER and Am188ER Microcontroller Interrupt Types**

Interrupt Name	Interrupt Type	Vector Table Address	EOI Type	Overall Priority	Related Instructions	Notes
<b>Nonmaskable Interrupts</b>						
Divide Error Exception	00h	00h	N/A	1	DIV, IDIV	1
Trace Interrupt	01h	04h	N/A	1A	All	2
Nonmaskable Interrupt (NMI)	02h	08h	N/A	1B		
Breakpoint Interrupt	03h	0Ch	N/A	1	INT 3	1
INTO Detected Overflow Exception	04h	10h	N/A	1	INTO	1
Array Bounds Exception	05h	14h	N/A	1	BOUND	1
Unused Opcode Exception	06h	18h	N/A	1	Undefined Opcodes	1
ESC Opcode Exception	07h	1Ch	N/A	1	ESC Opcodes	1, 3
<b>Maskable Interrupts</b>						
Timer 0 Interrupt	08h	20h	08h	2A		4, 5
Timer 1 Interrupt	12h	48h	08h	2B		4, 5
Timer 2 Interrupt	13h	4Ch	08h	2C		4, 5
Reserved for AMD Use	09h					
DMA 0 Interrupt	0Ah	28h	0Ah	3		5
DMA 1 Interrupt	0Bh	2Ch	0Bh	4		5
INT0 Interrupt	0Ch	30h	0Ch	5		
INT1 Interrupt	0Dh	34h	0Dh	6		
INT2 Interrupt	0Eh	38h	0Eh	7		
INT3 Interrupt	0Fh	3Ch	0Fh	8		
INT4 Interrupt	10h	40h	10h	9		6
Watchdog Timer Interrupt	11h	44h	11h	9		6
Asynchronous Serial Port Interrupt	14h	50h	14h	9		6
Reserved for AMD Use	15h–1Fh					

**Notes:**

1. Interrupts generated as a result of an instruction execution.
2. Trace is performed in the same manner as 80C186 and 80C188.
3. An ESC opcode causes a trap. This is part of the 80C186 and 80C188 co-processor interface, which is not supported on the Am186ER.
4. All three timers constitute one source of request to the interrupt controller. As such, they share the same priority level with respect to other interrupt sources. However, the timers have a defined priority order among themselves (2A>2B>2C).
5. The interrupt types of these sources are programmable in Slave mode.
6. Not available in Slave mode.

## 9.1.2 Interrupt Conditions and Sequence

Interrupts are generally serviced as follows.

### 9.1.2.1 Nonmaskable Interrupts

Nonmaskable interrupts—the trace interrupt, the NMI interrupt, and software interrupts (including both user-defined INT statements and software exceptions)—are serviced regardless of the setting of the interrupt enable flag (IF) in the processor status flags.

### 9.1.2.2 Maskable Hardware Interrupts

In order for maskable hardware interrupt requests to be serviced, the IF flag must be set by the STI instruction, and the mask bit associated with each interrupt must be reset.

### 9.1.2.3 The Interrupt Request

When an interrupt is requested, the internal interrupt controller verifies that the interrupt is enabled and that there are no higher priority interrupt requests being serviced or pending. If the interrupt request is granted, the interrupt controller uses the interrupt type (see Table 9-1) to access a vector from the interrupt vector table.

Each interrupt type has a four-byte vector available in the interrupt vector table. The interrupt vector table is located in the 1024 bytes from 00000h to 003FFh. Each four-byte vector consists of a 16-bit offset (IP) value and a 16-bit segment (CS) value. The 8-bit interrupt type is shifted left 2 bit positions (multiplied by 4) to generate the index into the interrupt vector table.

### 9.1.2.4 Interrupt Servicing

A valid interrupt transfers execution to a new program location based on the vector in the interrupt vector table. The next instruction address (CS:IP) and the processor status flags are pushed onto the stack.

The interrupt enable flag (IF) is cleared after the processor status flags are pushed on the stack, disabling maskable interrupts during the interrupt service routine (ISR).

The segment:offset values from the interrupt vector table are loaded into the code segment (CS) and the instruction pointer (IP), and execution of the ISR begins.

### 9.1.2.5 Returning from the Interrupt

The interrupt return (IRET) instruction pops the processor status flags and the return address off the stack. Program execution resumes at the point where the interrupt occurred.

The interrupt enable flag (IF) is restored by the IRET instruction along with the rest of the processor status flags. If the IF flag was set before the interrupt was serviced, interrupts are re-enabled when the IRET is executed. If there are valid interrupts pending when the IRET is executed, the instruction at the return address is not executed. Instead, the new interrupt is serviced immediately.

If an ISR intends to permanently modify the value of any of the saved flags, it must modify the copy of the Processor Status Flags Register that was pushed onto the stack.

### 9.1.3 Interrupt Priority

Table 9-1 shows the predefined types and overall priority structure for the Am186ER and Am188ER microcontrollers. Nonmaskable interrupts (interrupt types 0–7) are always higher priority than maskable interrupts. Maskable interrupts have a programmable priority that can override the default priorities relative to one another.

The levels of interrupt priority are as follows:

- Interrupt priority for nonmaskable interrupts and software interrupts
- Interrupt priority for maskable hardware interrupts

#### 9.1.3.1 Nonmaskable Interrupts and Software Interrupt Priority

The nonmaskable interrupts from 00h to 07h and software interrupts (INT instruction) always take priority over the maskable hardware interrupts. Within the nonmaskable and software interrupts, the trace interrupt has the highest priority, followed by the NMI interrupt, followed by the remaining nonmaskable and software interrupts.

After the trace interrupt and the NMI interrupt, the remaining software exceptions are mutually exclusive and can only occur one at a time, so there is no further priority breakdown.

#### 9.1.3.2 Maskable Hardware Interrupt Priority

Beginning with interrupt type 8 (the Timer 0 interrupt), the maskable hardware interrupts have both an overall priority (see Table 9-1) and a programmable priority. The programmable priority is the primary priority for maskable hardware interrupts. The overall priority is the secondary priority for maskable hardware interrupts.

Because all maskable interrupts are set to a programmable priority of seven on reset, the overall priority of the interrupts determines the priority in which each interrupt is granted by the interrupt controller until programmable priorities are changed by reconfiguring the control registers.

The overall priority levels shown in Table 9-1 are not the same as the programmable priority level that is associated with each maskable hardware interrupt. Each of the maskable hardware interrupts has a programmable priority from zero to seven, with zero being the highest priority (see Table 9-3, “Priority Level,” on page 9-15).

For example, if the INT4–INT0 interrupts are all changed to programmable priority six and no other programmable priorities are changed from the reset value of seven, then the INT4–INT0 interrupts take precedence over all other maskable interrupts. (Within INT4–INT0, INT0 takes precedence over INT1, and INT1 takes precedence over INT2, etc., because of the underlying hierarchy of the overall priority.)

## 9.1.4 Software Exceptions, Traps, and NMI

The following predefined interrupts cannot be masked by programming.

### 9.1.4.1 Divide Error Exception (Interrupt Type 00h)

Generated when a DIV or IDIV instruction quotient cannot be expressed in the number of destination bits.

### 9.1.4.2 Trace Interrupt (Interrupt Type 01h)

If the trace flag (TF) in the Processor Status Flags Register is set, the trace interrupt is generated after most instructions. This interrupt allows programs to execute in single-step mode. The interrupt is not generated after prefix instructions like REP, instructions that modify segment registers like POP DS, or the WAIT instruction.

Taking the trace interrupt clears the TF bit after the processor status flags are pushed onto the stack. The IRET instruction at the end of the single step interrupt service routine restores the processor status flags (and the TF bit) and transfers control to the next instruction to be traced.

Trace mode is initiated by pushing the processor status flags onto the stack, setting the TF flag on the stack, and then popping the flags.

### 9.1.4.3 Nonmaskable Interrupt—NMI (Interrupt Type 02h)

This pin indicates to the microcontroller that an interrupt request has occurred. The NMI signal is the highest priority hardware interrupt and, unlike the INT4–INT0 pins, cannot be masked. The microcontroller always transfers program execution to the location specified by the nonmaskable interrupt vector in the microcontroller interrupt vector table when NMI is asserted.

A Low to High transition is required to assert NMI. Pulling the pin High during reset has no effect on program execution.

Although NMI is the highest priority interrupt source, it does not participate in the priority resolution process of the maskable interrupts. There is no bit associated with NMI in the interrupt in-service or interrupt request registers. This means that a new NMI request can interrupt an executing NMI interrupt service routine. As with all hardware interrupts, the IF (interrupt flag) is cleared when the processor takes the interrupt, disabling the maskable interrupt sources. However, if maskable interrupts are re-enabled by software in the NMI interrupt service routine, via the STI instruction for example, the fact that an NMI is currently in service does not have any effect on the priority resolution of maskable interrupt requests. For this reason, it is strongly advised that the interrupt service routine for NMI not enable the maskable interrupts.

**9.1.4.4 Breakpoint Interrupt (Interrupt Type 03h)**

An interrupt caused by the 1-byte version of the INT instruction (INT3).

**9.1.4.5 INTO Detected Overflow Exception (Interrupt Type 04h)**

Generated by an INTO instruction if the OF bit is set in the Processor Status Flags (FLAGS) Register.

**9.1.4.6 Array BOUNDS Exception (Interrupt Type 05h)**

Generated by a BOUND instruction if the array index is outside the array bounds. The array bounds are located in memory at a location indicated by one of the instruction operands. The other operand indicates the value of the index to be checked.

**9.1.4.7 Unused Opcode Exception (Interrupt Type 06h)**

Generated if execution is attempted on undefined opcodes.

**9.1.4.8 ESC Opcode Exception (Interrupt Type 07h)**

Generated if execution of ESC opcodes (D8h–DFh) is attempted. The microcontrollers do not check the escape opcode trap bit. The return address of this exception points to the ESC instruction that caused the exception. If a segment override prefix preceded the ESC instruction, the return address points to the segment override prefix.

*Note: All numeric coprocessor opcodes cause a trap. The Am186ER and Am188ER microcontrollers do not support the numeric coprocessor interface.*

### 9.1.5 Interrupt Acknowledge

Interrupts can be acknowledged in two different ways—the internal interrupt controller can provide the interrupt type or an external interrupt controller can provide the interrupt type. The processor requires the interrupt type as an index into the interrupt vector table.

When the internal interrupt controller is supplying the interrupt type and INT0 or INT1 is programmed in Cascade mode, no interrupt acknowledge bus cycles are generated. The only external indication that an interrupt is being serviced is the processor reading the interrupt vector table.


When an external interrupt controller is supplying the interrupt type, the processor generates two interrupt acknowledge bus cycles (see Figure 9-1). The interrupt type is written to the AD7–AD0 lines by the external interrupt controller during the second bus cycle.

When INT0 is the only pin configured in Cascade mode, it must be programmed to a higher priority than INT1. When INT1 is the only pin configured in Cascade mode, it must be programmed to a higher priority than any other maskable interrupt.

Interrupt acknowledge bus cycles have the following characteristics:

- The two interrupt acknowledge cycles are internally locked. (There is no  $\overline{\text{LOCK}}$  pin on the Am186ER and Am188ER microcontrollers.)
- Two idle states are always inserted between the two interrupt acknowledge cycles.
- Wait states are inserted if READY is not returned to the processor.

**Figure 9-1 External Interrupt Acknowledge Bus Cycles**



**Notes:**

1. ALE is active for each INTA cycle.
2.  $\overline{\text{RD}}$  is inactive.

---

### **9.1.6 Interrupt Controller Reset Conditions**

On reset, the interrupt controller performs the following nine actions:

1. All special fully nested mode (SFNM) bits are reset, implying fully nested mode.
2. All priority (PR) bits in the various control registers are set to 1. This places all sources at the lowest priority (level 7).
3. All level-triggered mode (LTM) bits are reset to 0, resulting in edge-triggered mode.
4. All interrupt in-service bits are reset to 0.
5. All interrupt request bits are reset to 0.
6. All mask (MSK) bits are set to 1. All interrupts are masked.
7. All cascade (C) bits are reset to 0 (non-cascade).
8. The interrupt priority mask is set to 7, allowing interrupts of all priorities.
9. The interrupt controller is initialized to Master mode.



## 9.2 MASTER MODE OPERATION

This section describes Master mode operation of the internal interrupt controller. See section 9.4 on page 9-29 for a description of Slave mode operation.

Six pins are provided for external interrupt sources. One of these pins is NMI, the nonmaskable interrupt. NMI is generally used for unusual events like power failure. The other five pins can be configured in any of the following ways:

- Fully nested mode—five interrupt lines with internally-generated interrupt types
- Cascade mode one—an interrupt line and interrupt acknowledge line pair with externally-generated interrupt types, plus three interrupt input lines with internally-generated types
- Cascade mode two—two pairs of interrupt and interrupt acknowledge lines with externally-generated interrupt types, and one interrupt input line (INT4) with internally-generated type


The basic modes of operation of the interrupt controller in Master mode are similar to the 82C59A. The interrupt controller responds identically to internal interrupts in all three modes, the difference is only in the interpretation of function of the five external interrupt pins. The interrupt controller is set into one of these modes by programming the correct bits in the INT0 and INT1 control registers. The modes of interrupt controller operation are fully nested mode, Cascade mode, special fully nested mode, and polled mode.

### 9.2.1 Fully Nested Mode

In fully nested mode, five pins are used as direct interrupt requests as in Figure 9-2. The interrupt types for these five inputs are generated internally. An in-service bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in-service bit (IS) is set for a higher priority interrupt, no interrupt is generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit is set, no interrupt is generated by the interrupt controller. This allows interrupt service routines operating with interrupts enabled to be suspended only by interrupts of equal or higher priority than the in-service interrupt.

When an interrupt service routine is completed, the proper IS bit must be reset by writing the interrupt type to the EOI Register. This is required to allow subsequent interrupts from this interrupt source and to allow servicing of lower-priority interrupts. A write to the EOI Register should be executed at the end of the interrupt service routine just before the return from interrupt instruction.

**Figure 9-2 Fully Nested (Direct) Mode Interrupt Controller Connections**



## 9.2.2 Cascade Mode

The Am186ER and Am188ER microcontrollers have five interrupt pins, two of which (INT2 and INT3) have dual functions. In fully nested mode, the five pins are used as direct interrupt inputs and the corresponding interrupt types are generated internally. In Cascade mode, four of the five pins can be configured into interrupt input and dedicated acknowledge signal pairs. INT0 can be configured with interrupt acknowledge  $\overline{\text{INTA0}}$  (INT2). INT1 can be configured with interrupt acknowledge  $\overline{\text{INTA1}}$  (INT3).


External sources in Cascade mode use externally generated interrupt types. When an interrupt is acknowledged, two  $\overline{\text{INTA}}$  cycles are initiated and the type is read into the microcontroller on the second cycle (see section 9.1.5 on page 9-8). The capability to interface to one or two external 82C59A programmable interrupt controllers is provided when the inputs are configured in Cascade mode.

When INT0 is the only pin configured in Cascade mode, it must be programmed to a higher priority than INT1. When INT1 is the only pin configured in Cascade mode, it must be programmed to a higher priority than any other maskable interrupt.

Figure 9-3 shows the interconnection for Cascade mode. INT0 is an interrupt input interfaced to one 82C59A, and INT2/ $\overline{\text{INTA0}}$  serves as the dedicated interrupt acknowledge signal to that peripheral. INT1 and INT3/ $\overline{\text{INTA1}}$  are also interfaced to an 82C59A. Each interrupt and acknowledge pair can be selectively placed in the cascade or non-Cascade mode by programming the proper value into the INT0 and INT1 control registers. The dedicated acknowledge signals eliminate the need for external logic to generate  $\overline{\text{INTA}}$  and device select signals.

Cascade mode provides the capability to serve up to 128 external interrupt sources through the use of external master and slave 82C59As. Three levels of priority are created, requiring priority resolution in the microcontroller interrupt controller, the master 82C59As, and the slave 82C59As. If an external interrupt is serviced, one IS bit is set at each of these levels. When the interrupt service routine is completed, up to three End-Of-Interrupt (EOI) Register writes must be issued by the program.

**Figure 9-3 Cascade Mode Interrupt Controller Connections**



### 9.2.3 Special Fully Nested Mode

Special fully nested mode is entered by setting the SFNM bit in the INT0 or INT1 control registers. (See section 9.3.1 on page 9-14.) It enables complete nesting with external 82C59A masters or multiple interrupts from the same external interrupt pin when not in Cascade mode. In this case, the ISRs must be re-entrant.

In fully nested mode, an interrupt request from an interrupt source is not recognized when the in-service bit for that source is set. In this case, if more than one interrupt source is connected to an external interrupt controller, all of the interrupts go through the same Am186ER or Am188ER microcontroller interrupt request pin. As a result, if the external interrupt controller receives a higher-priority interrupt, its interrupt is not recognized by the microcontroller until the in-service bit is reset.

In special fully nested mode, the microcontroller's interrupt controller allows the processor to take interrupts from an external pin regardless of the state of the in-service bit for an interrupt source. This allows multiple interrupts from a single pin. An in-service bit continues to be set, however, to inhibit interrupts from other lower-priority Am186ER or Am188ER microcontroller interrupt sources.

In special fully nested mode with Cascade mode, when a write is issued to the EOI Register at the end of the interrupt service routine, software polling of the IS Register in the external master 82C59A must determine if there is more than one IS bit set. If so, the IS bit in the microcontroller remains active and the next ISR is entered.

### 9.2.4 Operation in a Polled Environment

To allow reading of the Poll Register information without setting the indicated in-service bit, the Am186ER and Am188ER microcontrollers provide a Poll Status Register (Figure 9-15) in addition to the Poll Register. Poll Register information is duplicated in the Poll Status Register, but the Poll Status Register can be read without setting the associated in-service bit. These registers are located in two adjacent memory locations in the peripheral control block.

The interrupt controller can be used in polled mode if interrupts are not desired. When polling, interrupts are disabled and software polls the interrupt controller as required. The interrupt controller is polled by reading the Poll Status Register (Figure 9-15). Bit 15 in the Poll Status Register indicates to the processor that an interrupt of high enough priority is requesting service. Bits 4–0 indicate to the processor the interrupt type of the highest priority source requesting service. After determining that an interrupt is pending, software reads the Poll Register (rather than the Poll Status Register), which causes the in-service bit of the highest priority source to be set.

### 9.2.5 End-of-Interrupt Write to the EOI Register

A program must write to the EOI Register to reset the in-service (IS) bit when an interrupt service routine is completed. There are two types of writes to the EOI Register—specific EOI and non-specific EOI (see section 9.3.14 on page 9-28).

Non-specific EOI does not specify which IS bit is to be reset. Instead, the interrupt controller automatically resets the IS bit of the highest priority source with an active service routine.

Specific EOI requires the program to send the interrupt type to the interrupt controller to indicate the source IS bit that is to be reset. Specific reset is applicable when interrupt nesting is possible or when the highest priority IS bit that was set does not belong to the service routine in progress.

### 9.3 MASTER MODE INTERRUPT CONTROLLER REGISTERS

The interrupt controller registers for Master mode are shown in Table 9-2. All the registers can be read and written unless otherwise specified.

Registers can be redefined in Slave mode. See section 9.4 on page 9-29 for detailed information regarding Slave mode register usage. On reset, the microcontroller is in Master mode. Bit 14 of the Relocation Register (see Figure 4-2) must be set to initiate Slave mode operation.

**Table 9-2 Interrupt Controller Registers in Master Mode**

Offset	Register Mnemonic	Register Name	Associated Pins	Comments
3Ah	I1CON	INT1 Control	INT1	
38h	I0CON	INT0 Control	INT0	
3Eh	I3CON	INT3 Control	INT3	
3Ch	I2CON	INT2 Control	INT2	
40h	I4CON	INT4 Control	INT4	
36h	DMA1CON	DMA1 Interrupt Control	DRQ1	
34h	DMA0CON	DMA0 Interrupt Control	DRQ0	
32h	TCUCON	Timer Interrupt Control	TMRIN1 TMRIN0 TMROUT1 TMROUT0	
42h	WDCON	Watchdog Timer Interrupt Control		
44h	SPICON	Serial Port Interrupt Control	TXD, RXD	
30h	INTSTS	Interrupt Status		
2Eh	REQST	Interrupt Request	INT4–INT0 DRQ1–DRQ0	Read-only register
2Ch	INSERV	In-Service	INT4–INT0 DRQ1–DRQ0	
2Ah	PRIMSK	Priority Mask		
28h	IMASK	Interrupt Mask	INT4–INT0 DRQ1–DRQ0	
26h	POLLST	Poll Status		Read-only register
24h	POLL	Poll		Read-only register
22h	EOI	End of Interrupt		Write-only register

**9.3.1 INT0 and INT1 Control Registers (I0CON, Offset 38h, I1CON, Offset 3Ah) (Master Mode)**


The INT0 interrupt is assigned to interrupt type 0Ch. The INT1 interrupt is assigned to interrupt type 0Dh.

When Cascade mode is enabled for INT0 by setting the C bit of I0CON to 1, the INT2 pin becomes  $\overline{INTA0}$ , the interrupt acknowledge for INT0.

When Cascade mode is enabled for INT1 by setting the C bit of I1CON to 1, the INT3 pin becomes  $\overline{INTA1}$ , the interrupt acknowledge for INT1.

When INT0 is the only pin configured in Cascade mode, it must be programmed to a higher priority than INT1. When INT1 is the only pin configured in Cascade mode, it must be programmed to a higher priority than any other maskable interrupt.

**Figure 9-4 INT0 and INT1 Control Registers (I0CON, I1CON, offsets 38h and 3Ah)**



The value of I0CON and I1CON at reset is 000Fh.

**Bits 15–7: Reserved**—Set to 0.

**Bit 6: Special Fully Nested Mode (SFNM)**—When set to 1, enables special fully nested mode.

**Bit 5: Cascade Mode (C)**—When set to 1, this bit enables Cascade mode.

**Bit 4: Level-Triggered Mode (LTM)**—This bit determines whether the microcontroller interprets an INT0 or INT1 interrupt request as edge- or level-sensitive. A 1 in this bit configures INT0 or INT1 as an active High, level-sensitive interrupt. A 0 in this bit configures INT0 or INT1 as a Low-to-High, edge-triggered interrupt. In either case, INT0 or INT1 must remain High until they are acknowledged.

**Bit 3: Mask (MSK)**—This bit determines whether the INT0 or INT1 signal can cause an interrupt. A 1 in this bit masks this interrupt source, preventing INT0 or INT1 from causing an interrupt. A 0 in this bit enables INT0 or INT1 interrupts.

This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.3.11 on page 9-25.

**Bits 2–0: Priority Level (PR2–PR0)**—This field determines the priority of INT0 or INT1 relative to the other interrupt signals, as shown in Table 9-3, “Priority Level,” on page 9-15.

**Table 9-3 Priority Level**


Priority	PR2–PR0
(High) 0	0 0 0b
1	0 0 1b
2	0 1 0b
3	0 1 1b
4	1 0 0b
5	1 0 1b
6	1 1 0b
(Low) 7	1 1 1b

**9.3.2 INT2 and INT3 Control Registers (I2CON, Offset 3Ch, I3CON, Offset 3Eh) (Master Mode)**

The INT2 interrupt is assigned to interrupt type OEh. The INT3 interrupt is assigned to interrupt type 0Fh.

The INT2 and INT3 pins can be configured as interrupt acknowledge pins  $\overline{INTA0}$  and  $\overline{INTA1}$  when Cascade mode is implemented.

**Figure 9-5 INT2 and INT3 Control Registers (I2CON, I3CON, offsets 3Ch and 3Eh)**



The value of I2CON and I3CON at reset is 000Fh.

**Bits 15–5: Reserved**—Set to 0.

**Bit 4: Level-Triggered Mode (LTM)**—This bit determines whether the microcontroller interprets an INT2 or INT3 interrupt request as edge- or level-sensitive. A 1 in this bit configures INT2 or INT3 as an active High, level-sensitive interrupt. A 0 in this bit configures INT2 or INT3 as a Low-to-High, edge-triggered interrupt. In either case, INT2 or INT3 must remain High until it is acknowledged.

**Bit 3: Mask (MSK)**—This bit determines whether the INT2 or INT3 signal can cause an interrupt. A 1 in this bit masks this interrupt source, preventing INT2 or INT3 from causing an interrupt. A 0 in this bit enables INT2 or INT3 interrupts.

This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.3.11 on page 9-25.

**Bits 2–0: Priority Level (PR2–PR0)**—This field determines the priority of INT2 or INT3 relative to the other interrupt signals, as shown in Table 9-3, “Priority Level,” on page 9-15.


**Note:** The INT2 pin is multiplexed with PIO 31. To enable the pin to function as an interrupt or interrupt acknowledge, the PIO mode and PIO direction settings for the INT2 pin must be set to 0 for normal operation. For more detailed information, see Chapter 14, “Programmable I/O Pins.”

### 9.3.3 INT4 Control Register (I4CON, Offset 40h) (Master Mode)

The Am186ER and Am188ER microcontrollers provide INT4, an additional external interrupt pin. This input behaves like INT3–INT0 on the 80C186/188 microcontroller with the exception that INT4 is only intended for use as a nested-mode interrupt source.

The INT4 interrupt is assigned to interrupt type 10h. The Interrupt 4 Control Register (see Figure 9-6) controls the operation of the INT4 signal.

**Figure 9-6 INT4 Control Register (I4CON, offset 40h)**



The value of I4CON at reset is 000Fh.

**Bits 15–5: Reserved**—Set to 0.

**Bit 4: Level-Triggered Mode (LTM)**—This bit determines whether the microcontroller interprets an INT4 interrupt request as edge- or level-sensitive. A 1 in this bit configures INT4 as an active High, level-sensitive interrupt. A 0 in this bit configures INT4 as a Low-to-High, edge-triggered interrupt. In either case, INT4 must remain High until it is acknowledged.

**Bit 3: Mask (MSK)**—This bit determines whether the INT4 signal can cause an interrupt. A 1 in this bit masks this interrupt source, preventing INT4 from causing an interrupt. A 0 in this bit enables INT4 interrupts.

This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.3.11 on page 9-25.

**Bits 2–0: Priority (PR)**—This field determines the priority of INT4 relative to the other interrupt signals, as shown in Table 9-3, “Priority Level,” on page 9-15.


**Note:** The INT4 pin is multiplexed with PIO 30. To enable the pin to function as an interrupt, the PIO mode and PIO direction settings for the INT4 pin must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”



**9.3.4 Timer and DMA Interrupt Control Registers (TCUCON, Offset 32h, DMA0CON, Offset 34h, DMA1CON, Offset 36h) (Master Mode)**

The three timer interrupts are assigned to interrupt types 08h, 12h, and 13h. All three timer interrupts are configured through TCUCON, offset 32h. The DMA0 interrupt is assigned to interrupt type 0Ah. The DMA1 interrupt is assigned to interrupt type 0Bh. See Chapter 11, “DMA Controller,” for information about using these pins for DMA requests.

**Figure 9-7 Timer/DMA Interrupt Control Registers (TCUCON, DMA0CON, DMA1CON, offsets 32h, 34h, and 36h)**



The value of TCUCON, DMA0CON, and DMA1CON at reset is 000Fh.

**Bits 15–4: Reserved**—Set to 0.

**Bit 3: Interrupt Mask (MSK)**—This bit determines whether the corresponding signal can generate an interrupt. A 1 masks this interrupt source. A 0 enables the corresponding interrupt.

This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.3.11 on page 9-25.

**Bits 2–0: Priority Level (PR2–PR0)**—Sets the priority level for its corresponding source. See Table 9-3, “Priority Level,” on page 9-15.

**Note:** The DMA request pins DRQ0 and DRQ1 are multiplexed with PIO pins. To enable the pins to function as DMA request, the PIO mode and PIO direction settings for the DRQ0 and DRQ1 pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”

### 9.3.5 Watchdog Timer Interrupt Control Register (WDCON, Offset 42h) (Master Mode)


Note that a hardware watchdog timer (WDT), which has been added to the Am186ER and Am188ER microcontrollers, has a separate control register (WDTCON) at offset E6h (see "Watchdog Timer" on page 8-1). The WDT generates an NMI or WDT system reset. Use of the WDT is recommended for applications requiring this reset functionality.

To maintain compatibility with previous versions of the Am186ER and Am188ER microcontrollers, the WDCON Register, described below, has been retained.

When a timer is used as a watchdog timer, the watchdog timer is implemented by connecting TMROUT1 output to an additional internal interrupt to create the watchdog timer interrupt. This interrupt is assigned to interrupt type 11h. The control register format is shown in Figure 9-8.

The systems programmer should program the timer (see section 10.2.2 on page 10-3) and then program the interrupt control register.

**Figure 9-8 Watchdog Timer Interrupt Control Register (WDCON, offset 42h)**



The value of WDCON at reset is 000Fh.

**Bits 15–5: Reserved**—Set to 0.

**Bit 4: Reserved**—*Must* be set to 0 to ensure proper operation of the Am186ER and Am188ER microcontrollers.

**Bit 3: Mask (MSK)**—This bit determines whether the watchdog timer can cause an interrupt. A 1 in this bit masks this interrupt source, preventing the watchdog timer from causing an interrupt. A 0 in this bit enables watchdog timer interrupts.


This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.3.11 on page 9-25.

**Bits 2–0: Priority (PR)**—This field determines the priority of the watchdog timer relative to the other interrupt signals, as shown in Table 9-3, "Priority Level," on page 9-15.

**9.3.6 Serial Port Interrupt Control Register (SPICON, Offset 44h) (Master Mode)**

The Serial Port Interrupt Control (SPICON) Register controls the operation of the asynchronous serial port interrupt source (SPI, bit 10 in the Interrupt Request Register). This interrupt is assigned to interrupt type 14h. The control register format is shown in Figure 9-9.

**Figure 9-9 Serial Port Interrupt Control Register (SPICON, offset 44h)**



The value of SPICON at reset is 001Fh.

**Bits 15–5: Reserved**—Set to 0.

**Bit 4: Reserved**—Set to 1.

**Bit 3: Mask (MSK)**—This bit determines whether the serial port can cause an interrupt. A 1 in this bit masks this interrupt source, preventing the serial port from causing an interrupt. A 0 in this bit enables serial port interrupts.


This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.3.11 on page 9-25.

**Bits 2–0: Priority (PR2–PR0)**—This field determines the priority of the serial port relative to the other interrupt signals. After a reset, the priority is 7. See Table 9-3, “Priority Level,” on page 9-15.

### 9.3.7 Interrupt Status Register (INTSTS, Offset 30h) (Master Mode)

The Interrupt Status (INTSTS) Register indicates the interrupt request status of the three timers.

**Figure 9-10 Interrupt Status Register (INTSTS, offset 30h)**



**Bit 15: DMA Halt (DHLT)**—When set to 1, halts any DMA activity. This bit is automatically set to 1 when nonmaskable interrupts occur and is reset when an IRET instruction is executed. Time-critical software, such as interrupt handlers, can modify this bit directly to inhibit DMA transfers. Because of the function of this register as an interrupt request register for the timers, the DHLT bit should not be modified by software when timer interrupts are enabled.

**Bits 14–3: Reserved**

**Bits 2–0: Timer Interrupt Request (TMR2–TMR0)**—When set to 1, these bits indicate that the corresponding timer has an interrupt request pending. (Note that the timer TMR bit in the REQST Register is the logical OR of these timer interrupt requests.)

### 9.3.8 Interrupt Request Register (REQST, Offset 2Eh) (Master Mode)


The hardware interrupt sources have interrupt request bits inside the interrupt controller. A read from this register yields the status of these bits. The Interrupt Request (REQST) Register is a read-only register. The format of the Interrupt Request Register is shown in Figure 9-11.

For internal interrupts (watchdog, DMA, serial port, or timer interrupts) the corresponding interrupt request bit (WD, D1, D0, TMR, or SPI) is set to 1 when the device requests an interrupt.

Once set, interrupt request bit WD, D1, or D0 is reset during the internally generated interrupt acknowledge. Bit TMR remains set as long as INTSTS Register bit TMR2, TMR1, or TMR0 is set. Bit SPI remains set until the serial port condition that caused the interrupt is cleared.

For INT4–INT0 external interrupts, the corresponding bit (I4–I0) reflects the current value of the external signal. The device must hold this signal High until the interrupt is serviced. Generally the interrupt service routine signals the external device to remove the interrupt request.

**Figure 9-11 Interrupt Request Register (REQST, offset 2Eh)**



The REQST Register is undefined on reset.

**Bits 15–11: Reserved**

**Bit 10: Serial Port Interrupt Request (SPI)**—This bit indicates the interrupt state of the serial port. If enabled, the SPI bit is the logical OR of all possible serial port interrupt sources (THRE, RDR, BRKI, FER, PER, and OER status bits).

**Bit 9: Watchdog Timer Interrupt Request (WD)**—When this bit is set to 1, the Watchdog Timer has an interrupt pending.

**Bits 8–4: Interrupt Requests (I4–I0)**—When set to 1, the corresponding INT pin has an interrupt pending (i.e., when INT0 is pending, I0 is set). These bits reflect the status of the external pin.

**Bits 3–2: DMA Channel Interrupt Request (D1–D0)**—When set to 1, the corresponding DMA channel has an interrupt pending.

**Bit 1: Reserved**

**Bit 0: Timer Interrupt Request (TMR)**—This bit indicates the state of the timer interrupts. This bit is the logical OR of the timer interrupt requests. When set to a 1, this bit indicates that the timer control unit has an interrupt pending.


The Interrupt Status Register indicates the specific timer that is requesting an interrupt. See section 9.3.7.

### 9.3.9 In-Service Register (INSERV, Offset 2Ch) (Master Mode)

The bits in the In Service (INSERV) Register are set by the interrupt controller when the interrupt is taken. Each bit in the register is cleared by writing the corresponding interrupt type to the End-of-Interrupt (EOI) Register. See Table 9-1, “Am186ER and Am188ER Microcontroller Interrupt Types,” on page 9-3.

When an in-service bit is set, the microcontroller will not generate an interrupt request for the associated source, preventing an interrupt from interrupting itself if interrupts are enabled in the ISR. Special fully nested mode allows the INT1–INT0 requests to circumvent this restriction for the INT0 and INT1 sources.

**Figure 9-12 In-Service Register (INSERV, offset 2Ch)**



The INSERV Register is set to 0000h on reset.

#### Bits 15–11: Reserved

**Bit 10: Serial Port Interrupt In-Service (SPI)**—This bit indicates the in-service state of the asynchronous serial port.

**Bit 9: Watchdog Timer Interrupt In-Service (WD)**—This bit indicates the in-service state of the Watchdog Timer.

**Bits 8–4: Interrupt In-Service (I4–I0)**—These bits indicate the in-service state of the corresponding INT pin.

**Bits 3–2: DMA Channel Interrupt In-Service (D1–D0)**—These bits indicate the in-service state of the corresponding DMA channel.


#### Bit 1: Reserved

**Bit 0: Timer Interrupt In-Service (TMR)**—This bit indicates the state of the in-service timer interrupts. When set to a 1, this bit indicates that a timer interrupt request is in-service.

**9.3.10 Priority Mask Register (PRIMSK, Offset 2Ah) (Master Mode)**

The Priority Mask (PRIMSK) Register provides the value that determines the minimum priority level at which maskable interrupts can generate an interrupt.

**Figure 9-13 Priority Mask Register (PRIMSK, offset 2Ah)**



The value of PRIMSK at reset is 0007h.

**Bits 15–3: Reserved**—Set to 0.

**Bits 2–0: Priority Field Mask (PRM2–PRM0)**—This field determines the minimum priority that is required for a maskable interrupt source to generate an interrupt. Maskable interrupts with programmable priority values that are numerically higher than this field are masked. The possible values are zero (000b) to seven (111b).

A value of seven (111b) allows all interrupt sources that are not masked to generate interrupts. A value of five (101b) allows only unmasked interrupt sources with a programmable priority of zero to five (000b to 101b) to generate interrupts.

**Table 9-4 Priority Field Mask (Master Mode)**

Priority	PR2–PR0
(High) 0	0 0 0b
1	0 0 1b
2	0 1 0b
3	0 1 1b
4	1 0 0b
5	1 0 1b
6	1 1 0b
(Low) 7	1 1 1b


### 9.3.11 Interrupt Mask Register (IMASK, Offset 28h) (Master Mode)

The Interrupt Mask (IMASK) Register is a read/write register. Programming a bit in the IMASK Register has the effect of programming the MSK bit in the associated control register. The format of the IMASK Register is shown in Figure 9-14.

Do not write to the Interrupt Mask Register while interrupts are enabled. To modify mask bits while interrupts are enabled, use the individual interrupt control registers.

When a bit is set to 1 in this register, the corresponding interrupt source is masked off. When the bit is set to 0, the interrupt source is enabled to generate an interrupt request.

**Figure 9-14 Interrupt Mask Register (IMASK, offset 28h)**



The IMASK Register is set to 07FDh on reset.

#### Bits 15–11: Reserved

**Bit 10: Serial Port Interrupt Mask (SPI)**— When set to 1, this bit indicates that the asynchronous serial port interrupt is masked.

**Bit 9: Virtual Watchdog Timer Interrupt Mask (WD)**—When set to 1, this bit indicates that the Watchdog Timer interrupt is masked.

**Bits 8–4: Interrupt Mask (I4–I0)**—When set to 1, an I4–I0 bit indicates that the corresponding interrupt is masked.

**Bits 3–2: DMA Channel Interrupt Masks (D1–D0)**—When set to 1, a D1–D0 bit indicates that the corresponding DMA channel interrupt is masked.

#### Bit 1: Reserved


**Bit 0: Timer Interrupt Mask (TMR)**—When set to 1, this bit indicates that interrupt requests from the timer control unit are masked.



**9.3.12 Poll Status Register (POLLST, Offset 26h) (Master Mode)**

The Poll Status (POLLST) Register mirrors the current state of the Poll Register. The POLLST Register can be read without affecting the current interrupt request. But when the Poll Register is read, the current interrupt is acknowledged and the next interrupt takes its place in the Poll Register.

**Figure 9-15 Poll Status Register (POLLST, offset 26h)**



**Bit 15: Interrupt Request (IREQ)**—Set to 1 if an interrupt is pending. When this bit is set to 1, the S4–S0 field contains valid data.

**Bits 14–5: Reserved**—Set to 0.


**Bits 4–0: Poll Status (S4–S0)**—Indicates the interrupt type of the highest priority pending interrupt.

### 9.3.13 Poll Register (POLL, Offset 24h) (Master Mode)

When the Poll Register is read, the current interrupt is acknowledged and the next interrupt takes its place in the Poll Register.

The Poll Status Register mirrors the current state of the Poll Register, but the Poll Status Register can be read without affecting the current interrupt request.

**Figure 9-16 Poll Register (POLL, offset 24h)**



**Bit 15: Interrupt Request (IREQ)**—Set to 1 if an interrupt is pending. When this bit is set to 1, the S4–S0 field contains valid data.

**Bits 14–5: Reserved**—Set to 0.

**Bits 4–0: Poll Status (S4–S0)**—Indicates the interrupt type of the highest priority pending interrupt. Reading the Poll Register acknowledges the highest priority pending interrupt and enables the next interrupt to advance into the register.

Although the IS bit is set, the interrupt service routine does not begin execution automatically. The application software must execute the appropriate ISR.

### 9.3.14 End-of-Interrupt Register (EOI, Offset 22h) (Master Mode)

The End-of-Interrupt (EOI) Register is a write-only register. The in-service flags in the In-Service Register (see section 9.3.9 on page 9-23) are reset by writing to the EOI Register. Before executing the IRET instruction that ends an interrupt service routine (ISR), the ISR should write to the EOI Register to reset the IS bit for the interrupt.


The specific EOI reset is the most secure method to use for resetting IS bits. Figure 9-17 shows example code for a specific EOI reset. See Table 9-1, “Am186ER and Am188ER Microcontroller Interrupt Types,” on page 9-3 for specific EOI values.

**Figure 9-17 Example EOI Assembly Code**

```

...
... ;ISR code
...
exit:  mov ax,int_type ;load the interrupt type in ax
      mov dx, 0ff22h ;load default EOI location in dx
      out dx,ax ;write the interrupt type to EOI
      popa
      iret ;return from interrupt
    
```

**Figure 9-18 End-of-Interrupt Register (EOI, offset 22h)**



**Bit 15: Non-Specific EOI (NSPEC)**—The NSPEC bit determines the type of EOI command. When written as a 1, NSPEC indicates non-specific EOI. When written as a 0, NSPEC indicates the specific EOI interrupt type is in S4–S0.

**Bits 14–5: Reserved**

**Bits 4–0: Source Interrupt Type (S4–S0)**—Specifies the type of the interrupt that is currently being processed. See Table 9-1, “Am186ER and Am188ER Microcontroller Interrupt Types,” on page 9-3.

## 9.4 SLAVE MODE OPERATION

When Slave mode is used, the microcontroller's internal interrupt controller is used as a slave controller to an external master interrupt controller. The internal interrupts are monitored by the internal interrupt controller, while the external controller functions as the system master interrupt controller.

On reset, the microcontroller is in Master mode. To activate Slave mode operation, bit 14 of the Relocation Register must be set (see Figure 4-2 on page 4-4).

Because of pin limitations caused by the need to interface to an external 82C59A master, the internal interrupt controller does not accept external inputs. However, there are enough interrupt controller inputs (internally) to dedicate one to each timer. In Slave mode, each timer interrupt source has its own mask bit, IS bit, and control word.

The INT4, watchdog timer, and serial port interrupts are not available in Slave mode. In Slave mode, each peripheral must be assigned a unique priority to ensure proper interrupt controller operation. The programmer must assign correct priorities and initialize interrupt control registers before enabling interrupts.

### 9.4.1 Slave Mode Interrupt Nesting

Slave mode operation allows nesting of interrupt requests. When an interrupt is acknowledged, the priority logic masks off all priority levels except those with equal or higher priority.

### 9.4.2 Slave Mode Interrupt Controller Registers

The Interrupt Controller Registers for Slave mode are shown in Table 9-5. All registers can be read and written, unless specified otherwise.

**Table 9-5 Interrupt Controller Registers in Slave Mode**


Offset	Register Mnemonic	Register Name	Affected Pins	Comments
3Ah	T2INTCON	Timer 2 Interrupt Control		Interrupt Type XXXXX101
38h	T1INTCON	Timer 1 Interrupt Control	TMRIN1 TMROUT1	Interrupt Type XXXXX100
36h	DMA1CON	DMA 1 Interrupt Control		Interrupt Type XXXXX011
34h	DMA0CON	DMA 0 Interrupt Control		Interrupt Type XXXXX010
32h	T0INTCON	Timer 0 Interrupt Control	TMRINO TMROUT0	Interrupt Type XXXXX000
30h	INTSTS	Interrupt Status		
2Eh	REQST	Interrupt Request		Read Only
2Ch	INSERV	In-Service		Read Only
2Ah	PRIMSK	Priority Mask		
28h	IMASK	Interrupt Mask		
22h	EOI	Specific EOI		Write Only
20h	INTVEC	Interrupt Vector		

**9.4.3 Timer and DMA Interrupt Control Registers (T0INTCON, Offset 32h, T1INTCON, Offset 38h, T2INTCON, Offset 3Ah, DMA0CON, Offset 34h, DMA1CON, Offset 36h) (Slave Mode)**

In Slave mode, there are three separate registers for the three timers. In Master mode, all three timers are masked and prioritized in one register, TCUCON.

In Slave mode, the two DMA control registers retain their functionality and addressing from Master mode.

**Figure 9-19 Timer and DMA Interrupt Control Registers (T0INTCON, T1INTCON, T2INTCON, DMA0CON, DMA1CON, offsets 32h, 38h, 3Ah, 34h, and 36h)**



These registers are set to 000Fh on reset.

**Bits 15–4: Reserved**—Set to 0.

**Bit 3: Mask (MSK)**—This bit determines whether the interrupt source can cause an interrupt. A 1 in this bit masks the interrupt source, preventing the source from causing an interrupt. A 0 in this bit enables interrupts from the source.


This bit is duplicated in the Interrupt Mask Register. See the Interrupt Mask Register in section 9.4.8 on page 9-35.

**Bits 2–0: Priority Level (PR2–PR0)**—This field determines the priority of the interrupt source relative to the other interrupt signals, as shown in Table 9-3, “Priority Level,” on page 9-15.

#### 9.4.4 Interrupt Status Register (INTSTS, Offset 30h) (Slave Mode)

The Interrupt Status Register controls DMA activity when nonmaskable interrupts occur and indicates the current interrupt status of the three timers.

**Figure 9-20 Interrupt Status Register (INTSTS, offset 30h)**



The INTSTS Register is set to 0000h on reset.

**Bit 15: DMA Halt (DHLT)**—When set to 1, halts any DMA activity. Automatically set to 1 when nonmaskable interrupts occur and reset when an IRET instruction is executed.

**Bits 14–3: Reserved**


**Bits 2–0: Timer Interrupt Request (TMR2–TMR0)**—When set to 1, indicates the corresponding timer has an interrupt request pending.

**9.4.5 Interrupt Request Register (REQST, Offset 2Eh) (Slave Mode)**

The internal interrupt sources have interrupt request bits inside the interrupt controller. A read from this register yields the status of these bits. The Interrupt Request Register is a read-only register. The format of the Interrupt Request Register is shown in Figure 9-21.

For internal interrupts (D1, D0, TMR2, TMR1, and TMR0), the corresponding bit is set to 1 when the device requests an interrupt. The bit is reset during the internally generated interrupt acknowledge.

**Figure 9-21 Interrupt Request Register (REQST, offset 2Eh)**



The REQST Register is set to 0000h on reset.

**Bits 15–6: Reserved**

**Bits 5–4: Timer 2/Timer 1 Interrupt Request (TMR2–TMR1)**—When set to 1, these bits indicate the state of any interrupt requests from the associated timer.

**Bits 3–2: DMA Channel Interrupt Request (D1–D0)**—When set to 1, D1–D0 indicate that the corresponding DMA channel has an interrupt pending.


**Bit 1: Reserved**

**Bit 0: Timer 0 Interrupt Request (TMR0)**—When set to 1, this bit indicates the state of an interrupt request from Timer 0.

### 9.4.6 In-Service Register (INSERTV, Offset 2Ch) (Slave Mode)

The format of the In-Service Register is shown in Figure 9-22. The bits in the In-Service Register are set by the interrupt controller when the interrupt is taken. The in-service bits are cleared by writing to the End-of-Interrupt (EOI) Register.

**Figure 9-22 In-Service Register (INSERTV, offset 2Ch)**



The INSERTV Register is set to 0000h on reset.

#### Bits 15–6: Reserved

**Bits 5–4: Timer 2/Timer 1 Interrupt In-Service (TMR2–TMR1)**—When set to 1, these bits indicate that the corresponding timer interrupt is currently being serviced.

**Bits 3–2: DMA Channel Interrupt In-Service (D1–D0)**—When set to 1, the corresponding DMA channel is currently being serviced.

#### Bit 1: Reserved


**Bit 0: Timer 0 Interrupt In-Service (TMR0)**—When set to 1, this bit indicates Timer 0 is currently being serviced.



**9.4.7 Priority Mask Register (PRIMSK, Offset 2Ah) (Slave Mode)**

The format of the Priority Mask Register is shown in Figure 9-23. The Priority Mask Register provides the value that determines the minimum priority level at which maskable interrupts can generate an interrupt.

**Figure 9-23 Priority Mask Register (PRIMSK, offset 2Ah)**



The value of the PRIMSK Register at reset is 0007h.

**Bits 15–3: Reserved**

**Bits 2–0: Priority Field Mask (PRM2–PRM0)**—This field determines the minimum priority which is required for a maskable interrupt source to generate an interrupt.

A value of seven (111b) allows all interrupt sources that are not masked to generate interrupts. A value of five (101b) allows only unmasked interrupt sources with a programmable priority of zero to five (000b to 101b) to generate interrupts.


**Table 9-6 Priority Field Mask (Slave Mode)**

Priority	PR2–PR0
(High) 0	0 0 0b
1	0 0 1b
2	0 1 0b
3	0 1 1b
4	1 0 0b
5	1 0 1b
6	1 1 0b
(Low) 7	1 1 1b

### 9.4.8 Interrupt Mask Register (IMASK, Offset 28h) (Slave Mode)

The format of the Interrupt Mask Register is shown in Figure 9-24. The Interrupt Mask Register is a read/write register. Programming a bit in the Interrupt Mask Register has the effect of programming the MSK bit in the associated control register.

**Figure 9-24 Interrupt Mask Register (IMASK, offset 28h)**



The IMASK Register is set to 003Dh on reset.

#### Bits 15–6: Reserved

**Bits 5–4: Timer 2/Timer 1 Interrupt Mask (TMR2–TMR1)**—These bits indicate the state of the mask bit of the Timer Interrupt Control Register and when set to a 1, indicate which source has its interrupt requests masked.

**Bits 3–2: DMA Channel Interrupt Mask (D1–D0)**—These bits indicate the state of the mask bits of the corresponding DMA control register.

#### Bit 1: Reserved


**Bit 0: Timer 0 Interrupt Mask (TMR0)**—This bit indicates the state of the mask bit of the Timer Interrupt Control Register and when set to a 1, indicates Timer 0 has its interrupt request masked.



### 9.4.10 Interrupt Vector Register (INTVEC, Offset 20h) (Slave Mode)

Vector generation in Slave mode is exactly like that of an 8259A or 82C59A slave. The interrupt controller generates an 8-bit interrupt type that the CPU shifts left two bits (multiplies by four) to generate an offset into the interrupt vector table.

**Figure 9-26 Interrupt Vector Register (INTVEC, offset 20h)**



The INTVEC Register is undefined on reset.

**Bits 15–8: Reserved**—Read as 0.

**Bits 7–3: Interrupt Type (T4–T0)**—Sets the five most significant bits of the interrupt types for the internal interrupt type. The interrupt controller itself provides the lower three bits of the interrupt type, as determined by the priority level of the interrupt request. See Table 9-5, “INT2 and INT3 Control Registers (I2CON, I3CON, offsets 3Ch and 3Eh),” on page 9-16.

**Bits 2–0: Reserved**—Read as 0.



**10.1 OVERVIEW**

There are three 16-bit programmable timers in the Am186ER and Am188ER microcontrollers. Timers 0 and 1 are highly versatile and are each connected to two external pins (each one has an input and an output). These two timers can be used to count or time external events, or they can be used to generate nonrepetitive or variable-duty-cycle waveforms. Timer 1 can also be configured as a watchdog timer interrupt.

Note that a hardware watchdog timer (WDT) has been added to the Am186ER and Am188ER microcontrollers. Use of the WDT is recommended for applications requiring this reset functionality. To maintain compatibility with previous versions of the Am186ER and Am188ER microcontrollers, Timer 1 can be configured as a watchdog timer and can generate a maskable interrupt. The maskable watchdog timer provides a mechanism for detecting software crashes or hangs. The TMROUT1 output is internally connected to the watchdog timer interrupt. Software developers must first program the TIMER1 Mode/Control, Count, and Max Count registers, and then program the Watchdog Timer Interrupt Control Register (see Figure 9-8 on page 9-19). The TIMER1 Count Register must be reloaded at intervals less than the TIMER1 max count to assure the watchdog interrupt is not taken. If the code crashes or hangs, the TIMER1 countdown can cause a watchdog interrupt.

Timer 2 is not connected to any external pins. It can be used for real-time coding and time-delay applications. It can also be used as a prescale to timer 0 and timer 1 or as a DMA request source.

**10.2 PROGRAMMABLE REGISTERS**

The timers are controlled by eleven 16-bit registers (see Table 10-1) that are located in the peripheral control block.

**Table 10-1 Timer Control Unit Register Summary**

Offset from PCB	Register Mnemonic	Register Name
56h	T0CON	Timer 0 Mode/Control
5Eh	T1CON	Timer 1 Mode/Control
66h	T2CON	Timer 2 Mode/Control
50h	T0CNT	Timer 0 Count
58h	T1CNT	Timer 1 Count
60h	T2CNT	Timer 2 Count
52h	T0CMPA	Timer 0 Maxcount Compare A
54h	T0CMPB	Timer 0 Maxcount Compare B
5Ah	T1CMPA	Timer 1 Maxcount Compare A
5Ch	T0CMPB	Timer 1 Maxcount Compare B
62h	T2CMPA	Timer 2 Maxcount Compare A

The timer-count registers contain the current value of a timer. The timer-count registers can be read or written at any time, regardless of whether the corresponding timer is running. The microcontroller increments the value of a timer-count register each time a timer event occurs.

Each timer also has a corresponding maximum-count register that defines the maximum value for the timer. When the timer reaches the maximum value, it resets to 0 during the same clock cycle. (The value in the timer-count register never equals the maximum-count register.) In addition, timers 0 and 1 have a secondary maximum-count register. Using both the primary and secondary maximum-count registers lets the timer alternate between two maximum values.

If the timer is programmed to use only the primary maximum-count register, the timer output pin switches Low for one clock cycle, the clock cycle after the maximum value is reached. If the timer is programmed to use both of its maximum-count registers, the output pin creates a waveform by indicating which maximum-count register is currently in control. The duty cycle and frequency of the waveform depend on the values in the alternating maximum-count registers. For example, a 50% duty cycle waveform can be generated at 1/8 the frequency of the system clock using a 1h value for maxcount A and maxcount B.

### **10.2.1 Timer Operating Frequency**


Each timer is serviced on every fourth clock cycle. Therefore, a timer can operate at a maximum speed of one-quarter of the internal clock frequency. A timer can be clocked externally at the same maximum frequency of one-fourth of the internal clock frequency. However, because of internal synchronization and pipelining of the timer circuitry, the timer output takes up to six clock cycles to respond to the clock or gate input.

The timers are run by the processor's internal clock. If power-save mode is in effect, the timers operate at the reduced power-save clock rate.

## 10.2.2 Timer 0 and Timer 1 Mode and Control Registers (T0CON, Offset 56h, T1CON, Offset 5Eh)

These registers control the functionality of timer 0 and timer 1. See Figure 10-1.

**Figure 10-1 Timer 0 and Timer 1 Mode and Control Registers (T0CON, T1CON, offsets 56h and 5Eh)**



The value of T0CON and T1CON at reset is 0000h.

**Bit 15: Enable Bit (EN)**—When set to 1, the timer is enabled. When set to 0, the timer is inhibited from counting. This bit can only be written with the  $\overline{\text{INH}}$  bit set at the same time.

**Bit 14: Inhibit Bit ( $\overline{\text{INH}}$ )**—Allows selective updating of enable (EN) bit. When set to 1 during a write, EN can also be modified. When set to 0 during a write, writes to EN are ignored. This bit is not stored and is always read as 0.

**Bit 13: Interrupt Bit (INT)**—When set to 1, an interrupt request is generated when the count register equals a maximum count. If the timer is configured in dual maxcount mode, an interrupt is generated each time the count reaches maxcount A or maxcount B. When INT is set to 0, the timer will not issue interrupt requests. If the enable bit is cleared after an interrupt request has been generated but before the pending interrupt is serviced, the interrupt request will still be present.

**Bit 12: Register in Use Bit (RIU)**—When the Maxcount Compare A Register is being used for comparison to the timer count value, this bit is set to 0. When the Maxcount Compare B Register is being used, this bit is set to 1.

**Bits 11–6: Reserved**—Set to 0.

**Bit 5: Maximum Count Bit (MC)**—The MC bit is set to 1 when the timer reaches a maximum count. In dual maxcount mode, the bit is set each time either the Maxcount Compare A or B register is reached. This bit is set regardless of the timer interrupt-enable bit. The MC bit can be used to monitor timer status through software polling instead of through interrupts.

**Bit 4: Retrigger Bit (RTG)**—Determines the control function provided by the timer input pin. When set to 1, a 0 to 1 edge transition on TMRIN0 or TMRIN1 resets the count. When set to 0, a High input enables counting and a Low input holds the timer value. This bit is ignored when external clocking (EXT=1) is selected.

**Bit 3: Prescaler Bit (P)**—When set to 1, the timer is prescaled by timer 2. When set to 0, the timer counts up every fourth CLKOUT period. This bit is ignored when external clocking is enabled (EXT=1).



**Bit 2: External Clock Bit (EXT)**—When set to 1, an external clock is used. When set to 0, the internal clock is used. When the internal clock is used, the timer input pin is available for use as a programmable I/O pin.

**Bit 1: Alternate Compare Bit (ALT)**—When set to 1, the timer counts to maxcount compare A, then resets the count register to 0. Then the timer counts to maxcount compare B, resets the count register to zero, and starts over with maxcount compare A.

If ALT is clear, the timer counts to maxcount compare A and then resets the count register to zero and starts counting again against maxcount compare A. In this case, maxcount compare B is not used.

**Bit 0: Continuous Mode Bit (CONT)**—When set to 1, CONT causes the associated timer to run in the normal continuous mode.


When CONT is set to 0, EN is cleared after each timer count sequence and the timer clears and then halts on reaching the maximum count. If CONT=0 and ALT=1, the timer counts to the Maxcount Compare A Register value and resets, then it counts to the B Register value and resets and halts.

**Note:** *The TMRIN0, TMRIN1, TMROUT0, AND TMROUT1 pins are multiplexed with programmable I/O pins. To enable the timer pin functionality, the PIO mode and PIO direction settings for these pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”*

### 10.2.3 Timer 2 Mode and Control Register (T2CON, Offset 66h)

This register controls the functionality of timer 2. See Figure 10-2.

**Figure 10-2 Timer 2 Mode and Control Register (T2CON, offset 66h)**



The value of T2CON at reset is 0000h.

**Bit 15: Enable Bit (EN)**—When EN is set to 1, the timer is enabled. When set to 0, the timer is inhibited from counting. This bit can only be written with the  $\overline{\text{INH}}$  bit set at the same time.

**Bit 14: Inhibit Bit (INH)**—Allows selective updating of enable (EN) bit. When INH is set to 1 during a write, EN can be modified on the same write. When INH is set to 0 during a write, writes to EN are ignored. This bit is not stored and is always read as 0.

**Bit 13: Interrupt Bit (INT)**—When INT is set to 1, an interrupt request is generated when the count register equals a maximum count. When INT is set to 0, the timer will not issue interrupt requests. If the EN enable bit is cleared after an interrupt request has been generated, but before the pending interrupt is serviced, the interrupt request remains active.

**Bits 12–6: Reserved**—Set to 0.

**Bit 5: Maximum Count Bit (MC)**—The MC bit is set to 1 when the timer reaches its maximum count. This bit is set regardless of the timer interrupt-enable bit. The MC bit can be used to monitor timer status through software polling instead of through interrupts.

**Bits 4–1: Reserved**—Set to 0.


**Bit 0: Continuous Mode Bit (CONT)**—When CONT is set to 1, it causes the associated timer to run continuously. When set to 0, EN is cleared after each timer count sequence and the timer halts on reaching the maximum count.

## 10.2.4 Timer Count Registers (T0CNT, Offset 50h, T1CNT, Offset 58h, T2CNT, Offset 60h)

These registers can be incremented by one every four internal processor clocks. Timer 0 and timer 1 can also be configured to increment based on the TMRIN0 and TMRIN1 external signals, or they can be prescaled by timer 2. See Figure 10-3.

The count registers are compared to maximum count registers and various actions are triggered based on reaching a maximum count.

**Figure 10-3 Timer Count Registers (T0CNT, T1CNT, T2CNT, offsets 50h, 58h, and 60h)**



The value of these registers at reset is undefined.

**Bits 15–0: Timer Count Value (TC15–TC0)**—This register contains the current count of the associated timer. The count is incremented every fourth processor clock in internal clocked mode, or each time the timer 2 maxcount is reached if prescaled by timer 2. Timer 0 and timer 1 can be configured for external clocking based on the TMRIN0 and TMRIN1 signals.

### 10.2.5 Timer Maxcount Compare Registers (T0CMPA, Offset 52h, T0CMPB, Offset 54h, T1CMPA, Offset 5Ah, T1CMPB, Offset 5Ch, T2CMPA, Offset 62h)


These registers serve as comparators for their associated count registers. Timer 0 and timer 1 each have two maximum count compare registers. See Figure 10-4.

Timer 0 and timer 1 can be configured to count and compare to register A and then count and compare to register B. Using this method, the TMROUT0 or TMROUT1 signals can be used to generate waveforms of various duty cycles.

Timer 2 has one compare register, T2CMPA.

If a maximum count compare register is set to 0000h, the timer associated with that compare register will count from 0000h to FFFFh before requesting an interrupt. With a 40-MHz clock, a timer configured this way interrupts every 6.5536 ms.

**Figure 10-4 Timer Maxcount Compare Registers  
(T0CMPA, T0CMPB, T1CMPA, T1CMPB, T2CMPA,  
offsets 52h, 54h, 5Ah, 5Ch, and 62h)**



The value of these registers at reset is undefined.

**Bits 15–0: Timer Compare Value (TC15–TC0)**—This register contains the maximum value a timer will count to before resetting its count register to 0.



## 11.1 OVERVIEW

Direct memory access (DMA) permits transfer of data between memory and peripherals without CPU involvement. The DMA unit in the Am186ER and Am188ER microcontrollers provides two high-speed DMA channels. Data transfers can occur between memory and I/O spaces (e.g., memory to I/O) or within the same space (e.g., memory-to-memory or I/O-to-I/O). Two bus cycles (a minimum of eight clocks) are necessary for each data transfer.

Either bytes or words can be transferred to or from even or odd addresses on the Am186ER. The Am186ER does not support word DMA transfers to or from memory configured for 8-bit accesses. The Am188ER microcontroller does not support word transfers.

Each channel accepts a DMA request from one of the four sources: the channel request pin (DRQ1–DRQ0), Timer 2, the asynchronous serial port, or system software. The two DMA channels can be programmed with different priorities to resolve simultaneous DMA requests, and transfers on one channel can interrupt the other channel.

The DMA channels can be directly connected to the asynchronous serial port. DMA/asynchronous serial port transfer is accomplished by programming the DMA controller to perform transfers between a data source in memory or I/O space and an asynchronous serial port transmit or receive register.

## 11.2 DMA OPERATION

The format of the DMA control block is shown in Table 11-1. Six registers in the peripheral control block define the operation of each channel. The DMA registers consist of a 20-bit source address (2 registers), a 20-bit destination address (2 registers), a 16-bit transfer count register, and a 16-bit control register.

**Table 11-1 DMA Controller Register Summary**

Offset from PCB	Register Mnemonic	Register Name
CAh	D0CON	DMA 0 Control
DAh	D1CON	DMA 1 Control
C8h	D0TC	DMA 0 Transfer Count
D8h	D1TC	DMA 1 Transfer Count
C6h	D0DSTH	DMA 0 Destination Address High
D6h	D1DSTH	DMA 1 Destination Address High
C4h	D0DSTL	DMA 0 Destination Address Low
D4h	D1DSTL	DMA 1 Destination Address Low
C2h	D0SRCH	DMA 0 Source Address High
D2h	D1SRCH	DMA 1 Source Address High
C0h	D0SRCL	DMA 0 Source Address Low
D0h	D1SRCL	DMA 1 Source Address Low

The DMA transfer count register (DTC) specifies the number of DMA transfers to be performed. Up to 64 Kbytes or 64 Kwords can be transferred with automatic termination.


The DMA control registers define the channel operations (see Figure 11-1). All registers can be modified or altered during any DMA activity. Any changes made to these registers are reflected immediately in DMA operation.

### **11.2.1 Asynchronous Serial Port/DMA Transfers**

The enhanced Am186ER/Am188ER microcontrollers can DMA to and from the asynchronous serial port. This is accomplished by programming the DMA controller to perform transfers between a data buffer (located either in memory or I/O space) and an asynchronous serial port data register (SPTD or SPRD). Note that when a DMA channel is in use by the asynchronous serial port, the corresponding external DMA request signal is deactivated.

For DMA *to* the asynchronous serial port, the transmit data register address (either I/O mapped or memory mapped) must be specified as a byte destination for the DMA by writing the address of the register into the DMA destination low and DMA destination high registers. The destination address (the address of the transmit data register) should be configured as a constant throughout the DMA operation. The asynchronous serial port transmitter acts as the synchronizing device; therefore, the DMA channel should be configured as destination-synchronized.

For DMA *from* the asynchronous serial port, the receive data register address (either I/O mapped or memory mapped) must be specified as a byte source for the DMA by writing the address of the register into the DMA Source and DMA Source High registers. The source address (the address of the receive data register) should be configured as a constant throughout the DMA. The asynchronous serial port receiver acts as the synchronizing device; therefore, the DMA channel should be configured as source-synchronized.

**Figure 11-1 DMA Unit Block Diagram**

### 11.3 PROGRAMMABLE DMA REGISTERS

The sections on the following pages describe the control registers that are used to configure and operate the two DMA channels.




### 11.3.1 DMA Control Registers (D0CON, Offset CAh, D1CON, Offset DAh)

The DMA control registers (see Figure 11-2) determine the mode of operation for the DMA channels. These registers specify the following options:

- Whether the destination address is memory or I/O space
- Whether the destination address is incremented, decremented, or maintained constant after each transfer
- Whether the source address is memory or I/O space
- Whether the source address is incremented, decremented, or maintained constant after each transfer
- If DMA activity ceases after a programmed number of DMA cycles
- If an interrupt is generated after the last transfer
- The mode of synchronization
- The relative priority of one DMA channel with respect to the other DMA channel
- Whether timer 2 DMA requests are enabled or disabled
- Whether bytes or words are transferred

The DMA channel control registers can be changed while the channel is operating. Any changes made during DMA operations affect the current DMA transfer.

**Figure 11-2 DMA Control Registers (D0CON, D1CON, offsets CAh and DAh)**



The value of D0CON and D1CON at reset is FFF9h.

**Bit 15: Destination Address Space Select (DM/I0)**—Selects memory or I/O space for the destination address. When DM/I0 is set to 1, the destination address is in memory space. When set to 0, the destination address is in I/O space.

**Bit 14: Destination Decrement (DDEC)**—When DDEC is set to 1, the destination address is automatically decremented after each transfer. The address decrements by 1 or 2, depending on the byte/word bit (B/W, bit 0). The address remains constant if the increment and decrement bits are set to the same value (00b or 11b).

**Bit 13: Destination Increment (DINC)**—When DINC is set to 1, the destination address is automatically incremented after each transfer. The address increments by 1 or 2, depending on the byte/word bit (B/W, bit 0). The address remains constant if the increment and decrement bits are set to the same value (00b or 11b).

**Bit 12: Source Address Space Select (SM/I0)**—When SM/I0 is set to 1, the source address is in memory space. When set to 0, the source address is in I/O space.

**Bit 11: Source Decrement (SDEC)**—When SDEC is set to 1, the source address is automatically decremented after each transfer. The address decrements by 1 or 2 depending on the byte/word bit ( $\overline{B}/W$ , bit 0). The address remains constant if the increment and decrement bits are set to the same value (00b or 11b).

**Bit 10: Source Increment (SINC)**—When SINC is set to 1, the source address is automatically incremented after each transfer. The address increments by 1 or 2 depending on the byte/word bit ( $\overline{B}/W$ , bit 0). The address remains constant if the increment and decrement bits are set to the same value (00b or 11b).

**Bit 9: Terminal Count (TC)**—The DMA decrements the transfer count for each DMA transfer. When TC is set to 1, source or destination synchronized DMA transfers terminate when the count reaches 0. When TC is set to 0, source or destination synchronized DMA transfers do not terminate when the count reaches 0. Unsynchronized DMA transfers always terminate when the count reaches 0, regardless of the setting of this bit.

**Bit 8: Interrupt (INT)**—When INT is set to 1, the DMA channel generates an interrupt request on completion of the transfer count. The TC bit must also be set to generate an interrupt.

**Bits 7–6: Synchronization Type (SYN1–SYN0)**—The SYN1–SYN0 bits select channel synchronization as shown in Table 11-2. For more information on DMA synchronization, see section 11.4 on page 11-11.

**Table 11-2 Synchronization Type**

SYN1	SYN0	Sync Type
0	0	Unsynchronized
0	1	Source Synch
1	0	Destination Synch
1	1	Reserved

**Bit 5: Relative Priority (P)**—When P is set to 1, it selects high priority for this channel relative to the other channel during simultaneous transfers.

**Bit 4: Timer Enable/Disable Request (TDRQ)**—When TDRQ is set to 1, it enables DMA requests from timer 2. When set to 0, TDRQ disables DMA requests from timer 2.

**Bit 3: Reserved**

**Bit 2: Change Start Bit (CHG)**—This bit must be set to 1 during a write to allow modification of the ST bit. When CHG is set to 0 during a write, ST is not altered when writing the control word.

**Bit 1: Start/Stop DMA Channel (ST)**—The DMA channel is started when the start bit is set to 1. This bit can be modified only when the CHG bit is set to a 1 during the same register write.


**Bit 0: Byte/Word Select ( $\overline{B}/W$ )**—On the Am186ER microcontroller, when  $\overline{B}/W$  is set to 1, word transfers are selected. When  $\overline{B}/W$  is set to 0, byte transfers are selected. The Am186ER does not support word DMA transfers to or from memory configured for 8-bit accesses. Word transfers are not supported on the Am188ER microcontroller.

**Note:** The DMA request pins DRQ0 and DRQ1 are multiplexed with programmable I/O pins. To enable the pins to function as DMA requests, the PIO mode and PIO direction settings for the DRQ0 and DRQ1 pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”

### 11.3.2 DMA Transfer Count Registers (D0TC, Offset C8h, D1TC, Offset D8h)

Each DMA channel maintains a 16-bit DMA Transfer Count Register (DTC). This register is decremented after every DMA cycle, regardless of the state of the TC bit in the DMA Control Register. However, if the TC bit in the DMA control word is set or if unsynchronized transfers are programmed, DMA activity terminates when the Transfer Count Register reaches 0.

**Figure 11-3 DMA Transfer Count Registers (D0TC, D1TC, offsets C8h and D8h)**



The value of D0TC and D1TC at reset is undefined.


**Bits 15–0: DMA Transfer Count (TC15–TC0)**—Contains the transfer count for a DMA channel. Value is decremented by 1 after each transfer.

### 11.3.3 DMA Destination Address High Register (High Order Bits) (D0DSTH, Offset C6h, D1DSTH, Offset D6h)

Each DMA channel maintains a 20-bit destination and a 20-bit source register. Each register takes up two full 16-bit registers (the high register and the low register) in the peripheral control block. For each DMA channel to be used, all four registers must be initialized. These registers can be individually incremented or decremented after each transfer. If word transfers are performed, the address is incremented or decremented by 2 after each transfer. If byte transfers are performed, the address is incremented or decremented by 1.

Each register can point into either memory or I/O space. The user must program the upper four bits to 0000b in order to address the normal 64K I/O space. Because the DMA channels can perform transfers to or from odd addresses, there is no restriction on values for the destination and source address registers. Higher transfer rates can be achieved on the Am186ER microcontroller if all word transfers are performed to or from even addresses so that accesses occur in single, 16-bit bus cycles.

**Figure 11-4 DMA Destination Address High Register (D0DSTH, D1DSTH, offsets C6h and D6h)**



The value of D0DSTH and D1DSTH at reset is undefined.

**Bits 15–4: Reserved**

**Bits 3–0: DMA Destination Address High (DDA19–DDA16)**—These bits are driven onto A19–A16 during the write phase of a DMA transfer.

### 11.3.4 DMA Destination Address Low Register (Low Order Bits) (D0DSTL, Offset C4h, D1DSTL, Offset D4h)

Figure 11-5 shows the DMA Destination Address Low Register. The sixteen bits of this register are combined with the four bits of the DMA Destination Address High Register (see Figure 11-4) to produce a 20-bit destination address.

**Figure 11-5 DMA Destination Address Low Register (D0DSTL, D1DSTL, offsets C4h and D4h)**



The value of D0DSTL and D1DSTL at reset is undefined.


**Bits 15–0: DMA Destination Address Low (DDA15–DDA0)**—These bits are driven onto A15–A0 during the write phase of a DMA transfer.

### 11.3.5 DMA Source Address High Register (High Order Bits) (D0SRCH, Offset C2h, D1SRCH, Offset D2h)

Each DMA channel maintains a 20-bit destination and a 20-bit source register. Each register takes up two full 16-bit registers (the high register and the low register) in the peripheral control block. For each DMA channel to be used, all four registers must be initialized. These registers can be individually incremented or decremented after each transfer. If word transfers are performed, the address is incremented or decremented by 2 after each transfer. If byte transfers are performed, the address is incremented or decremented by 1.

Each register can point into either memory or I/O space. The user must program the upper four bits to 0000b in order to address the normal 64K I/O space. Because the DMA channels can perform transfers to or from odd addresses, there is no restriction on values for the destination and source address registers. Higher transfer rates can be achieved on the Am186ER microcontroller if all word transfers are performed to or from even addresses so that accesses occur in single, 16-bit bus cycles.

**Figure 11-6 DMA Source Address High Register (D0SRCH, D1SRCH, offsets C2h and D2h)**



The value of D0SRCH and D1SRCH at reset is undefined.

**Bits 15–4: Reserved**

**Bits 3–0: DMA Source Address High (DSA19–DSA16)**—These bits are driven onto A19–A16 during the read phase of a DMA transfer.

### 11.3.6 DMA Source Address Low Register (Low Order Bits) (D0SRCL, Offset C0h, D1SRCL, Offset D0h)

Figure 11-7 shows the DMA Source Address Low Register. The sixteen bits of this register are combined with the four bits of the DMA Source Address High Register (see Figure 11-6) to produce a 20-bit source address.

**Figure 11-7 DMA Source Address Low Register (D0SRCL, D1SRCL, offsets C0h and D0h)**



The value of D0SRCL and D1SRCL at reset is undefined.

**Bits 15–0: DMA Source Address Low (DSA15–DSA0)**—These bits are driven onto A15–A0 during the read phase of a DMA transfer.

## 11.4 DMA REQUESTS

Data transfers can be either source or destination synchronized—either the source of the data or the destination of the data can request the data transfer. DMA transfers can also be unsynchronized (i.e., the transfer takes place continually until the correct number of transfers has occurred).

During source synchronized or unsynchronized transfers, the DMA channel can begin a transfer immediately after the end of the previous DMA transfer, and a complete transfer can occur every two bus cycles or eight clock cycles (assuming no wait states).

When destination synchronization is performed, data is not fetched from the source address until the destination device signals that it is ready to receive it. When destination synchronized transfers are requested, the DMA controller relinquishes control of the bus after every transfer. If no other bus activity is initiated, another DMA cycle begins after two processor clocks. This allows the destination device time to remove its request if another transfer is not desired.

When the DMA controller relinquishes the bus during destination synchronized transfers, the CPU can initiate a bus cycle. As a result, a complete bus cycle is often inserted between destination-synchronized transfers. Table 11-3 shows the maximum DMA transfer rates based on the different synchronization strategies.

**Table 11-3 Maximum DMA Transfer Rates**

Synchronization Type	Maximum DMA Transfer Rate (Mbyte/s)			
	50 MHz	40 MHz	33 MHz	25 MHz
Unsynchronized	12.5	10	8.25	6.25
Source Synch	12.5	10	8.25	6.25
Destination Synch (CPU needs bus)	8.33	6.6	5.5	4.16
Destination Synch (CPU does not need bus)	10.00	8	6.6	5




### 11.4.1 Synchronization Timing

DRQ1 or DRQ0 must be deasserted before the end of the DMA transfer to prevent another DMA cycle from occurring. The timing for the required deassertion depends on whether the transfer is source-synchronized or destination-synchronized.

#### 11.4.1.1 Source Synchronization Timing

Figure 11-8 shows a typical source-synchronized DMA transfer. The DRQ signal must be deasserted at least four clocks before the end of the transfer (at T1 of the deposit phase). If more transfers are not required, a source-synchronized transfer allows the source device at least three clock cycles from the time it is acknowledged to deassert its DRQ line.

**Figure 11-8 Source-Synchronized DMA Transfers**




**Notes:**

1. This source-synchronized transfer is not followed immediately by another DMA transfer.
2. This source-synchronized transfer is immediately followed by another DMA transfer because DRQ is not deasserted soon enough.

#### 11.4.1.2 Destination Synchronization Timing

Figure 11-9 shows a typical destination-synchronized DMA transfer. A destination-synchronized transfer differs from a source-synchronized transfer in that two idle states are added to the end of the deposit cycle. The two idle states allow the destination device to deassert its DRQ signal four clocks before the end of the cycle. Without the two idle states, the destination device would not have time to deassert its DRQ signal.

Because of the two extra idle states, a destination-synchronized DMA channel allows other bus masters to take the bus during the idle states. The CPU, the refresh control unit, and another DMA channel can all access the bus during the idle states.

**Figure 11-9 Destination Synchronized DMA Transfers****Notes:**

1. This destination-synchronized transfer is not followed immediately by another DMA transfer.
2. This destination-synchronized transfer is immediately followed by another DMA transfer because DRQ is not deasserted soon enough.

**11.4.2 DMA Acknowledge**

No explicit DMA acknowledge signal is provided. Because both source and destination registers are maintained, a read from a requesting source or a write to a requesting destination should be used as the DMA acknowledge signal. Because the chip-select lines can be programmed to be active for a given block of memory or I/O space, and the DMA source and destination address registers can be programmed to point to the same given block, a chip-select line could be used to indicate a DMA acknowledge.

**11.4.3 DMA Priority**

The DMA channels can be programmed so that one channel is always given priority over the other, or they can be programmed to alternate cycles when both have DMA requests pending (see section 11.3.1, bit 5, the P bit). DMA cycles always have priority over internal CPU cycles except between internally locked memory accesses or word accesses to odd memory locations. However, an external bus hold takes priority over an internal DMA cycle.

Because an interrupt request cannot suspend a DMA operation and the CPU cannot access memory during a DMA cycle, interrupt latency time suffers during sequences of continuous DMA cycles. An NMI request, however, causes all internal DMA activity to halt. This allows the CPU to respond quickly to the NMI request.

**11.4.4 DMA Programming**

DMA cycles occur whenever the ST bit of the control register is set. If synchronized transfers are programmed, a DRQ must also be generated. Therefore, the source and destination transfer address registers and the transfer count register (if used) must be programmed before the ST bit is set.

Each DMA register can be modified while the channel is operating. If the CHG bit is set to 0 when the control register is written, the ST bit of the control register will not be modified by the write. If multiple channel registers are modified, an internally LOCKed string transfer should be used to prevent a DMA transfer from occurring between updates to the channel registers.

#### **11.4.5 DMA Channels on Reset**

On reset, the state of the DMA channels is as follows:

- The ST bit for each channel is reset.
- Any transfer in progress is aborted.
- The values of the transfer count registers, source address registers, and destination address registers are undefined.

**12.1 OVERVIEW**

The Am186ER and Am188ER microcontrollers provide an asynchronous serial port. The asynchronous serial port is a two-pin interface that permits full-duplex bidirectional data transfer. The asynchronous serial port supports the following features:

- Full-duplex operation
- 7-bit or 8-bit data transfers
- Odd parity, even parity, or no parity
- 1 or 2 stop bits
- DMA to and from the asynchronous serial port

If additional RS-232 signals are required, they can be created with available PIO pins (see section 14.1 on page 14-1). The asynchronous serial port transmit and receive sections are double-buffered. Break character recognition, framing, parity, and overrun error detection are provided. Exception interrupt generation is programmed by the user.

The transmit/receive clock is based on the internal processor clock internally divided down to the serial port operating frequency. If power-save mode is in effect, the divide factor must be reprogrammed. The serial port permits 7-bit and 8-bit data transfers. DMA transfers through the serial port are supported.

The serial port generates one interrupt for all serial port events (transmit complete, data received, or error). The Serial Port Status Register contains the reason for the serial port interrupt. The interrupt type assigned to the serial port is 14h.

The serial port can be used in power-save mode, but the transfer rate must be adjusted to correctly reflect the new internal operating frequency and the serial port must not receive any information until the frequency is changed.

The DMA channels can be directly connected to the asynchronous serial port. DMA and serial port transfer is accomplished by programming the DMA controller to perform transfers between a memory or I/O space and a serial port transmit or receive register.

**12.2 PROGRAMMABLE REGISTERS**

The asynchronous serial port is programmed through the use of five, 16-bit peripheral registers. See Table 12-1.


**Table 12-1 Asynchronous Serial Port Register Summary**

Offset from PCB	Register Mnemonic	Register Name
80h	SPCT	Serial Port Control
82h	SPSTS	Serial Port Status
84h	SPTD	Serial Port Transmit Data
86h	SPRD	Serial Port Receive Data
88h	SPBAUD	Serial Port Baud Rate Divisor

### 12.2.1 Serial Port Control Register (SPCT, Offset 80h)

The Serial Port Control Register controls both the transmit and receive sections of the serial port. The format of the Serial Port Control Register is shown in Figure 12-1.

**Figure 12-1 Serial Port Control Register (SPCT, offset 80h)**



The value of SPCT at reset is 0000h.

**Bits 15–13: DMA Control Field (DMA)**—This field configures the serial port for use with DMA transfers according to the following table.

**Table 12-2 DMA Control Bits**

DMA Bits	Receive	Transmit
000b	No DMA	No DMA
001b	DMA0	DMA1
010b	DMA1	DMA0
011b	Reserved	Reserved
100b	DMA0	No DMA
101b	DMA1	No DMA
110b	No DMA	DMA0
111b	No DMA	DMA1

DMA transfers to a serial port function as destination-synchronized DMA transfers. A new transfer is requested when the transmit holding register is empty. This corresponds with the assertion of the THRE bit in the serial port status register in non-DMA mode. When the port is configured for DMA transmits, the corresponding transmit interrupt is disabled regardless of the setting of the TXIE bit.

DMA transfers from the serial port function as source-synchronized DMA transfers. A new transfer is requested when the serial port receive register contains valid data. This corresponds with the assertion of the RDR bit in the serial port status register in non-DMA mode. When the port is configured for DMA receives, the corresponding receive interrupt is disabled regardless of the setting of the RXIE bit. Receive status interrupts may still be taken, as configured by the RSIE bit.

**Bits 12: Reserved**—Set to 0.

**Bit 11: Transmit Holding Register Empty Interrupt Enable (TXIE)**—This bit enables the serial port to generate an interrupt for the transmit holding register empty condition, indicating that the serial port is ready to accept a new character for transmission. If this bit is 1 and the Serial Port Transmit Holding Register does not contain valid data, the serial port generates an interrupt request. The value of TXIE after power-on reset is 0.

**Bit 10: Receive Data Ready Interrupt Enable (RXIE)**—This bit enables the serial port to generate an interrupt for the receive data ready condition. If this bit is 1 and the Serial Port Receive Buffer Register contains data that has been received on the serial port, the serial port generates an interrupt request. The value of RXIE after power-on reset is 0.

**Bit 9: Loopback (LOOP)**—Setting this bit to 1 places the serial port in the loopback mode. In this mode, the TXD output is set High and the transmit shift register is connected to the receive shift register. Data transmitted by the transmit section is immediately received by the receive section. The loopback mode is provided for testing the serial port. The value of LOOP after power-on reset is 0.

**Bit 8: Send Break (BRK)**—Setting this bit to 1 causes the serial port to send a continuous level on the TXD output. A break is a continuous Low on the TXD output for a duration of more than one frame transmission time. The level driven on the TXD output is determined by the BRKVAL bit.

To use the transmitter to time the frame, set the BRK bit when the transmitter is empty (indicated by the TEMT bit of the Serial Port Status Register), write the serial port transmit holding register, then wait until the TEMT bit is again set before resetting the BRK bit. Because the TXD output is held constant while BRK is set, the data written to the transmit holding register will not appear on the pin. The value of BRK after power-on reset is 0.

**Bit 7: Break Value (BRKVAL)**—This bit determines the output value transmitted on the TXD pin during a send break operation. If BRKVAL is 1, a continuous High level is driven on the TXD output. If BRKVAL is 0, a continuous Low level is driven on the TXD output. Only a continuous Low value (BRKVAL=0) will result in a break being detected by the receiver. The value of BRKVAL after power-on reset is 0.

**Bits 6–5: Parity Mode (PMODE)**—This field specifies how parity generation and checking are performed during transmission and reception, as shown in Table 12-3.

**Table 12-3 Parity Mode Bit Settings**

Parity	PMODE
None (No parity bit in frame)	0 X
Odd (Odd number of 1s in frame)	1 0
Even (Even number of 1s in frame)	1 1

If parity checking and generation is selected, a parity bit is received or sent in addition to the specified number of data bits.

The value of PMODE after power-on reset is 00b.

**Bit 4: Word Length (WLGN)**—This bit determines the number of bits transmitted or received in a frame. If WLGN is 0, the serial port sends and receives 7 bits of data per frame. If WLGN is 1, the serial port sends and receives 8 bits of data per frame. The value of WLGN after power-on reset is 0.

**Bit 3: Stop Bits (STP)**—A 0 in the STP bit specifies that one stop bit is used to signify the end of a frame. A 1 in this bit specifies that two stop bits are used to signify the end of a frame. The value of STP after power-on reset is 0.

**Bit 2: Transmit Mode (TMODE)**—The TMODE bit enables data transmission and controls the operational mode of the serial port for the transmission of data. If TMODE is 0, the transmit section and transmit interrupts of the serial port are disabled. If TMODE is 1, the transmit section of the serial port is enabled. The value of TMODE after power-on reset is 0.

**Bit 1: Receive Status Interrupt Enable (RSIE)**—This bit enables the serial port to generate an interrupt because of an exception during reception. If this bit is 1 and the serial port receives a break, or experiences a framing error, parity error, or overrun error, the serial port generates a serial port interrupt. The value of RSIE after power-on reset is 0.


**Bit 0: Receive Mode (RMODE)**—This field enables data reception and controls the operational mode of the serial port for the reception of data. If RMODE is 0, the receive section and receive interrupts of the serial port are disabled. If RMODE is 1, the receive section of the serial port is enabled. The value of RMODE after power-on reset is 0.

**Note:** *The asynchronous serial interface pins TXD and RXD are multiplexed with programmable I/O pins. To enable the pins to function as asynchronous serial interface, the PIO mode and PIO direction settings for the TXD and RXD pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”*

## 12.2.2 Serial Port Status Register (SPSTS, Offset 82h)

The Serial Port Status Register indicates the status of the transmit and receive sections of the serial port. The format of the Serial Port Status Register is shown in Figure 12-2.

**Figure 12-2 Serial Port Status Register (SPSTS, offset 82h)**



**Bits 15–7: Reserved**—Set to 0.

**Bit 6: Transmitter Empty (TEMT)**—The TEMT bit is 1 when the transmitter has no data to transmit and the transmit shift register is empty. This indicates to software that it is safe to disable the transmit section. This bit is read-only.

**Bit 5: Transmit Holding Register Empty (THRE)**—When the THRE bit is 1, the transmit holding register contains invalid data and can be written with data to be transmitted. When the THRE bit is 0, the transmit holding register should not be written because it contains valid data that has not yet been copied to the transmit shift register for transmission.

If transmit interrupts are enabled by the TMODE and TXIE fields, a serial port interrupt request is generated when the THRE bit is 1. The THRE bit is reset automatically by writing the transmit holding register. This bit is read-only, allowing other bits of the Serial Port Status Register to be written (i.e., resetting the BRKI bit) without interfering with the current data request.

**Bit 4: Receive Data Ready (RDR)**—When the RDR bit is 1, the receive buffer register contains data that can be read. When the RDR bit is 0, the receive buffer register does not contain valid data. This bit is read-only.

If receive interrupts are enabled by the RMODE and RXIE fields, a serial port interrupt request is generated when the THRE bit is 1. Reading the receive buffer register resets the RDR bit.

**Bit 3: Break Interrupt (BRKI)**—The BRKI bit is set to indicate that a break has been received. If the RSIE bit is 1, the BRKI bit being set causes a serial port interrupt request. The BRKI bit should be reset by software.

**Bit 2: Framing Error (FER)**—The FER bit is set to indicate that a framing error occurred during reception of data. If the RSIE bit is 1, the FER bit being set causes a serial port interrupt request. The FER bit should be reset by software.

**Bit 1: Parity Error (PER)**—The PER bit is set to indicate that a parity error occurred during reception of data. If the RSIE bit is 1, the PER bit being set causes a serial port interrupt request. The PER bit should be reset by software.


**Bit 0: Overrun Error (OER)**—The OER bit is set when an overrun error occurs during reception of data. If the RSIE bit is 1, the OER bit being set causes a serial port interrupt request. The OER bit should be reset by software.



### 12.2.3 Serial Port Transmit Data Register (SPTD, Offset 84h)

Software writes this register (Figure 12-4) with data to be transmitted on the serial port. The transmitter is double-buffered, and the transmit section copies data from the transmit data register to the transmit shift register (which is not accessible to software) before transmitting the data.

**Figure 12-3 Serial Port Transmit Data Register (SPTD, offset 84h)**



The value of SPTD at reset is undefined.


#### Bits 15–8: Reserved

**Bit 7–0: Transmit Data (TDATA)**—This field is written with data to be transmitted on the serial port. The THRE bit in the Serial Port Status Register indicates whether there is valid data in the SPTD Register. To avoid overwriting data in the SPTD Register, the THRE bit should be read as a 1 before writing this register. Writing this register causes the THRE bit to be reset.

### 12.2.4 Serial Port Receive Data Register (SPRD, Offset 86h)

This register (Figure 12-4) contains data received over the serial port. The receiver is double-buffered, and the receive section can be receiving a subsequent frame of data in the receive shift register (which is not accessible to software) while the receive data register is being read by software.

**Figure 12-4 Serial Port Receive Data Register (SPRD, offset 86h)**



The value of SPRD at reset is undefined.

#### **Bits 15–8: Reserved**

**Bits 7–0: Receive Data (RDATA)**—This field contains data received on the serial port. The RDR bit of the Serial Port Status Register indicates valid data in the SPRD Register. To avoid reading invalid data, the RDR bit should be read as a 1 before the SPRD Register is read. Reading this register causes the RDR bit to be reset.

**12.2.5 Serial Port Baud Rate Divisor Register (SPBAUD, Offset 88h)**

This register (Figure 12-5) specifies a clock divisor for the generation of the serial clock that controls the serial port. The serial clock rate is 16 times the baud rate of transmission or reception of data. The SPBAUD Register specifies the number of internal processor cycles in one phase (half period) of the 16x serial clock.


If power-save mode is in effect, the baud rate divisor must be reprogrammed to reflect the new processor clock frequency.

A general formula for the baud rate divisor is:

$$\text{BAUDDIV} = (\text{Processor Frequency} \div (32 \cdot \text{Baud Rate})) - 1$$

The maximum baud rate is 1/32 of the internal processor clock and is achieved by setting BAUDDIV = 0000h. For a 50-MHz clock, a baud rate of 9600 can be achieved with BAUDDIV = 161 (A1h). A 1% error applies.

**Figure 12-5 Serial Port Baud Rate Divisor Register (SPBAUD, offset 88h)**



The value of SPBAUD at reset is undefined.

**Bits 15–0: Baud Rate Divisor (BAUDDIV)**—This field specifies the divisor for the internal processor clock that generates one phase (half period) of the serial clock. The serial clock operates at 16 times the data transmission or reception baud rate.

Table 12-4 shows baud rate divisors for a range of common baud rates and processor clock rates.

**Table 12-4 Serial Port Baud Rate Table**

Baud Rate	Divisor Based on CPU Clock Rate			
	25 MHz	33 MHz	40 MHz	50 MHz
300	2603	3471	4165	5207
600	1301	1735	2082	2603
1200	650	867	1040	1301
2400	324	433	519	650
4800	161	216	259	324
9600	80	107	129	161
14,400	53	71	85	107
19,200	39	53	64	80
625 kbaud	N/A	N/A	1	N/A
781.25 kbaud	0	N/A	N/A	1
1.041 Mbaud	N/A	0	N/A	N/A
1.25 Mbaud	N/A	N/A	0	N/A
1.56 Mbaud	N/A	N/A	0	0

**13.1 OVERVIEW**

The synchronous serial interface enables the Am186ER and Am188ER microcontrollers to communicate with application-specific integrated circuits (ASICs) that require programmability but are short on pins. The four-pin interface permits half-duplex, bidirectional data transfer at speeds of up to 20 Mbit/s with a 40-MHz CPU clock.

Unlike the asynchronous serial port, the SSI operates in a master/slave configuration. The Am186ER and Am188ER microcontrollers operate as the master port.

The SSI interface provides four pins for communicating with system components: two enables (SDEN0 and SDEN1), a clock (SCLK), and a data pin (SDATA). Five registers (see Table 13-1) are used to control and monitor the interface.

- The Synchronous Serial Status Register (SSS) reports the current port status.
- The Synchronous Serial Control Register (SSC) sets the port clock rate and controls the enable signals.
- There are two data transmit registers—the Synchronous Serial Transmit 0 Register (SSD0) and the Synchronous Serial Transmit 1 Register (SSD1)—but data is transmitted and received over a single pin (SDATA).
- The Synchronous Serial Receive Register (SSR) holds data received over the SSI.

**Table 13-1 Synchronous Serial Interface Register Summary**

Offset from PCB	Register Mnemonic	Register Name
10h	SSS	Synchronous Serial Status
12h	SSC	Synchronous Serial Control
14h	SSD1	Synchronous Serial Transmit 1
16h	SSD0	Synchronous Serial Transmit 0
18h	SSR	Synchronous Serial Receive

### **13.1.1 Four-Pin Interface**

The SDEN1–SDEN0 pins can be used to enable data transfer individually for as many as two peripheral devices.

Transmit and receive operations are synchronized between the master (Am186ER or Am188ER microcontroller) and slave (peripheral) by means of the SCLK output. SCLK is derived from the processor internal clock divided by 2, 4, 8, or 16, as specified by the SSC Register. SCLK is only driven during data transmit or receive operations. The inactive state of SCLK is High.

If power-save mode is in effect, the SCLK frequency is affected by the reduced processor clock frequency.

Data is transferred across the SDATA input/output pin. Data is driven on the falling edge of SCLK and latched on the rising edge of SCLK. The least-significant bit of the data is shifted first for both transmit and receive operations. During write operations, the processor holds data for one-half of an SCLK period following the transfer of the last data bit. SDATA has a weak keeper that holds the last value of SDATA on the pin.


### **13.2 PROGRAMMABLE REGISTERS**

The registers documented on the following pages are accessible to the system programmer.

### 13.2.1 Synchronous Serial Status Register (SSS, Offset 10h)

This read-only register indicates the state of the SSI port. The format of the Synchronous Serial Status Register is shown in Figure 13-1.

**Figure 13-1 Synchronous Serial Status Register (SSS, offset 10h)**



The value of the SSS Register at reset is 0000h.

**Bits 15–3: Reserved**—Set to 0.

**Bit 2: Receive/Transmit Error Detect (RE/TE)**—This bit is set when the SSI detects either a read of the Synchronous Serial Receive Register or a write to one of the transmit registers while the SSI is busy (PB = 1). The RE/TE bit is reset when the SDEN output is inactive (bits DE1–DE0 in the SSC Register are both 0).


**Bit 1: Data Receive/Transmit Complete (DR/DT)**—The DR/DT bit is set at the end of the transfer of data bit 7 (SCLK rising edge) during a transmit or receive operation. This bit is reset when the SSR Register is read, when one of the SSD0 or SSD1 registers is written, when the SSS Register is read (unless the SSI completes an operation and sets the bit in the same cycle), or when both SDEN0 and SDEN1 become inactive.

**Bit 0: SSI Port Busy (PB)**—When the PB bit is set, a transmit or receive operation is in progress. When PB is reset, the port is ready to transmit or receive data.

### 13.2.2 Synchronous Serial Control Register (SSC, Offset 12h)

This read/write register controls the operation of the SDEN0–SDEN1 outputs and the transfer rate of the SSI port. The SDEN0 and SDEN1 outputs are asserted when a 1 is written to the corresponding bit. However, in the case when both DE0 and DE1 are set, only SDEN0 will be asserted. The format of the Synchronous Serial Control Register is shown in Figure 13-2.

**Figure 13-2 Synchronous Serial Control Register (SSC, offset 12h)**



The value of the SSC Register at reset is 0000h.

**Bits 15–6: Reserved**—Set to 1.

**Bits 5–4: SCLK Divide (SCLKDIV)**—These bits determine the SCLK frequency. SCLK is derived from the internal processor clock by dividing by 2, 4, 8, or 16. Table 13-2 shows the processor clock frequency divider values for the possible SCLKDIV settings.

If power-save mode is in effect, the SCLK frequency is affected by the reduced processor clock frequency.

**Table 13-2 SCLK Divider Values**

SCLKDIV	SCLK Frequency Divider
00b	Processor clock / 2
01b	Processor clock / 4
10b	Processor clock / 8
11b	Processor clock / 16

**Bits 3–2: Reserved**—Set to 0.

**Bit 1: SDEN1 Enable (DE1)**—When this bit is set to 1, the SDEN1 pin is held High. When DE1 is set to 0, the SDEN1 pin is Low.

**Bit 0: SDEN0 Enable (DE0)**—When this bit is set to 1, the SDEN0 pin is held High. When DE0 is set to 0, the SDEN0 pin is Low.


**Note:** The synchronous serial interface pins SDEN1–SDEN0, SCLK, and SDATA are multiplexed with programmable I/O pins. To enable the pins to function as synchronous serial interface, the PIO mode and PIO direction settings for the SDEN1–SDEN0, SCLK, and SDATA pins must be set to 0 for normal operation. For more information, see Chapter 14, “Programmable I/O Pins.”

### 13.2.3 Synchronous Serial Transmit 1 Register (SSD1, Offset 14h) Synchronous Serial Transmit 0 Register (SSD0, Offset 16h)

The Synchronous Serial Transmit 1 and 0 registers contain data to be transferred from the processor to the peripheral on a write operation. Only the least-significant 8 bits of the register are used. The format of SSD1 and SSD0 is shown in Figure 13-3.

Writes to SSD1 or SSD0 cause the PB bit in the SSS Register to be set and a transmission sequence to begin as shown in Figure 13-5 on page 13-8. A write to either SSD1 or SSD0 while the port is busy sets the RE/TE (Receive/Transmit Error) bit in the SSS Register and does not generate additional data transfers.

**Figure 13-3 Synchronous Serial Transmit Register (SSD1, SSD0, offsets 14h and 16h)**



The value of these registers at reset is undefined.

**Bits 15–8: Reserved**—Set to 0.

**Bits 7–0: Send Data (SD)**—Data to transmit over the SDATA pin. Bit 0 is transmitted first, bit 7 is transmitted last.




### 13.2.4 Synchronous Serial Receive Register (SSR, Offset 18h)

The Synchronous Serial Receive (SSR) Register contains the data transferred from the peripheral to the processor on a read operation. Only the least-significant 8 bits of the register are used. The format of the SSR Register is shown in Figure 13-4.

A receive data transmission is initiated by reading the SSR Register while the port is not busy (PB bit in SSS Register is 0) and one or both of the enable bits (DE1–DE0 in the SSC Register) is set. A receive transmission is not initiated by reading the SSR Register when neither of the enable bits is set (DE1–DE0 = 00b). This allows the software to read the received data without initiating another receive transmission.

A read of the Synchronous Serial Receive Register while the port is busy (PB bit is set in the SSS Register) sets the RE/TE (Receive/Transmit Error) bit in the SSS Register and returns an indeterminate value. Such a read does not generate additional data transfers.

**Figure 13-4 Synchronous Serial Receive Register (SSR, offset 18h)**



The value of this register at reset is undefined.

**Bits 15–8: Reserved**—Set to 0.

**Bits 7–0: Receive Data (SR)**—Data received over the SDATA pin. Bit 0 is transmitted first, bit 7 is transmitted last.


---

### 13.3 SSI PROGRAMMING


The SSI interface allows for a variety of software and hardware protocols.

- **Signaling a read/write**—In general, software uses the first write to the SSI to transmit an address or count to the peripheral. This value can include a read/write flag in the case where the device supports both reads and writes.
- **Using SSD1 as an address register**—The SSD1 Register can be an address register that holds the value of the last address accessed, and the SSD0 Register can be the data transmit register. In this case, the current value in the SSD1 Register can be used by software to generate the next address or to determine if the last transaction was a read or a write.
- **Using SSD1 and SSD0 as transmit registers for two peripheral devices**—In some systems, it may clarify the code and aid in debugging to view the two data transmit registers as unique to different peripheral devices. This allows the last value transmitted to each device to be examined by debug code.

**Figure 13-5 Synchronous Serial Interface Multiple Write**



**Figure 13-6 Synchronous Serial Interface Multiple Read**




### 14.1 OVERVIEW

Thirty-two pins on the Am186ER and Am188ER microcontrollers are available as user-programmable I/O signals (PIOs). Each of these pins can be used as a PIO if the normal function of the pin is not needed. If a pin is enabled to function as a PIO signal, the normal function is disabled and does not affect the pin. A PIO signal can be configured to operate as an input or output with or without internal pullup or pulldown resistors, or as an open-drain output.

After power-on reset, the PIO pins default to various configurations. The column titled *Power-On Reset Status* in Table 14-1 lists the defaults for the PIOs. The system initialization code must reconfigure PIOs as required.

The A19–A17 address pins default to normal operation on power-on reset, allowing the processor to correctly begin fetching instructions at the boot address FFFF0h. The DT/ $\overline{R}$ ,  $\overline{DEN}$ , and SRDY pins also default to normal operation on power-on reset.

**Figure 14-1 Programmable I/O Pin Operation**



**Table 14-1 PIO Pin Assignments and Register Bits**

PIO No.	Register Bit	Associated Pin	Power-On Reset Status
<b>"0" Registers (PIOMODE0, 70h; PDIR0, 72h; PDATA0, 74h)</b>			
0	0	TMRIN1	Input with pullup
1	1	TMROUT1	Input with pulldown
2	2	$\overline{\text{PCS6/A2}}$	Input with pullup
3	3	$\overline{\text{PCS5/A1}}$	Input with pullup
4	4	DT/ $\overline{\text{R}}$	Normal operation <sup>(3)</sup>
5	5	$\overline{\text{DEN}}$	Normal operation <sup>(3)</sup>
6	6	SRDY	Normal operation <sup>(4)</sup>
7 <sup>(1)</sup>	7	A17	Normal operation <sup>(3)</sup>
8 <sup>(1)</sup>	8	A18	Normal operation <sup>(3)</sup>
9 <sup>(1)</sup>	9	A19	Normal operation <sup>(3)</sup>
10	10	TMROUT0	Input with pulldown
11	11	TMRIN0	Input with pullup
12	12	DRQ0	Input with pullup
13	13	DRQ1	Input with pullup
14	14	$\overline{\text{MCS0}}$	Input with pullup
15	15	$\overline{\text{MCS1}}$	Input with pullup
<b>"1" Registers (PIOMODE1, 76h; PDIR0, 78h; PDATA0, 7Ah)</b>			
16	0	$\overline{\text{PCS0}}$	Input with pullup
17	1	$\overline{\text{PCS1}}$	Input with pullup
18	2	$\overline{\text{PCS2}}$	Input with pullup
19	3	$\overline{\text{PCS3}}$	Input with pullup
20	4	SCLK	Input with pullup
21	5	SDATA	Input with pullup
22	6	SDEN0	Input with pulldown
23	7	SDEN1	Input with pulldown
24	8	$\overline{\text{MCS2}}$	Input with pullup
25	9	$\overline{\text{MCS3/RFSH}}$	Input with pullup
26 <sup>(1,2)</sup>	10	$\overline{\text{UZI/CLKSEL2}}$	Input with pullup
27	11	TXD	Input with pullup
28	12	RXD	Input with pullup
29 <sup>(1,2)</sup>	13	$\overline{\text{S6/CLKSEL1}}$	Input with pullup
30	14	INT4	Input with pullup
31	15	INT2	Input with pullup

**Notes:**

1. These pins are used by emulators. (Emulators also use  $\overline{\text{S2-S0}}$ ,  $\overline{\text{RES}}$ , NMI, CLKOUTA,  $\overline{\text{BHE}}$ , ALE, AD15-AD0, and A16-A0.)
2. These pins revert to normal operation if  $\overline{\text{BHE/ADEN}}$  (Am186ER) or  $\overline{\text{RFSH2/ADEN}}$  (Am188ER) is held Low during power-on reset.
3. When used as a PIO, input with pullup option available.
4. When used as a PIO, input with pulldown option available.

## 14.2 PIO MODE REGISTERS

Table 14-2 shows the possible settings for the PIO Mode and PIO Direction bits. The Am186ER and Am188ER microcontrollers default the 32 PIO pins to either 00b (normal operation) or 01b (PIO input with weak internal pullup or pulldown enabled).


Pins that default to active High outputs at reset are pulled down. All other pins are pulled up or are normal operation. See Table 14-2. The column titled *Power-On Reset Status* in Table 14-1 lists the defaults for the PIOs.

The internal pullup resistor has a value of approximately 100 kohms. The internal pulldown resistor has a value of approximately 100 kohms.


**Table 14-2 PIO Mode and PIO Direction Settings**

PIO Mode	PIO Direction	Pin Function
0	0	Normal operation
0	1	PIO input with pullup/pulldown
1	0	PIO output
1	1	PIO input without pullup/pulldown

**Figure 14-2 PIO Mode 1 Register (PIOMODE1, offset 76h)**



**Figure 14-3 PIO Mode 0 Register (PIOMODE0, offset 70h)**



### 14.2.1 PIO Mode 1 Register (PIOMODE1, Offset 76h)

The value of PIOMODE1 at reset is 0000h.

**Bits 15–0: PIO Mode Bits (PMODE31–PMODE16)**—This field with the PIO direction registers determines whether each PIO pin performs its pre-assigned function or is enabled as a custom PIO signal. The most significant bit of the PMODE field determines whether PIO31 is enabled, the next bit determines whether PIO30 is enabled, and so on.

Table 14-2 shows the values that the PIO mode bits and the PIO direction bits can encode.

### 14.2.2 PIO Mode 0 Register (PIOMODE0, Offset 70h)

The value of PIOMODE0 at reset is 0000h.

**Bits 15–0: PIO Mode Bits (PMODE15–PMODE0)**—This field is a continuation of the PMODE field in the PIO Mode 1 Register.


### 14.3 PIO DIRECTION REGISTERS

Each PIO is individually programmed as an input or output by a bit in one of the PIO Direction registers (see Figure 14-4 and Figure 14-5). Table 14-2, “PIO Mode and PIO Direction Settings,” on page 3 shows the values that the PIO mode bits and the PIO direction bits can encode. The Power-On Reset State column in Table 14-1 lists the reset default values for the PIOs. Bits in the PIO Direction registers have the same correspondence to pins as bits in the PIO Mode registers.

**Figure 14-4 PIO Direction 1 Register (PDIR1, offset 78h)**



**Figure 14-5 PIO Direction 0 Register (PDIR0, offset 72h)**



#### 14.3.1 PIO Direction 1 Register (PDIR1, Offset 78h)

The value of PDIR1 at reset is FFFFh.

**Bits 15–0: PIO Direction Bits (PDIR31–PDIR16)**—This field determines whether each PIO pin acts as an input or an output. The most significant bit of the PDIR field determines the direction of PIO31, the next bit determines the direction of PIO30, and so on. A 1 in the bit configures the PIO signal as an input, and a 0 in the bit configures it as an output or as normal pin function.

#### 14.3.2 PIO Direction 0 Register (PDIR0, Offset 72h)


The value of PDIR0 at reset is FC0Fh.

**Bits 15–0: PIO Direction Bits (PDIR15–PDIR0)**—This field is a continuation of the PDIR field in the PIO Direction 1 Register.


## 14.4 PIO DATA REGISTERS

If a PIO pin is enabled as an output, the value in the corresponding bit in one of the PIO Data registers (see Figure 14-6 and Figure 14-7) is driven on the pin with no inversion (Low=0, High=1). If a PIO pin is enabled as an input, the value on the PIO pin is reflected in the value of the corresponding bit in the PIO Data Register, with no inversion. Bits in the PIO Data registers have the same correspondence to pins as bits in the PIO Mode registers and PIO Direction registers.

**Figure 14-6 PIO Data 1 Register (PDATA1, offset 7Ah)**



**Figure 14-7 PIO Data 0 Register (PDATA0, offset 74h)**



### 14.4.1 PIO Data Register 1 (PDATA1, Offset 7Ah)

**Bits 7–0: PIO Data Bits (PDATA31–PDATA16)**—This field determines the level driven on each PIO pin or reflects the external level of the pin, depending upon whether the pin is configured as an output or an input in the PIO Direction registers. The most significant bit of the PDATA field indicates the level of PIO31, the next bit indicates the level of PIO30, and so on.

The value of PDATA1 at reset is undefined.

### 14.4.2 PIO Data Register 0 (PDATA0, Offset 74h)

**Bits 15–0: PIO Data Bits (PDATA15–PDATA0)**—This field is a continuation of the PDATA field in the PIO Data 1 Register.

The value of PDATA0 at reset is undefined.

## 14.5 OPEN-DRAIN OUTPUTS

The PIO Data registers permit the PIO signals to be operated as open-drain outputs. This is accomplished by keeping the appropriate PDATA bits constant in the PIO Data Register and writing the data value into its associated bit position in the PIO Direction Register, so the output is either driving Low or is disabled, depending on the data.





# A REGISTER SUMMARY

---

This appendix summarizes the peripheral control block registers. Table A-1 lists all the registers. Figure A-1 shows the layout of each of the internal registers.

The Comment column in Table A-1 is used to identify the specific use of interrupt registers when there is a mix of master mode and slave mode usage. The registers that are marked as *Slave & master* can have different configurations for the different modes.


**Table A-1 Internal Register Summary**

Hex Offset	Mnemonic	Register Description	Comment
FE	RELREG	Peripheral control block relocation register	
F6	RESCON	Reset configuration register	
F4	PRL	Processor release level register	
F0	PDCON	Power-save control register	
E6	WDTCN	Watchdog Timer Control Register	
E4	EDRAM	Enable RCU register	
E2	CDRAM	Clock prescaler register	
E0	MDRAM	Memory partition register	
D8	D1TC	DMA 1 transfer count register	
D6	D1DSTH	DMA 1 destination address high register	
D4	D1DSTL	DMA 1 destination address low register	
D2	D1SRCH	DMA 1 source address high register	
D0	D1SRCL	DMA 1 source address low register	
CA	D0CON	DMA 0 control register	
C8	D0TC	DMA 0 transfer count register	
C6	D0DSTH	DMA 0 destination address high register	
C4	D0DSTL	DMA 0 destination address low register	
C2	D0SRCH	DMA 0 source address high register	
C0	D0SRCL	DMA 0 source address low register	
AC	IMCS	Internal memory chip select register	
A8	MPCS	$\overline{PCS}$ and $\overline{MCS}$ auxiliary register	
A6	MMCS	Midrange memory chip select register	
A4	PACS	Peripheral chip select register	
A2	LMCS	Low memory chip select register	
A0	UMCS	Upper memory chip select register	
88	SPBAUD	Serial port baud rate divisor register	
86	SPRD	Serial port receive data register	
84	SPTD	Serial port transmit data register	
82	SPSTS	Serial port status register	
80	SPCT	Serial port control register	
7A	PDATA1	PIO data 1 register	
78	PDIR1	PIO direction 1 register	
76	PIOMODE1	PIO mode 1 register	
74	PDATA0	PIO data 0 register	
72	PDIR0	PIO direction 0 register	
70	PIOMODE0	PIO mode 0 register	
66	T2CON	Timer 2 mode/control register	
62	T2CMPA	Timer 2 maxcount compare A register	
60	T2CNT	Timer 2 count register	
5E	T1CON	Timer 1 mode/control register	


**Table A-1 Internal Register Summary (continued)**

Hex Offset	Mnemonic	Register Description	Comment
5C	T1CMPB	Timer 1 maxcount compare B register	
5A	T1CMPA	Timer 1 maxcount compare A register	
58	T1CNT	Timer 1 count register	
56	T0CON	Timer 0 mode/control register	
54	T0CMPB	Timer 0 maxcount compare B register	
52	T0CMPA	Timer 0 maxcount compare A register	
50	T0CNT	Timer 0 count register	
44	SPICON	Serial port interrupt control register	Master mode
42	WDCON	Watchdog timer interrupt control register	Master mode
40	I4CON	INT4 control register	Master mode
3E	I3CON	INT3 control register	Master mode
3C	I2CON	INT2 control register	Master mode
3A	I1CON	INT1 control register	Master mode
	T2INTCON	Timer 2 interrupt control register	Slave mode
38	I0CON	INT0 control register	Master mode
	T1INTCON	Timer 1 interrupt control register	Slave mode
36	DMA1CON	DMA 1 interrupt control register	Slave & master
34	DMA0CON	DMA 0 interrupt control register	Slave & master
32	TCUCON	Timer interrupt control register	Master mode
	T0INTCON	Timer 0 interrupt control register	Slave mode
30	INTSTS	Interrupt status register	Slave & master
2E	REQST	Interrupt request register	Slave & master
2C	INSERV	In-service register	Slave & master
2A	PRIMSK	Priority mask register	Slave & master
28	IMASK	Interrupt mask register	Slave & master
26	POLLST	Poll status register	Master mode
24	POLL	Poll register	Master mode
22	EOI	End-of-interrupt register	Master mode
	EOI	Specific end-of-interrupt register	Slave mode
20	INTVEC	Interrupt vector register	Slave mode
18	SSR	Synchronous serial receive register	
16	SSD0	Synchronous serial transmit 0 register	
14	SSD1	Synchronous serial transmit 1 register	
12	SSC	Synchronous serial control register	
10	SSS	Synchronous serial status register	


**Figure A-1 Internal Register Summary**




**Peripheral Control Block Relocation Register (RELREG)**  
Page 4-4




**Reset Configuration Register (RESCON)**  
Page 4-5




**Processor Release Level Register (PRL)**  
Page 4-6




**Power-Save Control Register (PDCON)**  
Page 4-7



**Watchdog Timer Control Register (WDTCON)**  
Page 8-2




**Enable RCU Register (EDRAM)**  
Page 7-2




**Clock Prescaler Register (CDRAM)**  
Page 7-2

**Figure A-1 Internal Register Summary (continued)**




**Memory Partition Register (MDRAM)**  
Page 7-1




**DMA 1 Control Register (D1CON)**  
Page 11-4




**DMA 1 Transfer Count Register (D1TC)**  
Page 11-6



**DMA 1 Destination Address High Register (D1DSTH)**  
Page 11-7



**DMA 1 Destination Address Low Register (D1DSTL)**  
Page 11-8




**DMA 1 Source Address High Register (D1SRCH)**  
Page 11-9




**DMA 1 Source Address Low Register (D1SRCL)**  
Page 11-10


**Figure A-1 Internal Register Summary (continued)**




**DMA 0 Control Register (D0CON)**  
Page 11-4




**DMA 0 Transfer Count Register (D0TC)**  
Page 11-6




**DMA 0 Destination Address High Register (D0DSTH)**  
Page 11-7



**DMA 0 Destination Address Low Register (D0DSTL)**  
Page 11-8




**DMA 0 Source Address High Register (D0SRCH)**  
Page 11-9




**DMA 0 Source Address Low Register (D0SRCL)**  
Page 11-10


**Figure A-1 Internal Register Summary (continued)**




**Internal Memory Chip Select Register (IMCS)**  
Page 6-3




**PCS and MCS Auxiliary Register (MPCS)**  
Page 5-10




**Midrange Memory Chip Select Register (MMCS)**  
Page 5-8



**Peripheral Chip Select Register (PACS)**  
Page 5-12




**Low Memory Chip Select Register (LMCS)**  
Page 5-6




**Upper Memory Chip Select Register (UMCS)**  
Page 5-4




**Figure A-1 Internal Register Summary (continued)**





**Serial Port Baud Rate Divisor Register (SPBAUD)**  
Page 12-8




**Serial Port Receive Data Register (SPRD)**  
Page 12-7




**Serial Port Transmit Data Register (SPTD)**  
Page 12-6



**Serial Port Status Register (SPSTS)**  
Page 12-5




**Serial Port Control Register (SPCT)**  
Page 12-2




**PIO Data 1 Register (PDATA1)**  
Page 14-5


**Figure A-1 Internal Register Summary (continued)**




**PIO Direction 1 Register (PDIR1)**  
Page 14-4




**PIO Mode 1 Register (PIOMODE1)**  
Page 14-3



**PIO Data 0 Register (PDATA0)**  
Page 14-5



**PIO Direction 0 Register (PDIR0)**  
Page 14-4




**PIO Mode 0 Register (PIOMODE0)**  
Page 14-3




**Timer 2 Mode/Control Register (T2CON)**  
Page 10-5


**Figure A-1 Internal Register Summary (continued)**




**Timer 2 Maxcount Compare A Register (T2CMPA)**  
Page 10-7




**Timer 2 Count Register (T2CNT)**  
Page 10-6




**Timer 1 Mode/Control Register (T1CON)**  
Page 10-3




**Timer 1 Maxcount Compare B Register (T1CMPB)**  
Page 10-7



**Timer 1 Maxcount Compare A Register (T1CMPA)**  
Page 10-7




**Timer 1 Count Register (T1CNT)**  
Page 10-6




**Timer 0 Mode/Control Register (T0CON)**  
Page 10-3


**Figure A-1 Internal Register Summary (continued)**




**Timer 0 Maxcount Compare B Register (T0CMPB)**  
Page 10-7




**Timer 0 Maxcount Compare A Register (T0CMPA)**  
Page 10-7




**Timer 0 Count Register (T0CNT)**  
Page 10-6



**Serial Port Interrupt Control Register (SPICON)**  
Master Mode  
Page 9-20




**Watchdog Timer Interrupt Control Register (WDCON)**  
Master Mode  
Page 9-19




**INT4 Control Register (I4CON)**  
Master Mode  
Page 9-17


**Figure A-1 Internal Register Summary (continued)**



**INT3 Control Register (I3CON)**  
**Master Mode**  
 Page 9-16




**INT2 Control Register (I2CON)**  
**Master Mode**  
 Page 9-16




**INT1 Control Register (I1CON)**  
**Master Mode**  
 Page 9-14

SFNM




**Timer 2 Interrupt Control Register (T2INTCON)**  
**Slave Mode**  
 Page 9-30




**INT0 Control Register (I0CON)**  
**Master Mode**  
 Page 9-14

SFNM




**Timer 1 Interrupt Control Register (T1INTCON)**  
**Slave Mode**  
 Page 9-30


**Figure A-1 Internal Register Summary (continued)**




**DMA 1 Interrupt Control Register (DMA1CON)**  
 Master Mode—Page 9-18  
 Slave Mode—Page 9-30




**DMA 0 Interrupt Control Register (DMA0CON)**  
 Master Mode—Page 9-18  
 Slave Mode—Page 9-30



**Timer Interrupt Control Register (TCUCON)**  
 Master Mode—Page 9-18  
**Timer 0 Interrupt Control Register (T0INTCON)**  
 Slave Mode—Page 9-30




**Interrupt Status Register (INTSTS)**  
 Master Mode—Page 9-21  
 Slave Mode—Page 9-31




**Interrupt Request Register (REQST)**  
 Master Mode  
 Page 9-22


**Figure A-1 Internal Register Summary (continued)**




**Interrupt Request Register (REQST)**  
**Slave Mode**  
 Page 9-32




**In-Service Register (INSERV)**  
**Master Mode**  
 Page 9-23



**In-Service Register (INSERV)**  
**Slave Mode**  
 Page 9-33




**Priority Mask Register (PRIMSK)**  
**Master Mode—Page 9-24**  
**Slave Mode—Page 9-34**




**Interrupt Mask Register (IMASK)**  
**Master Mode**  
 Page 9-25


**Figure A-1 Internal Register Summary (continued)**




**Interrupt Mask Register (IMASK)**  
 Slave Mode  
 Page 9-35




**Poll Status Register (POLLST)**  
 Master Mode  
 Page 9-26



**Poll Register (POLL)**  
 Master Mode  
 Page 9-27




**End-of-Interrupt Register (EOI)**  
 Master Mode  
 Page 9-28




**Specific End-of-Interrupt Register (EOI)**  
 Slave Mode  
 Page 9-36




**Figure A-1 Internal Register Summary (continued)**




**Interrupt Vector Register (INTVEC)**  
**Slave Mode**  
 Page 9-37




**Synchronous Serial Receive Register (SSR)**  
 Page 13-6




**Synchronous Serial Transmit 0 Register (SSD0)**  
 Page 13-5




**Synchronous Serial Transmit 1 Register (SSD1)**  
 Page 13-5



**Synchronous Serial Control Register (SSC)**  
 Page 13-4



**Synchronous Serial Status Register (SSS)**  
 Page 13-3



# INDEX

## A

A1 signal (Latched Address Bit 1), 3-8  
 A19-A0 signals (Address Bus), 3-1  
 A2 signal (Latched Address Bit 2), 3-9  
 AD15-AD8 signals (Address and Data Bus), 3-2  
 AD7-AD0 signals (Address and Data Bus), 3-1  
 Address generation, 2-3  
 Addressing modes, 2-10  
 ADEN signal (Address Enable), 3-3, 3-12  
 AF bit (Auxiliary Carry)  
     Processor Status Flags Register, 2-3  
 ALE signal (Address Latch Enable), 3-2  
 ALT bit (Alternate Compare Bit)  
     Timer 0 Mode/Control Register, 10-4  
     Timer 1 Mode/Control Register, 10-4  
 Am186ER Microcontroller  
     address generation, 2-3  
     addressing modes, 2-10  
     application considerations, 1-6  
     block diagram, 1-4  
     clock generation, 1-6  
     data types, 2-8  
     distinctive characteristics, 1-2  
     I/O space, 2-4  
     instruction set, 2-4  
     key features and benefits, 1-1  
     memory interface, 1-7  
     memory operands, 2-10  
     memory organization, 2-3  
     product support, iii  
     register and immediate operands, 2-10  
     register set, 2-1  
     segment registers, 2-8  
     serial port, 1-7  
     signal descriptions, 3-1  
 Am188ER Microcontroller  
     block diagram, 1-5  
     signal descriptions  
         RFSH2/ADEN (Refresh 2/Address Enable), 3-12  
         WB (Write Byte), 3-16  
 AO15-AO7 signals (Address-Only Bus), 3-2  
 Application considerations, 1-6  
 ARDY signal (Asynchronous Ready), 3-3  
 ASCII data type, 2-8  
 Auxiliary Carry bit, 2-3

## B

B/W bit (Byte/Word Select), 11-5  
 BA19-BA11 field (Base Address)  
     Peripheral Chip Select Register, 5-12  
 BA19-BA13 field (Base Address)  
     Midrange Memory Chip Select Register, 5-8  
 BA19-BA15 field (Base Address)  
     Internal Memory Chip Select Register, 6-3  
 Base and index registers, 2-1  
 Based Indexed mode addressing, 2-10  
 Based mode addressing, 2-10  
 Basic functional system, 1-6–1-7  
 BAUDDIV field (Baud Rate Divisor), 12-8  
 BHE signal (Bus High Enable), 3-3  
 Binary-coded decimal (BCD) data type, 2-8  
 Bits  
     AF (Auxiliary Carry), 2-3  
     ALT (Alternate Compare Bit), 10-4  
     B/W (Byte/Word Select), 11-5  
     BA19-BA11 (Base Address), 5-12  
     BA19-BA13 (Base Address), 5-8  
     BA19-BA15 (Base Address), 6-3  
     BAUDDIV (Baud Rate Divisor), 12-8  
     BRK (Send Break), 12-3  
     BRKI (Break Interrupt), 12-5  
     BRKVAL (Break Value), 12-3  
     C (Cascade Mode), 9-14  
     CAD (CLKOUTA Drive Disable), 4-7  
     CAF (CLKOUTA Output Frequency), 4-7  
     CBD (CLKOUTB Drive Disable), 4-7  
     CBF (CLKOUTB Output Frequency), 4-7  
     CF (Carry Flag), 2-3  
     CHG (Change Start Bit), 11-5  
     CONT (Continuous Mode Bit), 10-4–10-5  
     D1-D0 (DMA Channel Interrupt In-Service), 9-23,  
         9-33, 9-35  
     D1-D0 (DMA Channel Interrupt Masks), 9-25  
     D1-D0 (DMA Channel Interrupt Request), 9-22, 9-32  
     DA (Address Disable), 5-5, 5-7  
     DDA15-DDA0 (DMA Destination Address Low),  
         11-8  
     DDA19-DDA16 (DMA Destination Address High),  
         11-7  
     DDEC (Destination Decrement), 11-4  
     DE0 (SDEN0 Enable), 13-4  
     DE1 (SDEN1 Enable), 13-4  
     DF (Direction Flag), 2-2

DHLT (DMA Halt), 9-21, 9-31  
 DINC (Destination Increment), 11-4  
 DM/IO (Destination Address Space Select), 11-4  
 DMA (DMA Control Field), 12-2  
 DR/DT (Data Receive/Transmit Complete), 13-3  
 DSA15-DSA0 (DMA Source Address Low), 11-10  
 DSA19-DSA16 (DMA Source Address High), 11-9  
 E (Enable RCU), 7-2  
 EN (Enable Bit), 10-3, 10-5  
 EX (Pin Selector), 5-11  
 EXT (External Clock Bit), 10-4  
 FER (Framing Error), 12-5  
 I4-I0 (Interrupt In-Service), 9-23  
 I4-I0 (Interrupt Mask), 9-25  
 I4-I0 (Interrupt Requests), 9-22  
 IF (Interrupt-Enable Flag), 2-3  
 INH (Inhibit Bit), 10-3, 10-5  
 INT (Interrupt Bit), 10-3, 10-5  
 INT (Interrupt), 11-5  
 IREQ (Interrupt Request), 9-26–9-27  
 L2-L0 (Interrupt Type), 9-36  
 LB2-LB0 (Lower Boundary), 5-4  
 LOOP (Loopback), 12-3  
 LTM (Level-Triggered Mode), 9-14, 9-16–9-17  
 M/IO (Memory/I/O Space), 4-4  
 M6-M0 (MCS Block Size), 5-10  
 M6-M0 (Refresh Base), 7-1  
 MC (Maximum Count Bit), 10-3, 10-5  
 MS (Memory/I/O Space Selector), 5-11  
 MSK (Interrupt Mask), 9-18  
 MSK (Mask), 9-14, 9-16–9-17, 9-19–9-20, 9-30  
 NSPEC (Non-Specific EOI), 9-28  
 OER (Overrun Error), 12-5  
 OF (Overflow Flag), 2-2  
 P (Prescaler Bit), 10-3  
 P (Relative Priority), 11-5  
 PB (SSI Port Busy), 13-3  
 PDATA15-PDATA0 (PIO Data Blts), 14-5  
 PDATA31-PDATA16 (PIO Data Blts), 14-5  
 PDIR15-PDIR0 (PIO Direction Bits), 14-4  
 PDIR31-PDIR16 (PIO Direction Bits), 14-4  
 PER (Parity Error), 12-5  
 PF (Parity Flag), 2-3  
 PMODE (Parity Mode), 12-3  
 PMODE15-PMODE0 (PIO Mode Bits), 14-3  
 PMODE31-PMODE16 (PIO Mode Bits), 14-3  
 PR2-PR0 (Priority Level), 9-30  
 PR2-PR0 (Priority), 9-15–9-20  
 PRL (Processor Release Level), 4-6  
 PRM2-PRM0 (Priority Field Mask), 9-24, 9-34  
 PSE (PSRAM Mode Enable), 5-7  
 PSEN (Enable Power-Save Mode), 4-7  
 R19-R8 (Relocation Address Bits), 4-4  
 R1-R0 (Wait State Value), 5-5, 5-7, 5-9, 5-11, 5-13  
 R2 (Ready Mode), 5-5, 5-7, 5-9, 5-11, 5-13  
 R3 (Wait State Value), 5-13  
 RC (Reset Configuration), 4-5  
 RC8-RC0 (Refresh Counter Reload Value), 7-2  
 RDATA (Receive Data), 12-7  
 RDR (Receive Data Ready), 12-5  
 RE (Internal Ram Enable), 6-3  
 RE/TE (Receive/Transmit Error Detect), 13-3  
 RIU (Register in Use), 10-3  
 RMODE (Receive Mode), 12-4  
 RSIE (Receive Status Interrupt Enable), 12-4  
 RTG (Retrigger Bit), 10-3  
 RXIE (Receive Data Ready Interrupt Enable), 12-3  
 S/M (Slave/Master), 4-4  
 S4-S0 (Poll Status), 9-26–9-27  
 S4-S0 (Source Interrupt Type), 9-28  
 SD (Send Data), 13-5  
 SDEC (Source Decrement), 11-5  
 SF (Sign Flag), 2-3  
 SFNM (Special Fully Nested Mode), 9-14  
 SINC (Source Increment), 11-5  
 SM/IO (Source Address Space Select), 11-4  
 SPI (Serial Port Interrupt In-Service), 9-23  
 SPI (Serial Port Interrupt Mask), 9-25  
 SPI (Serial Port Interrupt Request), 9-22  
 SR (Receive Data), 13-6  
 SR (Show Read), 6-3  
 ST (Start/Stop DMA Channel), 11-5  
 STP (Stop Bits), 12-4  
 SYN1-SYN0 (Synchronization Type), 11-5  
 T4-T0 (Interrupt Type), 9-37  
 T8-T0 (Refresh Count), 7-2  
 TC (Terminal Count), 11-5  
 TC15-TC0 (Timer Compare Value), 10-7  
 TC15-TC0 (Timer Count Register), 11-6  
 TC15-TC0 (Timer Count Value), 10-6  
 TDATA (Transmit Data), 12-6  
 TDRQ (Timer Enable/Disable Request), 11-5  
 TEMT (Transmitter Empty), 12-5  
 TF (Trace Flag), 2-3  
 THRE (Transmit Holding Register Empty), 12-5  
 TMODE (Transmit Mode), 12-4  
 TMR (Timer Interrupt In-Service), 9-23  
 TMR (Timer Interrupt Mask), 9-25  
 TMR (Timer Interrupt Request), 9-22  
 TMR0 (Timer 0 Interrupt In-Service), 9-33  
 TMR0 (Timer 0 Interrupt Mask), 9-35  
 TMR0 (Timer 0 Interrupt Request), 9-32  
 TMR2-TMR0 (Timer Interrupt Request), 9-21, 9-31  
 TMR2-TMR1 (Timer 2/Timer 1 Interrupt In-Service), 9-33  
 TMR2-TMR1 (Timer 2/Timer 1 Interrupt Mask), 9-35  
 TRM2-TMR1 (Timer2/Timer1 Interrupt Request), 9-32  
 TXIE (Transmit Holding Register Empty Interrupt Enable), 12-3  
 WD (Virtual Watchdog Timer Interrupt Request), 9-22  
 WD (Watchdog Timer Interrupt In-Service), 9-23  
 WD (Watchdog Timer Interrupt Mask), 9-25

WLGN (Word Length), 12-3  
ZF (Zero Flag), 2-3

#### bits

ENA (Watchdog Timer Enable), 8-2  
NMIFLAG (NMI Flag), 8-2  
RSTFLAG (Reset Flag), 8-2  
TEST (Test Mode), 8-2  
WRST (Watchdog Reset), 8-2

Block diagram, 1-4–1-5

BRK bit (Send Break), 12-3

BRKI bit (Break Interrupt), 12-5

BRKVAL bit (Break Value), 12-3

#### Bus

interface unit, 3-21  
nonmultiplexed address, 3-21  
operation, 3-18  
read and write timing, 3-19–3-20

Byte write enables, 3-21

## C

C bit (Cascade Mode), 9-14

CAD bit (CLKOUTA Drive Disable)  
System Configuration Register, 4-7

CAF bit (CLKOUTA Output Frequency)  
System Configuration Register, 4-7

Carry Flag bit, 2-3

Cascade mode, 9-11

Catalog, xiv

CBD bit (CLKOUTB Drive Disable)  
System Configuration Register, 4-7

CBF bit (CLKOUTB Output Frequency)  
System Configuration Register, 4-7

CD-ROM documentation, xiv

CF bit (Carry Flag)  
Processor Status Flags Register, 2-3

Characteristics, 1-2

CHG bit (Change Start Bit), 11-5

Chip select timing, 5-2

CLKOUTA signal (Clock Output A)  
definition, 3-4  
use, 3-25

CLKOUTB signal (Clock Output B)  
definition, 3-4  
use, 3-25

CLKSEL1 signal (Clock Select 1), 3-14

CLKSEL2 signal (Clock Select 2), 3-16

#### Clock

and power management unit, 3-23  
frequency, 3-23  
generation, 1-6  
prescaler register, 7-2  
source, 3-24

Clocking modes, 3-16

Code Segment (CS) Register, 2-8

CONT bit (Continuous Mode Bit)  
Timer 0 Mode/Control Register, 10-4  
Timer 1 Mode/Control Register, 10-4  
Timer 2 Mode/Control Register, 10-5

COUNT field (WDT Timeout Count)  
Watchdog Timer Control Register, 8-2

Crystal-driven clock source, 3-24

## D

D1-D0 field (DMA Channel Interrupt In-Service), 9-23,  
9-33, 9-35

D1-D0 field (DMA Channel Interrupt Masks), 9-25

D1-D0 field (DMA Channel Interrupt Request), 9-22,  
9-32

DA field (Address Disable)  
Upper Memory Chip Select Register, 5-5, 5-7

Data Segment (DS) Register, 2-8

Data sheet, xiv

Data types, 2-8

DDA15-DDA0 field (DMA Destination Address Low),  
11-8

DDA19-DDA16 field (DMA Destination Address High),  
11-7

DDEC bit (Destination Decrement), 11-4

DE0 bit (SDEN0 Enable), 13-4

DE1 bit (SDEN1 Enable), 13-4

DEN signal (Data Enable), 3-4

Development  
support, 1-8  
third-party products, xiv  
tools, xiv

DF bit (Direction Flag)  
Processor Status Flags Register, 2-2

DHLT bit (DMA Halt), 9-21, 9-31

DINC bit (Destination Increment), 11-4

Direct mode addressing, 2-10

Direction Flag bit, 2-2

Displacement, Based Indexed mode, 2-10

Distinctive characteristics, 1-2

Divide by Two mode, 3-23

DM/IO bit (Destination Address Space Select), 11-4

#### DMA

DMA control bits table, 12-2  
operation, 11-1  
requests, 11-11  
serial port/DMA transfers, 11-2  
timing, 11-12  
transfer rates, 11-11  
Transfers to and from serial port, 12-2  
unit block diagram, 11-3

DMA 0 Control Register, 11-4  
 DMA 0 Destination Address High Register, 11-7  
 DMA 0 Destination Address Low Register, 11-8  
 DMA 0 Interrupt Control Register  
     Master mode, 9-18  
     Slave mode, 9-30  
 DMA 0 Source Address High Register, 11-9  
 DMA 0 Source Address Low Register, 11-10  
 DMA 0 Transfer Count Register, 11-6  
 DMA 1 Control Register, 11-4  
 DMA 1 Destination Address High Register, 11-7  
 DMA 1 Destination Address Low Register, 11-8  
 DMA 1 Interrupt Control Register  
     Master mode, 9-18  
     Slave mode, 9-30  
 DMA 1 Source Address High Register, 11-9  
 DMA 1 Source Address Low Register, 11-10  
 DMA 1 Transfer Count Register, 11-6  
 DMA bits  
     control bits table, 12-2  
 DMA bits (DMA Control Field), 12-2  
 Documentation, iii, xiv  
 Double word data type, 2-8  
 DR/DT bit (Data Receive/Transmit Complete), 13-3  
 DRQ1-DRQ0 signals (DMA Requests), 3-4  
 DSA15-DSA0 field (DMA Source Address Low), 11-10  
 DSA19-DSA16 field (DMA Source Address High), 11-9  
 DT/R signal (Data Transmit or Receive), 3-4

**E**

E bit (Enable RCU), 7-2  
 Effective address, 2-10  
 Emulators, pins used by, 3-17  
 EN bit (Enable Bit)  
     Timer 0 Mode/Control Register, 10-3  
     Timer 1 Mode/Control Register, 10-3  
     Timer 2 Mode/Control Register, 10-5  
 EN bit (Enable Power-Save Mode), 4-7  
 ENA bit (Watchdog Timer Enable)  
     Watchdog Timer Control Register, 8-2  
 Enable RCU Register, 7-2  
 End-of-Interrupt (EOI) Register  
     description, 9-28  
 End-of-interrupt (EOI) Register  
     programming, 9-12  
 EX bit (Pin Selector), 5-11  
 Example system design, 1-6–1-7  
 Exceptions, instruction, 9-3  
 EXT bit (External Clock Bit)  
     Timer 0 Mode/Control Register, 10-4

Timer 1 Mode/Control Register, 10-4  
 External clock source, 3-24  
 External interrupt acknowledge bus cycles table, 9-8  
 Extra Segment (ES) Register, 2-8

**F**

F2-F0 field (Clock Divisor Select)  
     System Configuration Register, 4-8  
 FER bit (Framing Error), 12-5  
 Figure  
     DMA Unit Block Diagram, 11-3  
     external interrupt acknowledge bus cycles, 9-8  
     Fully nested mode interrupt controller connections,  
         9-10  
     Read and write bus timing, 3-19–3-20  
 FLAGS Register, 2-2  
 Frequency, clock, 3-23  
 FTP site, xiv  
 Fully nested mode, 9-10  
 Fully nested mode interrupt controller connections, 9-10  
 Functional system design, 1-6–1-7  
 FusionE86 catalog, xiv

**G**

General registers, 2-1

**H**

HLDA signal (Bus Hold Acknowledge), 3-4  
 HOLD signal (Bus Hold Request), 3-5

**I**

I/O space, 2-4  
 I4-I0 field (Interrupt In-Service), 9-23  
 I4-I0 field (Interrupt Mask), 9-25  
 I4-I0 field (Interrupt Requests), 9-22  
 IF bit (Interrupt-Enable Flag)  
     Processor Status Flags Register, 2-3  
 IF bit (Interrupt-Enable flag)  
     programming, 9-2  
 IMDIS signal (Internal Memory Disable), 3-13  
 Immediate operands, 2-10  
 Indexed mode addressing, 2-10  
 INH bit (Inhibit Bit)  
     Timer 0 Mode/Control Register, 10-3  
     Timer 1 Mode/Control Register, 10-3  
     Timer 2 Mode/Control Register, 10-5

- In-Service Register
  - Master mode, 9-23
  - Slave mode, 9-33
- Instruction exceptions, 9-3
- Instruction set, 2-4
- INT bit (Interrupt Bit)
  - Timer 0 Mode/Control Register, 10-3
  - Timer 1 Mode/Control Register, 10-3
  - Timer 2 Mode/Control Register, 10-5
- INT0 Control Register
  - Master mode, 9-14
- INT0 signal (Maskable Interrupt Request 0), 3-5
- INT1 Control Register
  - Master mode, 9-14
- INT1 signal (Maskable Interrupt Request 1), 3-5
- INT2 Control Register
  - Master mode, 9-16
- INT2 signal (Maskable Interrupt Request 2), 3-6
- INT3 Control Register
  - Master mode, 9-16
- INT3 signal (Maskable Interrupt Request 3), 3-6
- INT4 Control Register
  - Master mode, 9-17
- INT4 signal (Maskable Interrupt Request 4), 3-6
- INTA0 signal (Interrupt Acknowledge 0), 3-6
- INTA1 signal (Interrupt Acknowledge 1), 3-6
- Integer data type, 2-8
- Internal memory
  - debug modes, 6-2
  - disable, 6-2
  - external RAM interaction, 6-1
  - show read enable, 6-2
- Interrupt acknowledge, 9-8
- Interrupt conditions and sequence, 9-4
- Interrupt control unit, 9-1
- Interrupt controller registers
  - Master mode, 9-13
  - Slave mode, 9-29
- Interrupt controller reset conditions, 9-9
- Interrupt enable flag (IF), 9-2
- Interrupt mask bit, 9-2
- Interrupt Mask Register
  - Master mode, 9-25
  - Slave mode, 9-35
- Interrupt priority, 9-2, 9-5
- Interrupt Request Register
  - Master mode, 9-22
  - Slave mode, 9-32
- Interrupt return (IRET), 9-4
- Interrupt Status Register
  - Master mode, 9-21
  - Slave mode, 9-31
- Interrupt Vector Register
  - Slave mode, 9-37
- Interrupt vector table, 9-1
- Interrupt-Enable Flag bit, 2-3
- Interrupts
  - array BOUNDS exception, 9-7
  - breakpoint, 9-7
  - cascade mode, 9-11
  - divide error exception, 9-6
  - EOI, 9-12
  - ESC opcode exception, 9-7
  - fully nested mode, 9-10
  - Instruction exceptions, 9-3
  - INT0 overflow detected, 9-7
  - Maskable and nonmaskable, 9-2
  - Master mode operation, 9-10
  - nonmaskable (NMI), 9-6
  - polled, 9-12
  - Slave mode, 9-29
  - Slave mode nesting, 9-29
  - Special fully nested mode, 9-12
  - trace, 9-6
  - types, 9-1, 9-6
  - types, table of, 9-3
  - unused opcode, 9-7
- IREQ bit (Interrupt Request)
  - Poll Register, 9-27
  - Poll Status Register, 9-26
- IRET, 9-4
- IRQ signal (Slave Interrupt Request), 3-6

## K

- Key features and benefits, 1-1

## L

- L2-L0 field (Interrupt Type), 9-36
- LB2-LB0 field (Lower Boundary), 5-4
- LCS signal (Low Memory Chip Select), 3-7
- LOOP bit (Loopback), 12-3
- Low Memory Chip Select Register, 5-6
- LTM bit (Level-Triggered Mode)
  - INT0 Control Register, 9-14
  - INT1 Control Register, 9-14
  - INT2 Control Register, 9-16
  - INT3 Control Register, 9-16
  - INT4 Control Register, 9-17

## M

- M/IO bit (Memory/I/O Space), 4-4
- M6-M0 field (MCS Block Size), 5-10

M6-M0 field (Refresh Base), 7-1  
 Maskable interrupts, 9-2  
 Master mode operation, 9-10  
 MC bit (Maximum Count Bit)  
   Timer 0 Mode/Control Register, 10-3  
   Timer 1 Mode/Control Register, 10-3  
   Timer 2 Mode/Control Register, 10-5  
 MCS2-MCS0 signals (Midrange Memory Chip Selects 2-0), 3-7  
 MCS3 signal (Midrange Memory Chip Select 3), 3-7  
 Memory  
   addressing modes, 2-10  
   interface, 1-7  
   operands, 2-10  
   organization, 2-3  
 Memory Partition Register, 7-1  
 Midrange Memory Chip Select Register, 5-8  
 MS bit (Memory/I/O Space Selector), 5-11  
 MSK bit (Interrupt Mask)  
   description, 9-2  
   DMA Interrupt Control Registers, 9-18  
   Timer Interrupt Control Registers, 9-18  
 MSK bit (Mask)  
   DMA Interrupt Control Registers, 9-30  
   INT0 Control Register, 9-14  
   INT1 Control Register, 9-14  
   INT2 Control Register, 9-16  
   INT3 Control Register, 9-16  
   INT4 Control Register, 9-17  
   Serial Port Interrupt Control Register, 9-20  
   Timer Interrupt Control Registers, 9-30  
   Watchdog Timer Interrupt Control Register, 9-19

**N**

NMI signal (Nonmaskable Interrupt), 3-7  
 NMIFLAG bit (NMI Flag)  
   Watchdog Timer Control Register, 8-2  
 Nonmaskable interrupts, 9-2, 9-6  
 Nonmultiplexed address bus, 3-21  
 NSPEC bit (Non-Specific EOI), 9-28

**O**

OER bit (Overrun Error), 12-5  
 OF bit (Overflow Flag)  
   Processor Status Flags Register, 2-2  
 Offset calculation, 2-10  
 ONCE0 signal (ONCE Mode Request 0), 3-7  
 ONCE1 signal (ONCE Mode Request 1), 3-15  
 On-line documentation, xiv  
 Ordinal data type, 2-8

Overflow Flag bit, 2-2  
 Overlap, chip select, 5-2

**P**

P bit (Prescaler Bit)  
   Timer 0 Mode/Control Register, 10-3  
   Timer 1 Mode/Control Register, 10-3  
 P bit (Relative Priority), 11-5  
 Packed BCD data type, 2-8  
 Parity Flag bit, 2-3  
 PB bit (SSI Port Busy), 13-3  
 PCS and MCS Auxiliary Register, 5-10  
 PCS3-PCS0 signals (Peripheral Chip Selects 3-0), 3-8  
 PCS5 signal (Peripheral Chip Select 5), 3-8  
 PCS6 signal (Peripheral Chip Select 6), 3-8  
 PDATA15-PDATA0 field (PIO Data Blts), 14-5  
 PDATA31-PDATA16 field (PIO Data Blts), 14-5  
 PDIR15-PDIR0 field (PIO Direction Bits), 14-4  
 PDIR31-PDIR16 field (PIO Direction Bits), 14-4  
 PER bit (Parity Error), 12-5  
 Peripheral Chip Select Register, 5-12  
 Peripheral Control Block Relocation Register, 4-4  
 PF bit (Parity Flag)  
   Processor Status Flags Register, 2-3  
 Phase-locked loop (PLL), 3-23  
 Physical address generation, 2-4  
 Physical dimensions, xiv  
 Pin Descriptions, 3-1  
 Pins used by emulators, 3-17  
 PIO Data 0 Register, 14-5  
 PIO Data 1 Register, 14-5  
 PIO Direction 0 Register, 14-4  
 PIO Direction 1 Register, 14-4  
 PIO Mode 0 Register, 14-3  
 PIO Mode 1 Register, 14-3  
 PIO pullup/pulldown resistor, 14-3  
 PIO31-PIO0 signals (Programmable I/O Pins 31-0), 3-9  
 PMODE field (Parity Mode), 12-3  
 PMODE15-PMODE0 field (PIO Mode Bits), 14-3  
 PMODE31-PMODE16 field (PIO Mode Bits), 14-3  
 Pointer data type, 2-9  
 Poll Register  
   Master mode, 9-27  
 Poll Status Register  
   Master mode, 9-26  
 Polled interrupts, 9-12  
 Power management unit, 3-23  
 Power-Save Control Register, 4-7  
 Power-save operation, 3-25

- PR2-PR0 field (Priority Level)  
 DMA Interrupt Control Register, 9-30  
 Timer Interrupt Control Register, 9-30
- PR2-PR0 field (Priority)  
 DMA Interrupt Control Registers, 9-18  
 INT0 Control Register, 9-15  
 INT1 Control Register, 9-15  
 INT2 Control Register, 9-16  
 INT3 Control Register, 9-16  
 INT4 Control Register, 9-17  
 Serial Port Interrupt Control Register, 9-20  
 Timer Interrupt Control Registers, 9-18  
 Watchdog Timer Interrupt Control Register, 9-19
- Priority Mask Register  
 Master mode, 9-24  
 Slave mode, 9-34
- PRM2-PRM0 field (Priority Field Mask), 9-24, 9-34
- Processor Release Level Register, 4-6
- Processor Status Flags Register (FLAGS), 2-2
- Product support  
 bulletin board service, iii  
 documentation and literature, iii  
 technical support hotline, iii
- PSE bit (PSRAM Mode Enable), 5-7
- Pseudo Static RAM (PSRAM) support, 3-21
- Pullup/pulldown resistor, 14-3
- ## Q
- Quad word data type, 2-8
- ## R
- R19-R8 field (Relocation Address Bits), 4-4
- R1-R0 field (Wait State Value)  
 Low Memory Chip Select Register, 5-7  
 Midrange Memory Chip Select Register, 5-9  
 PCS and MCS Auxiliary Register, 5-11  
 Peripheral Chip Select Register, 5-13  
 Upper Memory Chip Select Register, 5-5
- R2 bit (Ready Mode)  
 Low Memory Chip Select Register, 5-7  
 Midrange Memory Chip Select Register, 5-9  
 PCS and MCS Auxiliary Register, 5-11  
 Peripheral Chip Select Register, 5-13  
 Upper Memory Chip Select Register, 5-5
- R3 bit (Wait-State Value)  
 Peripheral Chip Select Register, 5-13
- RC field (Reset Configuration), 4-5
- RC8-RC0 field (Refresh Counter Reload Value), 7-2
- RD signal (Read Strobe), 3-12
- RDATA field (Receive Data), 12-7
- RDR bit (Receive Data Ready), 12-5
- RE field (Internal RAM Enable)  
 Internal Memory Chip Select Register, 6-3
- RE/TE bit (Receive/Transmit Error Detect), 13-3
- Read and write bus timing, 3-19–3-20
- Ready signal programming, 5-2
- Register Indirect mode addressing, 2-10
- Register operands, 2-10
- Register set  
 base and index registers, 2-1  
 general registers, 2-1  
 segment registers, 2-1  
 stack pointer register, 2-1  
 status and control registers, 2-1
- Registers  
 Clock Prescaler (CDRAM, Offset E2h), 7-2  
 DMA 0 Control (D0CON, Offset CAh), 11-4  
 DMA 0 Interrupt Control (DMA0CON, Offset 34h), 9-18, 9-30  
 DMA 0 Source Address High (D0SRCH, Offset C2h), 11-9  
 DMA 0 Source Address Low (D0SRCL, Offset C0h), 11-10  
 DMA 0 Transfer Count (D0TC, Offset C8h), 11-6  
 DMA 1 Control (D1CON, Offset DAh), 11-4  
 DMA 1 Destination Address High (D0DSTH, Offset C6h), 11-7  
 DMA 1 Destination Address High (D1DSTH, Offset D6h), 11-7  
 DMA 1 Destination Address Low (D0DSTL, Offset C4h), 11-8  
 DMA 1 Destination Address Low (D1DSTL, Offset D4h), 11-8  
 DMA 1 Interrupt Control (DMA1CON, Offset 36h), 9-18, 9-30  
 DMA 1 Source Address High (D1SRCH, Offset D2h), 11-9  
 DMA 1 Source Address Low (D1SRCL, Offset D0h), 11-10  
 DMA 1 Transfer Count (D1TC, Offset D8h), 11-6  
 Enable RCU (EDRAM, Offset E4h), 7-2  
 End-of-Interrupt (EOI, Offset 22h), 9-28  
 In-Service (INSERV, Offset 2Ch), 9-23, 9-33  
 INT0 Control (I0CON, Offset 38h)  
 Master mode, 9-14  
 INT1 Control (I1CON, Offset 3Ah)  
 Master mode, 9-14  
 INT2 Control (I2CON, Offset 3Ch)  
 Master mode, 9-16  
 INT3 Control (I3CON, Offset 3Eh)  
 Master mode, 9-16  
 INT4 Control (I4CON, Offset 40h)  
 Master mode, 9-17  
 Internal Memory Chip Select (IMCS, Offset ACh), 6-3  
 Interrupt Mask (IMASK, Offset 28h), 9-25, 9-35  
 Interrupt Request (REQST, Offset 2Eh), 9-22, 9-32



- Interrupt Status (INSTS, Offset 30h), 9-21
- Interrupt Status (INTSTS, Offset 30h), 9-31
- Interrupt Vector (INTVEC, Offset 20h), 9-37
- Low Memory Chip Select (LMCS, Offset A2h), 5-6
- Memory Partition (MDRAM, Offset E0h), 7-1
- Midrange Memory Chip Select (MMCS, Offset A6h), 5-8
- PCS and MCS Auxiliary (MPCS, Offset A8h), 5-10
- Peripheral Chip Select (PACS, Offset A4h), 5-12
- Peripheral Control Block Relocation (RELREG, Offset FEh), 4-4
- PIO Data 0 (PDATA0, Offset 74h), 14-5
- PIO Data 1 (PDATA1, Offset 7Ah), 14-5
- PIO Direction 0 (PDIR0, Offset 72h), 14-4
- PIO Direction 1 (PDIR1, Offset 78h), 14-4
- PIO Mode 0 (PIOMODE0, Offset 70h), 14-3
- PIO Mode 1 (PIOMODE1, Offset 76h), 14-3
- Poll (POLL, Offset 24h), 9-27
- Poll Status (POLLST, Offset 26h), 9-26
- Power-Save Control (PDCON, Offset F0h), 4-7
- Priority Mask (PRIMSK, Offset 2Ah), 9-24, 9-34
- Processor Release Level (PRL, Offset F4), 4-6
- Reset Configuration (RESCON, Offset F6h), 4-5
- Serial Port Baud Rate Divisor (SPBAUD, Offset 88h), 12-8
- Serial Port Control (SPCT, Offset 80h), 12-2
- Serial Port Interrupt Control (SPICON, Offset 44h)
  - Master mode, 9-20
- Serial Port Receive Data (SPRD, Offset 86h), 12-7
- Serial Port Status (SPSTS, Offset 82h), 12-5
- Serial Port Transmit (SPTD, Offset 84h), 12-6
- Specific End-of-Interrupt (EOI, Offset 22h), 9-36
- Synchronous Serial Control (SSC, Offset 12h), 13-4
- Synchronous Serial Receive (SSR, Offset 18h), 13-6
- Synchronous Serial Status (SSS, Offset 10h), 13-3
- Synchronous Serial Transmit 0 (SSD0, Offset 14h), 13-5
- Synchronous Serial Transmit 1 (SSD1, Offset 14h), 13-5
- Timer 0 Count (T0CNT, Offset 50h), 10-6
- Timer 0 Interrupt Control (T0INTCON, Offset 32h), 9-30
- Timer 0 Maxcount Compare A (T0CMPA, Offset 52h), 10-7
- Timer 0 Maxcount Compare B (T0CMPB, Offset 54h), 10-7
- Timer 0 Mode and Control (T0CON, Offset 56h), 10-3
- Timer 1 Count (T1CNT, Offset 58h), 10-6
- Timer 1 Interrupt Control (T1INTCON, Offset 38h), 9-30
- Timer 1 Maxcount Compare A (T1CMPA, Offset 5Ah), 10-7
- Timer 1 Maxcount Compare B (T1CMPB, Offset 5Ch), 10-7
- Timer 1 Mode and Control (T1CON, Offset 5Eh), 10-3
- Timer 2 Count (T2CNT, Offset 60h), 10-6
- Timer 2 Interrupt Control (T2INTCON, Offset 3Ah), 9-30
- Timer 2 Maxcount Compare A (T2CMPA, Offset 62h), 10-7
- Timer 2 Mode and Control (T2CON, Offset 66h), 10-5
- Timer Interrupt Control (TCUCON, Offset 32h), 9-18
- Upper Memory Chip Select (UMCS, Offset A0h), 5-4
- Watchdog Timer Control (WDTCON, Offset E6h), 8-1
- Watchdog Timer Interrupt Control (WDCON, Offset 42h), 9-19
- RES signal (Reset)
  - definition, 3-12
  - interrupt controller conditions, 9-9
- Reset
  - watchdog timer, 8-1
- Reset Configuration Register, 4-5
- Return from interrupt, 9-4
- RFSH signal (Automatic Refresh), 3-7
- RFSH2 signal (Refresh 2), 3-12
- RIU bit (Register in Use)
  - Timer 0 Mode/Control Register, 10-3
  - Timer 1 Mode/Control Register, 10-3
- RMODE bit (Receive Mode), 12-4
- RSIE bit (Receive Status Interrupt Enable), 12-4
- RSTFLAG bit (Reset Flag)
  - Watchdog Timer Control Register, 8-2
- RTG bit (Retrigger Bit)
  - Timer 0 Mode/Control Register, 10-3
  - Timer 1 Mode/Control Register, 10-3
- RXD signal (Receive Data), 3-12
- RXIE bit (Receive Data Ready Interrupt Enable), 12-3

## S

- S/M bit (Slave/Master), 4-4
- S2-S0 signals (Bus Cycle Status 2-0), 3-13
- S4-S0 field (Poll Status)
  - Poll Register, 9-27
  - Poll Status Register, 9-26
- S4-S0 field (Source Vector Type), 9-28
- S6 signal (Bus Cycle Status 6), 3-13
- SCLK signal (Serial Clock), 3-14
- SD field (Send Data), 13-5
- SDATA signal (Serial Data), 3-14
- SDEC bit (Source Decrement), 11-5
- SDEN1-SDEN0 signals (Serial Data Enables 1-0), 3-14
- Segment registers, 2-1, 2-8
- SELECT signal (Slave Select), 3-5
- Serial port, 1-7
  - DMA transfers from, 12-2

- DMA transfers to, 12-2
- serial port/DMA transfers, 11-2
- Serial Port Baud Rate Divisor Register, 12-8
- Serial Port Control Register, 12-2
  - DMA transfers to/from, 12-2
- Serial Port Interrupt Control Register
  - Master mode, 9-20
- Serial Port Receive Data Register, 12-7
- Serial Port Status Register, 12-5
- Serial Port Transmit Data Register, 12-6
- serial ports
  - DMA transfers, 11-2
- SF bit (Sign Flag)
  - Processor Status Flags Register, 2-3
- SFNM bit (Special Fully Nested Mode), 9-14
- Show read enable, 6-2
- Sign Flag bit, 2-3
- Signal description
  - A1 (Latched Address Bit 1), 3-8
  - A19-A0 (Address Bus), 3-1
  - A2 (Latched Address Bit 2), 3-9
  - AD15-AD8 (Address and Data Bus), 3-2
  - AD7-AD0 (Address and Data Bus), 3-1
  - ADEN (Address Enable), 3-3, 3-12
  - ALE (Address Latch Enable), 3-2
  - AO15-AO7 (Address-Only Bus), 3-2
  - ARDY (Asynchronous Ready), 3-3
  - BHE (Bus High Enable), 3-3
  - CLKOUTA (Clock Output A), 3-4
  - CLKOUTB (Clock Output B), 3-4
  - CLKSEL1 (Clock Select 1), 3-14
  - CLKSEL2 (Clock Select 2), 3-16
  - DEN (Data Enable), 3-4
  - DRQ1-DRQ0 (DMA Requests), 3-4
  - DT/R (Data Transmit or Receive), 3-4
  - HLDA (Bus Hold Acknowledge), 3-4
  - HOLD (Bus Hold Request), 3-5
  - IMDIS (Internal Memory Disable), 3-13
  - INT0 (Maskable Interrupt Request 0), 3-5
  - INT1 (Maskable Interrupt Request 1), 3-5
  - INT2 (Maskable Interrupt Request 2), 3-6
  - INT3 (Maskable Interrupt Request 3), 3-6
  - INT4 (Maskable Interrupt Request 4), 3-6
  - INTA0 (Interrupt Acknowledge 0), 3-6
  - INTA1 (Interrupt Acknowledge 1), 3-6
  - IRQ (Slave Interrupt Request), 3-6
  - LCS (Lower Memory Chip Select), 3-7
  - MCS2-MCS0 (Midrange Memory Chip Selects 2-0), 3-7
  - MCS3 (Midrange Memory Chip Select 3), 3-7
  - NMI (Nonmaskable Interrupt), 3-7
  - ONCE0 (ONCE Mode Request 0), 3-7
  - ONCE1 (ONCE Mode Request 1), 3-15
  - PCS30-PCS0 (Peripheral Chip Selects 3-0), 3-8
  - PCS5 (Peripheral Chip Select 5), 3-8
  - PCS6 (Peripheral Chip Select 6), 3-8
  - PIO31-PIO0 (Programmable I/O Pins 31-0), 3-9
  - RD (Read Strobe), 3-12
  - RES (Reset), 3-12
  - RFSH (Automatic Refresh), 3-7
  - RFSH2/ADEN (Refresh 2/Address Enable), 3-12
  - RXD (Receive Data), 3-12
  - S2-S0 (Bus Cycle Status 2-0), 3-13
  - S6 (Bus Cycle Status 6), 3-13
  - SCLK (Serial Clock), 3-14
  - SDATA (Serial Data), 3-14
  - SDEN1-SDEN0 (Serial Data Enables 1-0), 3-14
  - SELECT (Slave Select), 3-5
  - SRDY (Synchronous Ready), 3-14
  - SREN (Show Read Enable), 3-13
  - TMRIN0 (Timer Input 0), 3-15
  - TMRIN1 (Timer Input 1), 3-15
  - TMROUT0 (Timer Output 0), 3-15
  - TMROUT1 (Timer Output 1), 3-15
  - TXD (Transmit Data), 3-15
  - UCS (Upper Memory Chip Select), 3-15
  - UZI (Upper Zero Indicate), 3-15
  - WB (Write Byte), 3-16
  - WHB (Write High Byte), 3-16
  - WLB (Write Low Byte), 3-16
  - WR (Write Strobe), 3-17
  - X1 (Crystal Input), 3-17
  - X2 (Crystal Output), 3-17
- SINC bit (Source Increment), 11-5
- Slave mode
  - interrupts, 9-29
  - nesting, 9-29
- SM/IO bit (Source Address Space Select), 11-4
- Software interrupt, 9-2
- Special fully nested mode, 9-12
- Specific End-of-Interrupt Register
  - Slave mode, 9-36
- SPI bit (Serial Port Interrupt In-Service), 9-23
- SPI bit (Serial Port Interrupt Mask), 9-25
- SPI bit (Serial Port Interrupt Request), 9-22
- SR field (Receive Data), 13-6
- SR field (Show Read)
  - Internal Memory Chip Select Register, 6-3
- SRDY signal (Synchronous Ready), 3-14
- SREN signal (Show Read Enable), 3-13
- ST bit (Start/Stop DMA Channel), 11-5
- Stack pointer register, 2-1
- Stack Segment (SS) Register, 2-8
- Status and control registers, 2-1
- STP bit (Stop Bits), 12-4
- String data type, 2-9
- Support products, 1-8
- SYN1-SYN0 field (Synchronization Type), 11-5
- Synchronous Serial Control Register, 13-4

Synchronous Serial Receive Register, 13-6  
 Synchronous Serial Status Register, 13-3  
 Synchronous Serial Transmit 0 Register, 13-5  
 Synchronous Serial Transmit 1 Register, 13-5  
 System clocks, 3-25

**T**

T4-T0 field (Interrupt Type), 9-37  
 T8-T0 field (Refresh Count), 7-2  
 TC bit (Terminal Count), 11-5  
 TC15-TC0 field (Timer Compare Value), 10-7  
 TC15-TC0 field (Timer Count Register), 11-6  
 TC15-TC0 field (Timer Count Value), 10-6  
 TDATA field (Transmit Data), 12-6  
 TDRQ bit (Timer Enable/Disable Request), 11-5  
 TEMT bit (Transmitter Empty), 12-5  
 TEST bit (Test Mode)  
     Watchdog Timer Control Register, 8-2  
 TF bit (Trace Flag)  
     Processor Status Flags Register, 2-3  
 Thermal characteristics, xiv  
 Third-party  
     development, 1-8  
     products, xiv  
 THRE bit (Transmit Holding Register Empty), 12-5  
 timer  
     watchdog timer, 8-1  
 Timer 0 Count Register, 10-6  
 Timer 0 Interrupt Control Register  
     Slave mode, 9-30  
 Timer 0 Maxcount Compare A Register, 10-7  
 Timer 0 Maxcount Compare B Register, 10-7  
 Timer 0 Mode and Control Register, 10-3  
 Timer 1 Count Register, 10-6  
 Timer 1 Interrupt Control Register  
     Slave mode, 9-30  
 Timer 1 Maxcount Compare A Register, 10-7  
 Timer 1 Maxcount Compare B Register, 10-7  
 Timer 1 Mode and Control Register, 10-3  
 Timer 2 Count Register, 10-6  
 Timer 2 Interrupt Control Register  
     Slave mode, 9-30  
 Timer 2 Maxcount Compare B Register, 10-7  
 Timer 2 Mode and Control Register, 10-5  
 Timer Interrupt Control Register  
     Master mode, 9-18  
 Times Four mode, 3-23  
 Times One mode, 3-23  
 timing  
     Watchdog timer duration table, 8-3

Timing characteristics, xiv  
 TMODE bit (Transmit Mode), 12-4  
 TMR bit (Timer Interrupt In-Service), 9-23  
 TMR bit (Timer Interrupt Mask), 9-25  
 TMR bit (Timer Interrupt Request), 9-22  
 TMR0 bit (Timer 0 Interrupt In-Service), 9-33  
 TMR0 bit (Timer 0 Interrupt Mask), 9-35  
 TMR0 bit (Timer 0 Interrupt Request), 9-32  
 TMR2-TMR0 field (Timer Interrupt Request), 9-21, 9-31  
 TMR2-TMR1 field (Timer 2/Timer 1 Interrupt In-Service), 9-33  
 TMR2-TMR1 field (Timer 2/Timer 1 Interrupt Mask), 9-35  
 TMRIN0 signal (Timer Input 0), 3-15  
 TMRIN1 signal (Timer Input 1), 3-15  
 TMROUT0 signal (Timer Output 0), 3-15  
 TMROUT1 signal (Timer Output 1), 3-15  
 Trace Flag bit, 2-3  
 Trace interrupt, 9-6  
 TRM2-TMR1 field (Timer2/Timer1 Interrupt Request), 9-32  
 TXD signal (Transmit Data), 3-15  
 TXIE bit (Transmit Holding Register Empty Interrupt Enable), 12-3

**U**

UB2-UB0 field (Upper Boundary)  
     Low Memory Chip Select Register, 5-6  
 UCS signal (Upper Memory Chip Select), 3-15  
 Upper Memory Chip Select Register, 5-4  
 UZI signal (Upper Zero Indicate), 3-15

**W**

Wait-state programming, 5-2  
 Watchdog timer, 8-1  
     Watchdog Timer Control Register, 8-1  
 Watchdog Timer Control Register, 8-1  
 Watchdog Timer Interrupt Control Register  
     Master mode, 9-19  
 WB signal (Write Byte), 3-16  
 WD bit (Watchdog Timer Interrupt In-Service), 9-23  
 WD bit (Watchdog Timer Interrupt Mask), 9-25  
 WD bit (Watchdog Timer Interrupt Request), 9-22  
 Website, xiv  
 WHB signal (Write High Byte), 3-16  
 WLB signal (Write Low Byte), 3-16  
 WLGN bit (Word Length), 12-3  
 WR signal (Write Strobe), 3-17

---

WRST bit (Watchdog Reset)  
Watchdog Timer Control Register, 8-2

## **X**

X1 signal (Crystal Input), 3-17  
X2 signal (Crystal Output), 3-17

## **Z**

ZF bit (Zero Flag)  
Processor Status Flags Register, 2-3

