

# Numeric Coprocessor 80EC287

## DISTINCTIVE CHARACTERISTICS

- Pin compatible and functionally equivalent to the Intel 80287
- High-performance CMOS process yields 10-MHz, 12-MHz, and 16-MHz speed grades
- Enhanced sleep feature automatically shuts off the internal clock when no instruction is executing, reducing power consumption. This feature is transparent to the user
- Available in space-saving 44-pin PLCC as well as 40-pin DIP
- 80-bit numeric accelerator for 80C286 and 80286-based systems
- Compatible with IEEE floating-point standard 754
- Static CMOS design does not require a minimum clock rate, resulting in significantly lower power dissipation
- Performs single-, double-, and extended-precision floating-point, as well as word, short, and long integer and 18-digit BCD conversions
- Adds trigonometric, logarithmic, exponential, and arithmetic instructions to the 80C286 instruction set


## GENERAL DESCRIPTION

The 80EC287 is implemented in AMD's advanced static CMOS process that allows for significantly higher speeds at a much lower power dissipation than traditional NMOS versions or standard CMOS. The 80EC287 is a high-performance arithmetic processor that expands the 80C286 instruction set with floating-point instructions including transcendentals, and integer and BCD conversions. The 80EC287 is functionally equivalent to the Intel 80287 and AMD 80C287 plus adds a low power sleep feature for battery powered

applications. This enhanced 80EC287 can be a direct replacement for an AMD 80C287. The sleep feature is an automatic inherent feature of the device and thus requires no external entry. The floating-point operations comply with the IEEE Standard 754. The device is available in 12- and 16-MHz speed grades and is provided in 44-pin PLCC and 40-pin DIP packages. When coupled with the 80C286, the 80EC287 provides a complete solution for high-performance numeric processing applications.

## BLOCK DIAGRAM

Bus Interface Unit





# 80EC287 Numeric Coprocessor

## PIN DESCRIPTION

### BUSY Busy Status (Output; Active Low)

A LOW level indicates that the 80EC287 is currently executing a command.

### CKM Clock Mode Signal (Input)

When CKM is HIGH, the CLK is used directly. When CKM is LOW, CLK is divided by three. This input must be either HIGH or LOW 20 CLK cycles before RESET goes LOW.

### CLK Clock (Input)

Provides timing for 80EC287 operations.

### CMD<sub>1</sub>, CMD<sub>0</sub> Command Lines (Input)

CMD<sub>1</sub> and CMD<sub>0</sub>, along with select inputs, allow the CPU to direct the 80EC287 operations. These inputs are timed relative to the read and write strobes.

### D<sub>15</sub>-D<sub>0</sub> Data (Input/Output)

Bidirectional data bus. These inputs are timed relative to the read and write strobes.

### ERROR Error Status (Output; Active Low)

Reflects the error summary status bit of the status word. A LOW level indicates that an unmasked exception condition exists.

### NPRD Numeric Processor Read (Input; Active Low)

A LOW level enables transfer of data from the 80EC287. This input may be asynchronous to the 80EC287 clock.

### NPS<sub>1</sub>, NPS<sub>2</sub> Numeric Processor Selects (Input)

Indicates the CPU is transferring data to and from the 80EC287. Asserting both signals (NPS<sub>1</sub> LOW and NPS<sub>2</sub> HIGH) enables the 80EC287 to transfer floating-point data or instructions. No data transfers involving the 80EC287 will occur unless the 80EC287 is selected via NPS<sub>1</sub> and NPS<sub>2</sub>. These inputs are timed relative to the read and write strobes.

### NPWR Numeric Processor Write (Input; Active Low)

A LOW level enables transfer of data from the 80EC287. This input may be asynchronous to the 80EC287 clock.

### PEACK Processor Extension Acknowledge (Input; Active Low)

A LOW level indicates that the request signal (PEREQ) has been recognized. PEACK causes the request (PEREQ) to be withdrawn when no more transfers are required. PEACK may be asynchronous to the 80EC287 clock.

### PEREQ Processor Extension Request (Output)

A HIGH level indicates that the 80EC287 is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occurs first, when no more transfers are required.

### RESET System Reset (Input)


Reset causes the 80EC287 to immediately terminate its present activity and enter a dormant state. Reset must be HIGH for more than four CLK cycles. For proper initialization the HIGH-LOW transition must occur no sooner than 50 μs after V<sub>CC</sub> and CLK meet their DC and AC specifications.

### V<sub>CC</sub> +5 V Supply (Input)

### V<sub>SS</sub> System Ground (Input)

Both pins must be connected to ground.

## CONNECTION DIAGRAM



Note: N/C pins should not be connected.  
Pin 1 is marked for orientation.

## SIMPLIFIED FUNCTIONAL DESCRIPTION

The 80EC287 is internally divided into two basic processing units; the numeric execution unit, and the bus interface unit as shown in the block diagram. The numeric execution unit performs numeric instructions. The bus interface unit receives and decodes instructions, executes processor control instructions, and requests operands transfers to and from memory. The






Figure 1. 80C286/80EC287 Simplified System Configuration

80C286 may execute non-numeric instruction concurrently with numeric instruction executed on the 80EC287. Synchronization and error recognition occurs when the next numeric instruction is decoded by the 80C286.

### The Numeric Execution Unit

The numeric execution data path is 80 bits wide. All operands are converted to the internal 80-bit format before use. These instructions include arithmetic, transcendental, constant, and data transfer instructions.

### The Bus Interface Unit

The bus interface unit decodes the ESC instruction executed by the 80C286. The signal BUSY is activated for 80C286/80EC287 synchronization and the signal ERROR is activated for error detection. BUSY is activated when an instruction is transferred and deactivated when the instruction completes. ERROR will

be asserted if an error has occurred when BUSY is deactivated.

The signals PEREQ, PEACK, NPRD, NPWR, NPS<sub>1</sub>, CMD<sub>0</sub>, CMD<sub>1</sub>, and NPS<sub>2</sub> control data transfers between the 80EC287 and the 80C286. The 80C286 performs the actual data transfer with memory.

### The Register Stack

The register stack contains eight 80-bit data registers, organized as a push down stack. Operations are performed on the stack top, between the stack top and another register, or between the stack top and memory.

### System Configuration with 80C286

A simplified block diagram of the 80EC287 interface to a 80C286 CPU is shown in Figure 1. The 80EC287 can operate concurrently with the host CPU. The signals



# 80EC287 Numeric Coprocessor

PEREQ, PEACK, BUSY, NPRD, NPWR, CMD<sub>0</sub>, and CMD<sub>1</sub> allow the 80EC287 to receive instructions and data from the 80C286. Detection of errors are indicated to the CPU by asserting the signal ERROR. The address decode logic, bus control and timing logic is shown in this implementation using AMD PAL® devices but may also be accomplished using standard chip sets.

The 80EC287 operates either directly from the CPU clock or with a dedicated clock. The 80EC287 functions at two-thirds the frequency of the 80C286 when operating with the CPU clock (i.e., for a 16-MHz 80C286, the 32-MHz clock is divided down to 10.6 MHz).

## Sleep Feature

The 80EC287 clock runs only while an instruction is executing. The internal clock shuts itself off when no instruction is executing, thus reducing power consumption. This feature is completely transparent to the user and requires no external circuitry or design interface.

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

The 80EC287 is completely static. For absolute minimum power consumption, lower than that of the sleep feature, the external clock can be stopped in phase 2.

## ABSOLUTE MAXIMUM RATINGS

|   |                                    |
|---|------------------------------------|
| Storage Temperature .....                 | -65 to +150° C                     |
| Ambient Temperature Under Bias .....      | -55 to +125° C                     |
| Supply Voltage to Ground Potential        |                                    |
| Continuous .....                          | -1.0 to +7.0 V                     |
| DC Voltage Applied to Outputs             |                                    |
| for HIGH Output State .....               | -0.3 V to + V <sub>CC</sub> +0.3 V |
| DC Input Voltage .....                    | -0.3 to V <sub>CC</sub> +0.3 V     |
| DC Output Current, into LOW Outputs ..... | 30 mA                              |
| DC Input Current .....                    | -10 to +10 mA                      |
| Power Dissipation (max.) .....            | 1.5 W                              |

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect devices reliability.*

| Parameter Symbol | Parameter Description                              | Test Conditions   |                           | Min. | Max.                 | Unit     |
|------------------|--|---|---------------------------|------|----------------------|----------|
| V <sub>OH</sub>  | Output HIGH Voltage                                | V <sub>CC</sub> = Min.<br>V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>          | I <sub>OH</sub> = -0.4 mA | 2.4  |                      | V        |
| V <sub>OL</sub>  | Output LOW Voltage                                 | V <sub>CC</sub> = Min.<br>V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>          | I <sub>OL</sub> = 3 mA    |      | 0.45                 | V        |
| V <sub>IH</sub>  | Guaranteed Input Logical HIGH Voltage (Note 1)     |   |                           | 2.0  | V <sub>CC</sub> +0.5 | V        |
| V <sub>IL</sub>  | Guaranteed Input Logical LOW Voltage (Note 1)      |   |                           | -0.5 | 0.8                  | V        |
| V <sub>IHC</sub> | Clock Input HIGH Voltage<br>CKM = 1<br><br>CKM = 0 |   |                           | 2.0  | V <sub>CC</sub> +1.0 | V        |
|                  |  |   |                           | 3.8  | V <sub>CC</sub> +1.0 | V        |
| V <sub>ILC</sub> | Clock Input Low Voltage<br>CKM = 1<br>CKM = 0      |   |                           | -0.5 | 0.8                  | V        |
|                  |  |   |                           | -0.5 | 0.6                  | V        |
| I <sub>LI</sub>  | Input Leakage Current                              | 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>   |                           |      | ±10                  | μA       |
| I <sub>OZH</sub> | Off-State (HIGH Impedance) Output Current          | V <sub>CC</sub> = Max., V <sub>O</sub> = 2.4 V  |                           |      | 10                   | μA       |
| I <sub>OZL</sub> | Off-State (LOW Impedance) Output Current           | V <sub>CC</sub> = Max., V <sub>O</sub> = 0.45 V   |                           |      | -10                  | μA       |
| I <sub>CCS</sub> | Power Supply Current, Standby                      | V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0 μA |                           |      | 5                    | mA       |
| I <sub>CC</sub>  | Supply Current, operating                          | V <sub>CC</sub> = Max.<br>Outputs Unloaded  |                           |      | 10 mA/MHz            | (Note 2) |
|                  | Power Supply Current, Sleep Mode                   | V <sub>CC</sub> = Max. Outputs Unloaded   |                           |      | 1                    | mA/MHz   |


- Notes: 1. These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).  
2. This reduces to I<sub>CCSM</sub> when no instruction is executing, reducing overall power consumption.




**SWITCHING CHARACTERISTICS** over **COMMERCIAL** operating range

| No. | Parameter Description                 | Test Conditions | 80EC287-12 |      | 80EC287-16 |      | Unit |
|-----|---------------------------------------|-----------------|------------|------|------------|------|------|
|     |                                       |                 | Min.       | Max. | Min.       | Max. |      |
| 1   | Clock Period                          |                 |            |      |            |      |      |
|     | CLM = 1                               |                 | 80         | 00   | 62.5       | 00   | ns   |
|     | CLM = 0                               |                 | 35         |      | 30         |      | ns   |
| 2   | Clock LOW Time                        |                 |            |      |            |      |      |
|     | CLM = 1                               |                 | 50         |      | 37         |      | ns   |
|     | CLM = 0                               |                 | 9          |      | 8          |      | ns   |
| 3   | Clock HIGH Time                       |                 |            |      |            |      |      |
|     | CLM = 1                               |                 | 22         |      | 17         |      | ns   |
|     | CLM = 0                               |                 | 13         |      | 12         |      | ns   |
| 4   | Clock Rise Time                       |                 |            | 8    |            | 4    | ns   |
| 5   | Clock Fall Time                       |                 |            |      |            | 4    | ns   |
| 6   | Data Setup to NPWR Inactive           |                 | 75         |      | 60         |      | ns   |
| 7   | Data Hold from NPWR Inactive          |                 | 10         |      | 10         |      | ns   |
| 8   | NPWR, NPRD Active Time                |                 | 70         |      | 50         |      | ns   |
| 9   | Command Valid Setup Time              |                 | 0          |      | 0          |      | ns   |
| 10  | PEREQ Active to NPRD Active           |                 | 80         |      | 62         |      | ns   |
| 11  | PEACK Active Time                     |                 | 50         |      | 36         |      | ns   |
| 12  | PEACK Inactive Time                   |                 | 160        |      | 125        |      | ns   |
| 13  | PEACK Inactive to NPRD, NPWR Inactive |                 | 32         |      | 25         |      | ns   |
| 14  | NPRD, NPWR Inactive to PEACK Active   |                 | -30        |      | -30        |      | ns   |
| 15  | Command Valid Hold Time               |                 | 18         |      | 15         |      | ns   |
| 16  | PEACK Active Setup to NPRD, NPWR      |                 | 30         |      | 30         |      | ns   |
| 17  | NPRD, NPWR to CLK Setup               |                 | 40         |      | 30         |      | ns   |
| 18  | NPRD, NPWR CLK Hold                   |                 | 29         |      | 22         |      | ns   |
| 19  | RESET to CLK Setup                    |                 | 20         |      | 20         |      | ns   |
| 20  | RESET from CLK Hold                   |                 | 20         |      | 20         |      | ns   |
| 21  | NPRD Inactive to Data Float           |                 |            | 17   |            | 13   | ns   |
| 22  | NPRD Active to Data Valid             |                 |            | 50   |            | 40   | ns   |
| 23  | ERROR Active to BUSY Inactive         |                 | 100        |      | 100        |      | ns   |
| 24  | NPWR, Active to BUSY Inactive         |                 |            | 80   |            | 60   | ns   |
| 25  | PEACK Active to PEREQ Inactive        |                 |            | 80   |            | 60   | ns   |
| 26  | NPWR, NPWR Active to PEREQ Inactive   |                 |            | 80   |            | 60   | ns   |
| 27  | Command Inactive Time                 |                 |            |      |            |      |      |
|     | Write to Write                        |                 | 60         |      | 50         |      | ns   |
|     | Read to Read                          |                 | 60         |      | 50         |      | ns   |
|     | Write to Read                         |                 | 60         |      | 50         |      | ns   |
|     | Read to Write                         |                 | 60         |      | 50         |      | ns   |
| 28  | Data Hold from Time NPRD Inactive     |                 | 1          |      | 1          |      | ns   |

**SWITCHING WAVEFORMS**




**AC Drive and Measurement Points—CLK Input**



**AC Setup, Hold and Delay Time Measurement—General**




**AC Test Loading on Outputs**




**Write Timing from 80EC287**




SWITCHING WAVEFORMS (continued)



Read Timing from 80EC287




Data Channel Timing (Initiated by 80EC287)




Error Output Timing

SWITCHING WAVEFORMS (continued)




CLK, Reset Timing (CKM = 1)

NOTE: Reset, NPWR, NPRD are inputs asynchronous to CLK. Timing requirements above are given for testing purposes only, to assure recognition at a specific CLK edge.




CLK,  $\overline{\text{NPRD}}$ ,  $\overline{\text{NPWR}}$  Timing (CKM = 1)



CLK, RESET Timing (CKM = 0)

NOTE: Reset must meet timing shown to guarantee known phase of Internal + 3 circuit.



CLK,  $\overline{\text{NPRD}}$ ,  $\overline{\text{NPWR}}$  Timing (CKM = 0)