PREFACE

The complete documentation package for the MC68330 consists of the MC68330 Integrated CPU32 Processor User's Manual (MC68330UM/AD) and the MC68330 Integrated CPU32 Processor Technical Summary (MC68330UM/D).

The MC68330 Integrated CPU32 Processor User's Manual describes the programming, capabilities, registers, and operation of the MC68330. The MC68330 Integrated CPU32 Processor Technical Summary provides a description of the MC68330 capabilities and detailed electrical specifications.

This user's manual is organized as follows:

Section 1	Device Overview
Section 2	Signal Descriptions
Section 3	Bus Operation
Section 4	System Integration Module
Section 5	CPU32
Section 6	IEEE 1149.1 Test Access Port
Section 7	Applications
Section 8	Electrical Characteristics
Section 9	Ordering Information and Mechanical Data

TABLE OF CONTENTS

Paragraph Number	Title	Page Numbe
	Section 1 Device Overview	
1.1	Central Processor Unit	
1.2 1.2.1	System Integration ModuleSystem Configuration and Protection Submodule	1-2
1.2.1	Clock Synthesizer	
1.2.3	Chip Selects	
1.2.4	External Bus Interface	1-3
	Section 2	
	Signal Descriptions	
2.1	Signal Index	
2.2	Address Bus	
2.2.1 2.2.2	Address Bus (A23—A0) Address Bus (A31—A24)	2-1
2.2.2	Data Bus (D15—D0)	
2.4	Function Codes (FC3—FC0)	2-4
2.5	Chip Selects (CS3—CS0)	
2.6	Interrupt Request Level (IRQ7, IRQ6, IRQ5, IRQ3)	
2.7	Bus Control Signals	
2.7.1	Data and Size Acknowledge (DSACK1, DSACK0)	2-5
2.7.2	Autovector (AVEC)	
2.7.3	Address Strobe (AS)	
2.7.4	Data Strobe (DS)	2-5
2.7.5	Transfer Size (ŚIZ1, SIZ0)	
2.7.6	Read/Write (R/W)	
2.8	Bus Arbitration Signals	2-6
2.8.1	Bus Request (BR)	2-6
2.8.2	Bus Grant (BG)	
2.8.3	Bus Grant Acknowledge (BGACK)	2-6
2.8.4	Read-Modify-Write Cycle (RMC)	2-6
2.8.5	Byte Write Enable (UWE, LWE)	
2.9	Exception Control Signals	2-7
2.9.1	Reset (RESET)	
2.9.2	Halt (HALT)	
2.9.3	Bus Error (BERR)	
2.10	Clock Signals	2-7

Paragraph Number	Title	Page Numbe
2.10.1	System Clock (CLKOUT)	2-7
2.10.2	Crystal Oscillator (EXTAL, XTAL)	2-8
2.10.3	External Filter Capacitor (XFC)	2-8
2.10.4	Clock Mode Select (MODCK)	
2.11	Instrumentation and Emulation Signals	2-8
2.11.1	Instruction Fetch (IFETCH)	2-8
2.11.2	Instruction Pipe (IPIPE)	2-8
2.11.3	Breakpoint (BKPT)	2-8
2.11.4	Freeze (FREEZE)	
2.12	Test Signals	
2.12.1	Test Clock (TCK)	2-9
2.12.2	Test Mode Select (TMS)	2-9
2.12.3	Test Data In (TDI)	2-9
2.12.4	Test Data Out (TDO)	2-9
2.13	Synthesizer Power (VCCSYN)	2-9
2.14	System Power and Gound (VCC and GND)	2-9
2.15	Signal Summary	2-9
	Section 3	
	Bus Operation	
3.1	Bus Transfer Signals	3-1
3.1.1	Bus Control Signals	
3.1.2	Function Codes	
3.1.3	Address Bus (A31—A0)	
3.1.4	Address Strobe (AS)	
3.1.5	Data Bus (D15—D0)	3-4
3.1.6	Data Strobe (DS)	3-4
3.1.7	Byte Write Enable (UWE, LWE)	3-4
3.1.8	Bus Cycle Termination Signals	3-4
3.1.8.1	Data Transfer and Size Acknowledge Signals (DSACK1 and	
3.1.8.2	Bus Error (BERR)	3-5
3.1.8.3	Autovector (AVEC)	3-5
3.2	Data Transfer Mechanism	3-5
3.2.1	Dynamic Bus Sizing	
3.2.2	Misaligned Operands	
3.2.3	Operand Transfer Cases	
3.2.3.1	Byte Operand to 8-Bit Port, Even (A0=0)	3-8
3.2.3.2	Byte Operand to 16-Bit Port, Even (A0=0)	3-8
3.2.3.3	Byte Operand to 16-Bit Port, Odd (A0=1)	3-9
3.2.3.4	Word Operand to 8-Bit Port, Aligned	
3.2.3.5	Word Operand to 16-Bit Port, Aligned	
3.2.3.6	Long-Word Operand to 8-Bit Port, Aligned	
3.2.3.7	Long-Word Operand to 16-Bit Port, Aligned	
3.2.4	Bus Operation	3-14

Paragraph Number	Title	Page Numbe
3.2.5	Synchronous Operation with DSACKx	
3.2.6	Fast-Termination Cycles	
3.3	Data Transfer Cycles	
3.3.1	Read Cycle	3-17
3.3.2	Write Cycle	
3.3.3	Read-Modify-Write Cycle	
3.4	CPU Space Cycles	
3.4.1	Breakpoint Acknowledge Cycle	
3.4.2	LPSTOP Broadcast Cycle	
3.4.3	Module Base Address Register Access	
3.4.4	Interrupt Acknowledge Bus Cycles	3-27
3.4.4.1	Interrupt Acknowledge Cycle — Terminated Normally	3-27
3.4.4.2	Autovector Interrupt Acknowledge Cycle	
3.4.4.3	Spurious Interrupt Cycle	
3.5	Bus Exception Control Cycles	
3.5.1	Bus Errors	
3.5.2	Retry Operation	
3.5.3	Halt Operation	
3.5.4	Double Bus Fault	3-40
3.6	Bus Arbitration	3-40
3.6.1	Bus Request	3-43
3.6.2	Bus Grant	3-43
3.6.3	Bus Grant Acknowledge	
3.6.4	Bus Arbitration Control	3-43
3.6.5	Show Cycles	3-45
3.7	Reset Operation	3-47
	Section 4	
	System Integration Module	
4.1	Module Overview	
4.2	Module Operation	
4.2.1	Module Base Address Register	4-2
4.2.2	System Configuration and Protection Function	
4.2.2.1	System Configuration	
4.2.2.2	Internal Bus Monitor	
4.2.2.3	Double Bus Fault Monitor	
4.2.2.4	Spurious Interrupt Monitor	
4.2.2.5	Software Watchdog	
4.2.2.6	Periodic Interrupt Timer	
4.2.2.6.1	Periodic Timer Period Calculation	
4.2.2.6.2	Using the Periodic Timer as a Real-Time Clock	
4.2.2.7	Simultaneous Interrupts by Sources in the SIM40	
4.2.3	Clock Synthesizer	
4.2.3.1	Phase Comparator and Filter	
4.2.3.2	Frequency Divider	4-11

Paragraph Number	Title	Page Numbe
4.2.3.3	Clock Control	
4.2.4	Chip-Select Function	4-12
4.2.4.1	Programmable Features	4-13
4.2.4.2	Global Chip-Select Operation	4-13
4.2.5	External Bus Interface	4-14
4.2.5.1	Port A	4-14
4.2.5.2	Port B	4-14
4.2.6	Low-Power Stop	
4.2.7	Freeze	
4.3	Programmer's Model	4-16
4.3.1	Module Base Address Register	4-17
4.3.2	System Configuration and Protection Registers	4-18
4.3.2.1	Module Configuration Register (MCR)	4-18
4.3.2.2	Autovector Register (AVR)	
4.3.2.3	Reset Status Register (RSR)	
4.3.2.4	Software Interrupt Vector Register (SWIV)	4-21
4.3.2.5	System Protection Control Register (SYPCR)	4-21
4.3.2.6	Periodic Interrupt Control Register (PICR)	
4.3.2.7	Periodic Interrupt Timer Register (PITR)	4-24
4.3.2.8	Software Service Register (SWSR)	4-24
4.3.3	Clock Synthesizer Control Register (SYNCR)	4-25
4.3.4.	Chip-Select Registers	4-26
4.3.4.1	Base Address Registers	
4.3.4.2	Address Mask Registers	
4.3.4.3	Chip-Select Registers Programming Example	
4.3.5	External Bus Interface Control	
4.3.5.1	Port A Pin Assignment Register 1 (PPARA1)	
4.3.5.2	Port A Pin Assignment Register 2 (PPARA2)	
4.3.5.3	Port A Data Direction Register (DDRA)	
4.3.5.4	Port A Data Register (PORTA)	
4.3.5.5	Port B Pin Assignment Register (PPARB)	4-30 1₋21
4.3.5.6	Port B Data Direction Register (DDRB)	
4.3.5.7	Port B Data Register (PORTB, PORTB1)	4-31 1 21
4.3.3.7	,	4-31
	Section 5 CPU32	
5.1	Overview	
5.1.1	Features	
5.1.2	Virtual Memory	5-2
5.1.3	Loop Mode Instruction Execution	
5.1.4	Vector Base Register	
5.1.5	Exception Handling	
5.1.6	Addressing Modes	
5.1.7	Instruction Set	
5.1.7.1	Table Lookup and Interpolate Instructions	
5.1.7.2	Low-Power Stop Instruction	

Paragraph Number	Title	Page Numbe
5.1.8	Processing States	5-7
5.1.9	Privilege States	
5.2	Architecture Summary	
5.2.1	Programming Model	5-8
5.2.2	Registers	
5.2.3	Data Types	
5.2.3.1	Organization in Registers	5-11
5.2.3.1.1	Data Registers	
5.2.3.1.2	Address Register	5-12
5.2.3.1.3	Control Registers	5-13
5.2.3.2	Organization in Memory	
5.3	Data Organization and Addressing Capabilities	5-13
5.3.1	Program and Data References	
5.3.2	Notation Conventions	
5.3.3	Implicit Reference	
5.3.4	Effective Address	
5.3.4.1	Register Direct Mode	
5.3.4.1.1	Data Register Direct	
5.3.4.1.2	Address Register Direct	
5.3.4.2	Memory Addressing Modes	5-17
5.3.4.2.1	Address Register Indirect	
5.3.4.2.2	Address Register Indirect with Postincrement	5-17
5.3.4.2.3	Address Register Indirect with Predecrement	
5.3.4.2.4	Address Register Indirect with Displacement	
5.3.4.2.5	Address Register Indirect with Index (8-Bit Displacement)	
5.3.4.2.6	Address Register Indirect with Index (Base Displacement)	
5.3.4.3	Special Addressing Modes	
5.3.4.3.1	Program Counter Indirect with Displacement	
5.3.4.3.2	Program Counter Indirect with Index (8-Bit Displacement)	
5.3.4.3.3	Program Counter Indirect with Index (Base Displacement)	
5.3.4.3.4	Absolute Short Address	
5.3.4.3.5	Absolute Long Address	5-22
5.3.4.3.6	Immediate Data	
5.3.4.4	Effective Address Encoding Summary	5-23
5.3.5	Programming View of Addressing Modes	5-25
5.3.5.1	Addressing Capabilities	
5.3.5.2	General Addressing Mode Summary	
5.3.6	M68000 Family Addressing Capability	
5.3.7	Other Data Structures	
5.3.7.1	System Stack	
5.3.7.2	User Stacks	
5.3.7.3	Queues	
5.4	Instruction Set	
5.4.1	M68000 Family Compatibility	
5.4.1.1	New Instructions	
5.4.1.1.1	Low-Power Stop (LPSTOP)	

Paragraph Number	Title	Page Numbe
5.4.1.1.2	Table Lookup and Interpolate (TBL)	
5.4.1.2	Unimplemented Instructions	
5.4.2	Instruction Format and Notation	
5.4.3	Instruction Summary	
5.4.3.1	Condition Code Register	
5.4.3.2	Data Movement Instructions	
5.4.3.3	Integer Arithmetic Operations	
5.4.3.4	Logical Instructions	5-45
5.4.3.5	Shift and Rotate Instructions	
5.4.3.6	Bit Manipulation Instructions	
5.4.3.7	Binary-Coded Decimal (BCD) Instructions	
5.4.3.8	Program Control Instructions	
5.4.3.9	System Control Instructions	5-48
5.4.3.10 5.4.4	Condition Tests	
5.4.4 5.4.4.1	Using the Table Lookup and Interpolate Instruction	
5.4.4.1	Table Example 1: Standard Usage Table Example 2: Compressed Table	5-31 5 52
5.4.4.3		
5.4.4.4	Table Example 3: 8-Bit Independent Variable Table Example 4: Maintaining Precision	
5.4.4.5	Table Example 5: Surface Interpolations	5-55 5-56
5.4.5	Nested Subroutine Calls	
5.4.6	Pipeline Synchronization with the NOP Instruction	
5.5	Processing States	
5.5.1	State Transitions	
5.5.2	Privilege Levels	
5.5.2.1	Supervisor Privilege Level	
5.5.2.2	User Privilege Level	
5.5.2.3	Changing Privilege Level	
5.6	Exception Processing	
5.6.1	Exception Vectors	
5.6.1.1	Types of Exceptions	
5.6.1.2	Exception Processing Sequence	
5.6.1.3	Exception Stack Frame	
5.6.1.4	Multiple Exceptions	5-62
5.6.2	Processing of Specific Exceptions	5-63
5.6.2.1	Reset	
5.6.2.2	Bus Error	
5.6.2.3	Address Error	
5.6.2.4	Instruction Traps	
5.6.2.5	Software Breakpoints	
5.6.2.6	Hardware Breakpoints	
5.6.2.7	Format Error	
5.6.2.8	Illegal or Unimplemented Instructions	
5.6.2.9	Privilege Violations	
5.6.2.10	Tracing	
5.6.2.11	Interrupts	5-70

Paragraph Number	Title	Page Numbe
5.6.2.12	Return from Exception	
5.6.3	Fault Recovery	
5.6.3.1	Types of Faults	
5.6.3.1.1	Type I: Released Write Faults	
5.6.3.1.2	Type II: Prefetch, Operand, RMW, and MOVEP Faults	
5.6.3.1.3	Type III: Faults during MOVEM Operand Transfer	5-76
5.6.3.1.4	Type IV: Faults during Exception Processing	
5.6.3.2	Correcting a Fault	
5.6.3.2.1	Type I — Completing Released Writes via Software	
5.6.3.2.2	Type I — Completing Released Writes via RTE	
5.6.3.2.3	Type II — Correcting Faults via RTE	
5.6.3.2.4	Type III — Correcting Faults via Software	
5.6.3.2.5	Type III — Correcting Faults by Conversion and Restart	
5.6.3.2.6	Type III — Correcting Faults via RTE	
5.6.3.2.7	Type IV — Correcting Faults via Software	
5.6.4	CPU32 Stack Frames	
5.6.4.1	Four-Word Stack Frame	
5.6.4.2	Six-Word Stack Frame	
5.6.4.3	BERR Stack Frame	
5.7	Development Support	
5.7.1	CPU32 Integrated Development Support	
5.7.1.1	Background Debug Mode (BDM) Overview	
5.7.1.2	Deterministic Opcode Tracking Overview	
5.7.1.3	On-Chip Hardware Breakpoint Overview	
5.7.2	Background Debug Mode (BDM)	
5.7.2.1	Enabling BDM	
5.7.2.2	BDM Sources	
5.7.2.2.1	External BKPT Signal	
5.7.2.2.2	BGND Instruction	
5.7.2.2.3	Double Bus Fault	
5.7.2.3	Entering BDM	
5.7.2.4	Command Execution	
5.7.2.5	Background Mode Registers	
5.7.2.5.1	Fault Address Register (FAR)	5-88
5.7.2.5.2	Return Program Counter (RPC)	5-88
5.7.2.5.3	Current Instruction Program Counter (PCC)	5-88
5.7.2.6	Returning from BDM	
5.7.2.7	Serial Interface	
5.7.2.7.1	CPU32 Serial Logic	5-90
5.7.2.7.2	Development System Serial Logic	
5.7.2.8	Command Set	
5.7.2.8.1	Command Format	
5.7.2.8.2	Command Sequence Diagrams	5-95
5.7.2.8.3	Command Set Summary	5-96
5.7.2.8.4	Read A/D Register (RAREG/RDREG)	5-97
5.7.2.8.5	Write A/D Register (WAREG/WDREG)	5-98

Paragraph Number	Title	Page Numbe
5.7.2.8.6	Read System Register (RSREG)	5-98
5.7.2.8.7	Write System Register (WSREG)	5-99
5.7.2.8.8	Read Memory Location (READ)	
5.7.2.8.9	Write Memory Location (WRITE)	
5.7.2.8.10	Dump Memory Block (DUMP)	
5.7.2.8.11	Fill Memory Block (FILL)	
5.7.2.8.12	Resume Execution (GO)	
5.7.2.8.13	Call User Code (CALL)	5-105
5.7.2.8.14	Reset Peripherals (RST)	
5.7.2.8.15	No Operation (NOP)	
5.7.2.8.16	Future Commands	
5.7.3	Deterministic Opcode Tracking	
5.7.3.1	Instruction Fetch (IFETCH)	
5.7.3.2	Instruction PIPE (IPIPE)	
5.7.3.3	Opcode Tracking during Loop Mode	
5.8	Instruction Execution Timing	
5.8.1	Resource Scheduling	
5.8.1.1	Microsequencer	
5.8.1.2	Instruction Pipeline	
5.8.1.3	Bus Controller Resources	
5.8.1.3.1	Prefetch Controller	
5.8.1.3.2	Write-Pending Buffer	5-112
5.8.1.3.3	Microbus Controller	
5.8.1.4	Instruction Execution Overlap	
5.8.1.5 5.8.1.6	Effects of Wait StatesInstruction Execution Time Calculation	5-113 5 11 <i>1</i>
5.8.1.7	Effects of Negative Tails	
5.8.2	Instruction Stream Timing Example	5-115 5 116
5.8.2.1	Timing Example 1: Execution Overlap	
5.8.2.2	Timing Example 1: Execution Overlap Timing Example 2: Branch Instructions	
5.8.2.3	Timing Example 2: Dianer instructions	
5.8.3	Instruction Timing Tables	
5.8.3.1	Fetch Effective Address	
5.8.3.2	Calculate Effective Address	
5.8.3.3	MOVE Instruction	
5.8.3.4	Special-Purpose MOVE Instruction	
5.8.3.5	Arithmetic/Logical Instructions	
5.8.3.6	Immediate Arithmetic/Logical Instructions	
5.8.3.7	Binary-Coded Decimal and Extended Instructions	5-127
5.8.3.8	Single Operand Instructions	5-127
5.8.3.9	Shift/Rotate Instructions	
5.8.3.10	Bit Manipulation Instructions	
5.8.3.11	Conditional Branch Instructions	
5.8.3.12	Control Instructions	5-130

TABLE OF CONTENTS (Concluded)

Paragraph Number	Title	Page Numbe
5.8.3.13 5.8.3.14	Exception-Related Instructions and OperationsSave and Restore Operations	
	Section 6 IEEE 1149.1 Test Access Port	
6.1 6.2 6.3 6.3.1 6.3.2 6.3.3 6.3.4 6.4	Overview	6-2 6-8 6-9 6-9 6-9
6.5	Non-IEEE 1149.1 Operation	6-10
	Section 7 Applications	
7.1 7.1.1 7.1.2 7.1.3 7.1.4 7.1.5 7.2 7.2.1 7.2.2 7.3 7.3.1 7.3.2 7.3.3	Minimum System Configuration Processor Clock Circuitry Reset Circuitry SRAM Interface ROM Interface Serial Interface MC68330 Initialization Sequence Startup SIM Module Configuration Memory Interface Information Using a 8-Bit Boot ROM Access Time Calculations Calculating Frequency-Adjusted Output	7-17-37-37-47-57-57-67-7
	Section 8	
8 1	Electrical Characteristics Maximum Ratings	Q ₋ 1
8.1 8.2 9.1 9.2 9.2 9.3 9.4 9.5	Maximum Ratings	8-1 9-1 9-2 9-3 9-4
	Index	

LIST OF FIGURES

Figure Number	Title	Page Number
1-1	Block Diagram	1-1
2-1	Functional Signal Groups	2-2
3-1	Input Sample Window	3-1
3-2	MC68330 Interface to Various Port Sizes	
3-3	Long-Word Operand Read Timing from 8-Bit Port	3-11
3-4	Long-Word Operand Write Timing to 8-Bit Port	3-12
3-5	Long-Word Operand and Word Read and Write Timing — 16-Bit Port	
3-6	Fast Termination Timing	3-16
3-7	Word Read Cycle Flowchart	
3-8	Write Cycle Flowchart	
3-9	Read-Modify-Write Cycle Timing	
3-10 3-11	CPU Space Address Encoding	3-22
3-11 3-12	Breakpoint Operation Flowchart	
3-12 3-13	Breakpoint Acknowledge Cycle Timing (Opcode Returned)	
3-13 3-14	Breakpoint Acknowledge Cycle Timing (Exception Signaled)	
3-1 4 3-15	Interrupt Acknowledge Cycle Flowchart	
3-15	Interrupt Acknowledge Cycle TimingAutovector Operation Timing	
3-10	Bus Error without DSACK	
3-17 3-18	Bus Error with DSACK	
3-16 3-19		
3-19	Retry Sequence	
	Late Retry Sequence	
3-21	HALT Timing	
3-22 3-23	Bus Arbitration Flowchart for Single Request	
3-23 3-24	Bus Arbitration Timing Diagram — Idle Bus Case	
3-2 4 3-25	Bus Arbitration Timing Diagram — Active Bus Case Bus Arbitration State Diagram	
3-25	Show Cycle Timing Diagram	
3-20		
3-27 3-28	Timing for External Devices Driving RESET	
3-28 4-1	Initial Reset Operation Timing	
4-1 4-2	SIM40 Module Register BlockSystem Configuration and Protection Function	4-Z 1 1
4-2 4-3	Software Watchdog Block Diagram	
4-3 4-4	Clock Block Diagram for Crystal Operation	
4-5	MC68330 Crystal Oscillator	
4-6	Clock Block Diagram for External Oscillator Operation	4 10 4-10
4 -7	SIM40 Programing Model	
5-1	CPU32 Block Diagram	
5-2	Loop Mode Instruction Sequence	
5-3	User Programming Model	
5-4	Supervisor Programming Model Supplement	5-9
5-5	Status Register	
5-6	Data Organization in Data Registers	5-12
5-7	Address Organization in Address Registers	
5-8	Memory Operand Addressing	5-14
5-9	Single Effective-Address-Instruction Operation Word	5-15

LIST OF FIGURES (Continued)

Figure Number	Title	Page Number
5-10	EA Specification Formats	5-24
5-11	Using SIZE in the Index Selection	
5-12	Using Absolute Address with Indexes	5-26
5-13	Addressing Array Items	5-27
5-14	M68000 Family Address Extension Words	5-29
5-15	Instruction Word General Format	5-34
5-16	Table Example 1	5-51
5-17	Table Example 2	5-52
5-18	Table Example 3	
5-19	Exception Stack Frame	5-62
5-20	Reset Operation Flowchart	
5-21	Format \$0 — Four-Word Stack Frame	
5-22	Format \$2 — Six-Word Stack Frame	
5-23	Internal Transfer Count Register	
5-24	Format \$C — BERR Stack for Prefetches and Operands	
5-25	Format \$C — BERR Stack on MOVEM Operand	5-83
5-26	Format \$C — Four-and Six-Word BERR Stack	5-83
5-27	In-Circuit Emulator Configuration	5-85
5-28	Bus State Analyzer Configuration	5-85
5-29	BDM Block Diagram	5-86
5-30	BDM Command Execution Flowchart	5-89
5-31	Debug Serial I/O Block Diagram	
5-32	Serial Interface Timing Diagram	5-92
5-33	BKPT Timing for Single Bus Cycle	5-93
5-34	BKPT Timing for Forcing BDM	5-93
5-35	BKPT/DSCLK Logic Diagram	5-93
5-36	Command-Sequence-Diagram Example	5-96
5-37	Functional Model of Instruction Pipeline	5-109
5-38	Instruction Pipeline Timing Diagram	5-109
5-39	Block Diagram of Independent Resources	
5-40	Simultaneous Instruction Execution	5-113
5-41	Attributed Instruction Times	
5-42	Example 1 — Instruction Stream	
5-43	Example 2 — Branch Taken	
5-44	Example 2 — Branch Not Taken	
5-45	Example 3 — Branch Negative Tail	
6-1	Test Access Port Block Diagram	6-2
6-2	Output Latch Cell (O.Latch)	
6-3	Input Pin Cell	6-5
6-4	Active-High Output Control Cell (IO.Ctl1)	
6-5	Active-Low Output Control Cell (IO.Ctl0)	
6-6	Bidirectional Data Cell (IO.Cell)	
6-7	General Arrangement for Bidirectional Pins	
6-8	Bypass Register	
7-1	Minimum System Configuration Block Diagram	
7-2	Sample Crystal Circuit	7-2

LIST OF FIGURES (Concluded)

Figure Number	Title	Page Number
7-3	XFC and VCCSYN Capacitor Connections	7-2
7-4	SRAM Interface	7-3
7-5	EPROM Interface	7-4
7-6	Serial Interface	7-4
7-7	External Circuitry for 8-Bit Boot ROM	7-7
7-8	8-Bit Boot ROM Timing	7-7
7-9	Access Time Computation Diagram	7-8
7-10	Signal Relationships to CLKOUT	7-9
7-11	Signal Width Specifications	7-10
7-12	Skew between Two Outputs	7-11

LIST OF TABLES

Table Number	Title	Page Numbe
2-1	Signal Index	
2-2	Function Codes	
2-3	DSACKx Codes and Results	2-5
2-4	Size Signal Encoding	2-6
2-5	Signal Summary	
3-1	Size Signal Encoding	
3-2	Address Space Encoding	3-3
3-3	DSACKx Encoding	3-5
3-4	DSACKx, BERR, and HALT Assertion Results	3-34
3-5	Reset Source Summary	
4-1	Clock Operating Modes	
4-2	System Frequencies from 32.768-kHz Reference	4-12
4-3	Clock Control Signals	4-12
4-4	Port A pin Assignment Register Function	
4-5	Port B pin Assignment Register	
4-6	Show Cycle Control Bits	
4-7	Deriving Software Watchdog Timeout	
4-8	BMT Encoding	
4-9	PIIRQL Encoding	
4-10	DD Encoding	
4-11	PS Encoding	
5-1	Instruction Set Summary	
5-2	Implicit Reference Instructions	
5-3	Effective Addressing Mode Categories	
5-4	Instruction Set Summary	
5-5	Condition Code Computations	
5-6	Data Movement Operations	5-42
5-7	Integer Arithmetic Operations	
5-8	Logic Operations	
5-9	Shift and Rotate Operations	
5-10	Bit Manipulation Operations	
5-11	Binary-Coded Decimal Operations	
5-12	Program Control Operations	
5-13 5-14	System Control Operations Condition Tests	
5-14 5-15	Standard Usage Entries	
5-15 5-16		
5-16 5-17	Compressed Table Entries8-Bit Independent Variable Entries	
5-17 5-18	Exception Vector Assignments	
5-10	Exception Priority Groups	
5-19	Tracing Control	
5-20 5-21	BDM Source Summary	
5-22	Polling the BDM Entry Source	
5-23	CPU Generated Message Encoding	
5-24	Size Field Encoding	
5-25	BDM Command Summary	

LIST OF TABLES (Concluded)

Table Number	Title	Page Number
5-26	Register Field for RSREG and WSREG	5-99
6-1	Boundary Scan Control Bits	6-3
6-2	Boundary Scan Bit Definitions	
6-3	Instructions	6-8
7-1	Memory Access Times at 16 768 MHz	7-9

SECTION 1 DEVICE OVERVIEW

The MC68330 is a 32-bit integrated processor unit, combining high-performance data manipulation capabilities with a variety of circuits typically used to integrate a processor into the overall computer system. The MC68330 is a member of the M68300 Family of modular devices featuring fully static, high-speed complementary metal-oxide semiconductor (HCMOS) technology. Based on the powerful MC68020, the CPU32 central processing module of the MC68330 provides enhanced system performance and uses the extensive software base of the M68000 Family. Figure 1-1 shows the major components of the MC68330.




Figure 1-1. Block Diagram

The MC68330 system integration module (SIM40) provides four chip selects that enhance system integration for easy external memory or peripheral access. The CPU32 and SIM40 modules are connected on-chip via an intermodule bus (IMB).

The major features of the MC68330 are as follows:

- Integrated System Functions in a Single Chip
- 32-Bit M68000 Family Central Processor
 - Upward User-Object-Code Compatible with the MC68000 and MC68010
 - New Instructions for Embedded Control Applications
 - Higher Performance Execution
- Four Programmable Chip-Select Signals

- System Failure Protection:
 - Software Watchdog Timer
 - Periodic Interrupt Timer
 - Spurious Interrupt, Double Bus Fault, and Bus Timeout Monitors
 - Automatic Programmable Bus Termination
- Up to 16 Discrete I/O Pins
- Low-Power Operation:
 - HCMOS Technology Reduces Power in Normal Operation
 - LPSTOP Mode Provides Static State for Lower Standby Drain
- Frequency: 0-25 MHz at 5-V Supply, Software Programmable
- Package: 132-Pin Plastic Quad Flat Pack (PQFP)

1.1 CENTRAL PROCESSOR UNIT

The central processing unit of the MC68330 is the CPU32, an upward-compatible M68000 Family member that excels in processing calculation-intensive algorithms and supporting high-level languages. All MC68010 and most MC68020 enhancements, such as virtual memory support, loop mode operation, instruction pipeline, and 32-bit mathematical operations, are supported. Powerful addressing modes provide compatibility with existing software programs and increase the efficiency of high-level language compilers. New instructions, such as table lookup and interpolate and low power stop, support the specific requirements for embedded control applications. Most instructions can execute in half the number of clocks required by an MC68000, yielding an overall 1.6 times performance of the same-speed MC68000.

1.2 SYSTEM INTEGRATION MODULE

The SIM40 includes an external interface and various functions that reduce the need for external glue logic. The SIM40 contains system configuration and protection, the clock synthesizer, four chip selects, and the external bus interface (EBI).

1.2.1 System Configuration and Protection

The system configuration and protection function controls system configuration and provides maximum system safeguards. System protection is provided on the MC68330 by various monitors and timers, including the bus monitor, double bus fault monitor, spurious interrupt monitor, software watchdog timer, and the periodic interrupt timer. These system functions are integrated on the MC68330 to reduce board size and the cost incurred with external components.

1.2.2 Clock Synthesizer

The system clock can be generated by an on-chip phase-locked loop (PLL) circuit to run the device from a 32.768-kHz watch crystal. An external clock can also be used. The system speed can be changed dynamically with the PLL, providing either high performance or low power consumption under software control. With its fully static HCMOS design, it is possible to completely stop the system clock in software while still preserving the contents of the registers.

1.2.3 Chip Selects

Four independent chip selects can enable external memory and peripheral circuits, providing all handshaking and timing signals with up to 265-ns access times. Block size is programmable in 256-byte increments up to the 4-Gbyte address capability. Accesses can be preselected for either 8- or 16-bit transfers and up to three wait states.

1.2.4 External Bus Interface

Based on the MC68020 bus, the external bus provides 32 address lines and a 16-bit data bus. The data bus allows dynamic sizing between 8- and 16-bit data accesses. External bus arbitration is accomplished by a four-line handshaking interface. Strobe signals provide easy byte-write capability. Transfers can be made in as little as two clock cycles.

SECTION 2 SIGNAL DESCRIPTIONS

This section contains brief descriptions of the MC68330 input and output signals in their functional groups as shown in Figure 2-1.

2.1 SIGNAL INDEX

The input and output signals for the MC68330 are listed in Table 2-1. The name, mnemonic, and brief functional description are presented. For more detail on each signal, refer to the paragraph named for the signal. Guaranteed timing specifications for the signals listed in Table 2-1 can be found in MC68330/D, MC68330 Technical Summary.

2.2 ADDRESS BUS

The address bus consists of the following two groups. Refer to **3.1.3 Address Bus** for information on the address bus and its relationship to bus operation.

2.2.1 Address Bus (A23-A0)

These three-state outputs (along with A31–A24) provide the address for the current bus cycle, except in the CPU address space. Refer to **3.4 CPU Space Cycles** for more information on the CPU address space. A23 is the most significant address signal in this group.

2.2.2 Address Bus (A31-A24)

These pins can be programmed as the most significant eight address bits, port A parallel I/O, or interrupt acknowledge strobes. These pins can be used for more than one of their multiplexed functions as long as the external demultiplexing circuit properly resolves collisions between the different functions.

A31–A24. These pins can function as the most significant eight address bits. A31 is the most significant address signal in this group.

Port A7–Port A0. These eight pins can serve as a dedicated parallel I/O port. See **4.2.5.1 Port A** for more information on programming these pins.

IACK7-IACK1. The MC68330 asserts one of these pins to indicate the level of an external interrupt during an interrupt acknowledge (IACK) cycle. Peripherals can use the IACK strobes instead of monitoring the address bus and function codes to determine that an IACK cycle is in progress and to obtain the current interrupt level. See **3.4.4 Interrupt Acknowledge Bus Cycles** for more information. Only seven of these eight pins are used as IACK strobe outputs since there is no IACK0 strobe.




Figure 2-1. Functional Signal Groups

Table 2-1. Signal Index

Signal Name	Mnemonic	Function				
Address Bus	A23-A0	Lower 24 bits of address bus				
Address Bus/ Port A7–A0/ IACK7–IACK1	A31-A24	Upper eight bits of address bus, parallel I/O port, or interrupt acknowledge lines				
Data Bus	D15-D0	16-bit data bus used to transfer byte or word data				
Function Codes	FC2-FC0	Identifies the processor state and the address space of the current bus cycle				
Chip Select /AVEC	CS3-CS0	Enables peripherals at programmed addresses or provides automatic vector request (CS0) during an interrupt acknowledge cycle				
Bus Request	BR	Indicates that an external device requires bus mastership				
Bus Grant	BG	Indicates that current bus cycle is complete and the MC68330 has relinquished the bus				
Bus Grant Acknowledge	BGACK	Indicates that an external device has assumed bus mastership				
Data and Size Acknowledge	DSACK1, DSACK0	Provides asynchronous data transfers and dynamic bus sizing				
Byte Write Enable	UWE, LWE	Provides an enable signal for byte writes to external devices, when using a 16-bit port				
Read-Modify-Write Cycle	RMC	Identifies the bus cycle as part of an indivisible read-modify- write operation				
Address Strobe	AS	Indicates that a valid address is on the address bus				
Data Strobe	DS	During a read cycle, DS indicates that an external device should place valid data on the data bus. During a write cycle, DS indicates that valid data is on the data bus.				
Size SIZ1, SIZ0		Indicates the number of bytes remaining to be transferred for this cycle				
Read/Write	R/W	Indicates the direction of data transfer on the bus				
Interrupt Request Level/ Port B7 – B1	IRQ7 – IRQ1	Provides an interrupt priority level to the CPU32 or provides parallel I/O				
Reset	RESET	System reset				
Halt	HALT	Suspend external bus activity				
Bus Error	BERR	Indicates an erroneous bus operation is being attempted				
System Clock Out	CLKOUT	Internal system clock output				
Crystal Oscillator	EXTAL, XTAL	Connections for an external crystal to the internal oscillator circuit				
External Filter Capacitor	XFC	Connection pin for an external capacitor to filter the circuit of the phase-locked loop				
Clock Mode Select/Port B0	MODCK	Selects the source of the internal system clock or furnishes a parallel I/O bit				
Instruction Fetch	IFETCH	Indicates when the CPU32 is performing an instruction word prefetch and when the instruction pipeline has been flushed				
Instruction Pipe	IPIPE	Tracks movement of words through the instruction pipeline				
Breakpoint	BKPT	Signals a hardware breakpoint to the CPU32				
Freeze	FREEZE	Indicates that the CPU32 has entered background debug mode				
Test Clock	TCK	Provides a clock for IEEE 1149.1 test logic				
Test Mode Select	TMS	Controls test mode operations				
Test Data In	TDI	Shifts in test instructions and test data				
Test Data Out	TDO	Shifts out test instructions and test data				
Synchronizer Power	VCCSYN	Quiet power supply to VCO; also used to control synthesizer mode after reset.				
System Power Supply and Return	V _{CC} , GND	Power supply and return to the MC68330				

2.3 DATA BUS (D15-D0)

These three-state bidirectional signals provide the general-purpose data path between the MC68330 and all other devices. Although the data path is a maximum of 16 bits wide, it can be dynamically sized to support 8- or 16-bit transfers. D15 is the most significant bit of the data bus. Refer to **3.1.5 Data Bus** for information on the data bus and its relationship to bus operation.

2.4 FUNCTION CODES (FC2-FC0)

These three-state outputs identify the processor state and the address space of the current bus cycle, as listed in Table 2-2. Refer to **3.1.2 Function Codes** and **3.4 CPU Space Cycles** for more information.

NOTE

Since FC3 is not implemented, the programmer must set FC3 and FCM3 to zero in the chip-select base address and address mask registers.

Fι	ınction	Code E	Bits	Address Spaces		
3	2	1	0			
0	0	0	0	Reserved (Motorola)		
0	0	0	1	User Data Space		
0	0	1	0	User Program Space		
0	0	1	1	Reserved (User)		
0	1	0	0	Reserved (Motorola)		
0	1	0	1	Supervisor Data Space		
0	1	1	0	Supervisor Program Space		
0	1	1	1	Supervisor CPU Space		

Table 2-2. Function Codes

2.5 CHIP SELECTS (CS3-CS0)

These pins are chip-select output signals. The CS0 pin can also be programmed as an autovector input.

CS3–CS0. The chip-select output signals enable peripherals at programmed addresses. CS0 is the chip select for a ROM containing the user's reset vector and initialization program; therefore, it functions as the boot chip select immediately after reset. Refer to **4.2.4 Chip-Select Submodule** for more information on chip selects.

AVEC. This signal requests an automatic vector during an interrupt acknowledge cycle. Refer to **3.4.4.2 Autovector Interrupt Acknowledge Cycle** and **4.3.2.2 Autovector Register** for more information on the autovector function.

2.6 INTERRUPT REQUEST LEVEL (IRQ7 – IRQ1)

These pins can be programmed to be either prioritized interrupt request lines or port B parallel I/O.

IRQ7 – **IRQ1**. IRQ7, the highest priority, is nonmaskable. IRQ6–IRQ1 are internally maskable interrupts. Refer to **Section 5 CPU32** for more information on interrupt request lines.

Port B7 – B0. These pins can be used as port B parallel I/O. Refer to **4.2.5.2 Port B** registers for more information on parallel I/O signals.

2.7 BUS CONTROL SIGNALS

These signals control the bus transfer operations of the MC68330.

2.7.1 Data and Size Acknowledge (DSACK1, DSACK0)

These two active-low input signals allow asynchronous data transfers and dynamic data bus sizing between the MC68330 and external devices as listed in Table 2-3. Refer to **3.1.7 Bus Cycle Termination Signals** for more information on these signals and their relationship to dynamic bus sizing.

DSACK1	DSACK0	Result
1 (Negated)	1 (Negated)	Insert Wait States in Current Bus Cycle
1 (Negated)	0 (Asserted)	Complete Cycle – Data Bus Port Size Is 8 Bits
0 (Asserted)	1 (Negated)	Complete Cycle –Data Bus Port Size Is 16 Bits
0 (Asserted)	0 (Asserted)	Reserved –Defaults to 16 Bit Port Size

Table 2-3. DSACKx Codes and Results

2.7.2 Autovector (AVEC)

See 2.5 Chip Selects (CS3-CS0) .

2.7.3 Address Strobe (AS)

This output signal is driven by the bus master to indicate a valid address on the address bus. The function code, size, and read/write signals are also valid when AS is asserted. Refer to **3.1.4 Address Strobe** for information about the relationship of AS to bus operation.

2.7.4 Data Strobe (DS)

During a read cycle, this output signal is driven by the bus master to indicate that an external device should place valid data on the data bus. During a write cycle, the data strobe indicates that valid data is on the data bus. Refer to **3.1.6 Data Strobe** for information about the relationship of DS to bus operation.

2.7.5 Transfer Size (SIZ1, SIZ0)

These output signals are driven by the bus master to indicate the number of operand bytes remaining to be transferred in the current bus cycle (see Table 2-4). Refer to **3.2.1 Dynamic Bus Sizing** for more information.

Table 2-4. Size Signal Encoding

SIZ1	SIZ0 Transfer Size			
0	1	Byte		
1	0	Word		
1	1	3 Byte		
0	0	Long Word		

2.7.6 Read/Write (R/W)

This active-high output signal is driven by the bus master to indicate the direction of data transfer on the bus. A logic one indicates a read from a slave device; a logic zero indicates a write to a slave device. Refer to **3.1.1 Bus Control Signals** for more information.

2.8 BUS ARBITRATION SIGNALS

The following signals are the four bus arbitration control signals used to determine the bus master.

2.8.1 Bus Request (BR)

This active-low input signal indicates that an external device needs to become the bus master. This input is typically wire-ORed. Refer to **3.6 Bus Arbitration** for more information.

2.8.2 Bus Grant (BG)

Assertion of this active-low output signal indicates that the bus master has relinquished the bus. Refer to **3.6.2 Bus Grant** for more information.

2.8.3 Bus Grant Acknowledge (BGACK)

Assertion of this active-low input indicates that an external device has become the bus master. Refer to **3.6.3 Bus Grant Acknowledge** for more information.

2.8.4 Read-Modify-Write Cycle (RMC)

This output signal identifies the bus cycle as part of an indivisible read-modify-write operation; it remains asserted during all bus cycles of the read-modify-write operation to indicate that bus ownership cannot be transferred. Refer to **3.3.3 Read-Modify-Write Cycle** for additional information.

2.8.5 Byte Write Enable (UWE, LWE)

On a write cycle to a 16-bit port, these active-low output signals indicate when the upper or lower eight bits of the data bus contain valid data. See **3.1.7 Byte Write Enable** for a description of byte write enable operation.

2.9 EXCEPTION CONTROL SIGNALS

These signals are used by the integrated processor unit to recover from an exception.

2.9.1 Reset (RESET)

This active-low, open-drain, bidirectional signal is used to initiate a system reset. An external reset signal (as well as a reset from the SIM) resets the MC68330 as well as all external devices. A reset signal from the CPU32 (asserted as part of the RESET instruction) resets external devices only — the internal state of the CPU32 is not affected; other on-chip modules are reset, but the configuration is not altered. When asserted by the MC68330, this signal is guaranteed to be asserted for a minimum of 512 clock cycles. Refer to 3.7 Reset Operation for a description of bus reset operation and Section 5 CPU32 for information about the reset exception.

2.9.2 Halt (HALT)

This active-low, open-drain, bidirectional signal is asserted to suspend external bus activity, to request a retry when used with BERR, or to perform a single-step operation. As an output, HALT indicates a double bus fault by the CPU32. Refer to **3.5 Bus Exception Control Cycles** for a description of the effects of HALT on bus operation.

2.9.3 Bus Error (BERR)

This active-low input signal indicates that an invalid bus operation is being attempted or, when used with HALT, that the processor should retry the current cycle. Refer to **3.5 Bus Exception Control Cycles** for a description of the effects of BERR on bus operation.

2.10 CLOCK SIGNALS

These signals are used by the MC68330 for controlling or generating the system clocks. Refer to **4.2.3 Clock Synthesizer** for more information on the various clock signals.

2.10.1 System Clock (CLKOUT)

This output signal is the system clock and is used as the bus timing reference by external devices. CLKOUT can be slowed in low-power stop mode. See **4.3.3 Clock Synthesizer Control Register (SYNCR)** for more information.

2.10.2 Crystal Oscillator (EXTAL, XTAL)

These two pins are the connections for an external crystal to the internal oscillator circuit. If an external oscillator is used, it should be connected to EXTAL, with XTAL left open. See **4.2.3 Clock Synthesizer** for more information.

2.10.3 External Filter Capacitor (XFC)

This pin is used to add an external capacitor to the filter circuit of the phase-locked loop. The capacitor should be connected between XFC and VCCSYN.

2.10.4 Clock Mode Select (MODCK)

This pin selects the source of the internal system clock during reset. After reset, it can be programmed to be port B parallel I/O.

MODCK. The state of this active-high input signal during reset selects the source of the internal system clock. If MODCK is high during reset, the internal voltage-controlled oscillator (VCO) furnishes the system clock. If MODCK is low during reset, an external frequency appearing at the EXTAL pin furnishes the system clock.

Port B0. This pin can be used as port B parallel I/O. Refer to **4.2.5.2 PORT B** for more information on parallel I/O signals.

2.11 INSTRUMENTATION AND EMULATION SIGNALS

These signals are used for test or software debugging.

2.11.1 Instruction Fetch (IFETCH)

This active-low output signal indicates when the CPU32 is performing an instruction word prefetch and when the instruction pipeline has been flushed. Refer to **Section 5 CPU32** for information about IFETCH.

2.11.2 Instruction Pipe (IPIPE)

This active-low output signal is used to track movement of words through the instruction pipeline. Refer to **Section 5 CPU32** for information about IPIPE.

2.11.3 Breakpoint (BKPT)

This active-low input signal is used to signal a hardware breakpoint to the CPU32. Refer to **Section 5 CPU32** for information about BKPT.

2.11.4 Freeze (FREEZE)

Assertion of this active-high output signal indicates the CPU32 has acknowledged a breakpoint and has initiated background mode operation. See **Section 5 CPU32** for more information about FREEZE and background mode.

2.12 TEST SIGNALS

The following signals are used with the onboard test logic defined by the IEEE 1149.1 standard. See **Section 6 IEEE 1149.1 Test Access Port** for more information on the use of these signals.

2.12.1 Test Clock (TCK)

This input provides a clock for onboard test logic defined by the IEEE 1149.1 standard.

2.12.2 Test Mode Select (TMS)

This input controls test mode operations for onboard test logic defined by the IEEE 1149.1 standard.

2.12.3 Test Data In (TDI)

This input is used for serial test instructions and test data for onboard test logic defined by the IEEE 1149.1 standard.

2.12.4 Test Data Out (TDO)

This output is used for serial test instructions and test data for onboard test logic defined by the IEEE 1149.1 standard.

2.13 SYNTHESIZER POWER (VCCSYN)

This pin supplies a quiet power source to the VCO to provide greater frequency stability and is also used to select clock modes (see **Section 4 System Integration Module**).

2.14 SYSTEM POWER AND GROUND (VCC AND GND)

These pins provide system power and return to the MC68330. Multiple pins are provided for adequate current capability. All power supply pins must have adequate bypass capacitance for high-frequency noise suppression.

2.15 SIGNAL SUMMARY

Table 2-5 presents a summary of all the signals discussed in the preceding paragraphs.

Table 2-5. Signal Summary

Signal Name	Mnemonic	Input/ Output	Active State	Three- State
Address Bus	A23-A0	Out	_	Yes
Address Bus/ Port A7–A0/ IACK7-IACK1	A31-A24	Out/I/O/ Out	-/-/Low	Yes
Data Bus	D15-D0	I/O	_	Yes
Function Codes	FC3-FC0	Out	_	Yes
Chip Select/ AVEC	CS3-CS0	Out/	Low/	No
		ln	Low	
Bus Request	BR	In	Low	_
Bus Grant	BG	Out	Low	No
Bus Grant Acknowledge	BGACK	ln	Low	_
Data and Size Acknowledge	DSACK1, DSACK0	ln	Low	_
Read-Modify-Write Cycle	RMC	Out	Low	Yes
Address Strobe	AS	Out	Low	Yes
Data Strobe	DS	Out	Low	Yes
Byte Write Enable	UWE, LWE	Out	Low	Yes
Size	SIZ1, SIZ0	Out	_	Yes
Read/Write	R/W	Out	High/Low	Yes
Interrupt Request Level/Port B7 – B1	IRQ7 – IRQ1	In/I/O	Low/–	_
Reset	RESET	I/O	Low	No
Halt	HALT	I/O	Low	No
Bus Error	BERR	ln	Low	_
System Clock Out	CLKOUT	Out	_	No
Crystal Oscillator	EXTAL	ln	_	_
Crystal Oscillator	XTAL	Out	_	_
External Filter Capacitor	XFC	ln	_	_
Clock Mode Select/Port B0	MODCK	In/I/O	-/-	_
Instruction Fetch	IFETCH	Out	Low	Yes
Instruction Pipe	IPIPE	Out	Low	No
Breakpoint	BKPT	ln	Low	_
Freeze	FREEZE	Out	High	No
Test Clock	TCK	ln	_	_
Test Mode Select	TMS	ln	High	-
Test Data In	TDI	ln	High	_
Test Data Out	TDO	Out	High	-
Synchronizer Power	VCCSYN	_	_	_
System Power Supply and Return	V _{CC} , GND	_	_	

SECTION 3 BUS OPERATION

This section provides a functional description of the bus, the signals that control it, and the bus cycles provided for data transfer operations. It also describes the error and halt conditions, bus arbitration, and reset operation. Operation of the external bus is the same whether the MC68330 or an external device is the bus master; the names and descriptions of bus cycles are from the viewpoint of the bus master. For exact timing specifications, refer to MC68330/D, *MC68330 Technical Summary*.

The MC68330 architecture supports byte, word, and long-word operands allowing access to 8- and 16-bit data ports through the use of asynchronous cycles controlled by the size outputs (SIZ1, SIZ0) and data size acknowledge inputs (DSACK1, DSACK0). The MC68330 requires word and long-word operands to be located in memory on word boundaries. The only type of transfer that can be performed to an odd address is a single-byte transfer, referred to as an odd-byte transfer. For an 8-bit port, multiple bus cycles may be required for an operand transfer due to either misalignment or a word or long-word operand.

3.1 BUS TRANSFER SIGNALS

The bus transfers information between the MC68330 and external memory or a peripheral device. External devices can accept or provide 8 bits or 16 bits in parallel and must follow the handshake protocol described in this section. The maximum number of bits accepted or provided during a bus transfer is defined as the port width. The MC68330 contains an address bus that specifies the address for the transfer and a data bus that transfers the data. Control signals indicate the beginning and type of the cycle as well as the address space and size of the transfer. The selected device then controls the length of the cycle with the signal(s) used to terminate the cycle. Strobe signals, one for the address bus and another for the data bus, indicate the validity of the address and provide timing information for the data. Both asynchronous and synchronous operation is possible for any port width. In asynchronous operation, the bus and control input signals are internally synchronized to the MC68330 clock, introducing a delay. This delay is the time required for the MC68330 to sample an input signal, synchronize the input to the internal clocks, and determine whether it is high or low. In synchronous mode, the bus and control input signals must be timed to setup and hold times. Since no synchronization is needed, bus cycles can be completed in three clock cycles in this mode. Additionally, using the fast-termination option of the chip-select signals, two-clock operation is possible.

Furthermore, for all inputs, the MC68330 latches the level of the input during a sample window around the falling edge of the clock signal. This window is illustrated in Figure 3-1, where t_{SU} and t_h are the input setup and hold times, respectively. To ensure that an input signal is recognized on a specific falling edge of the clock, that input must be stable during the sample window. If an input makes a transition during the window time period, the level

recognized by the MC68330 is not predictable; however, the MC68330 always resolves the latched level to either a logic high or low before using it. In addition to meeting input setup and hold times for deterministic operation, all input signals must obey the protocols described in this section.




Figure 3-1. Input Sample Window

3.1.1 Bus Control Signals

The MC68330 initiates a bus cycle by driving the address, size, function code and read/write outputs. At the beginning of a bus cycle, SIZ1 and SIZ0 are driven with the function code signals. SIZ1 and SIZ0 indicate the number of bytes remaining to be transferred during an operand cycle (consisting of one or more bus cycles). Table 3-1 lists the encoding of SIZ1 and SIZ0. These signals are valid while address strobe (AS) is asserted. The read/write (R/W) signal determines the direction of the transfer during a bus cycle. Driven at the beginning of a bus cycle, R/W is valid while AS is asserted. R/W only transitions when a write cycle is preceded by a read cycle or vice versa. The signal may remain low for consecutive write cycles. The read-modify-write cycle (RMC) signal is asserted at the beginning of the first bus cycle of a read-modify-write operation and remains asserted until completion of the final bus cycle of the operation.

SIZ1	SIZ0	Transfer Size			
0	1	Byte			
1	0	Word			
1	1	3 Byte			
0	0	Long-word			

Table 3-1. Size Signal Encoding

3.1.2 Function Codes

The function code signals (FC2–FC0) are outputs that indicate one of eight address spaces to which the address applies. Seven of these spaces are designated as either user or supervisor, and program or data spaces. One other address space is designated as CPU space to allow the CPU32 to acquire specific control information not normally

associated with read or write bus cycles. The function code signals are valid while AS is asserted.

Function codes (see Table 3-2) can be considered as extensions of the 32-bit address that can provide up to eight different 4-Gbyte address spaces. Function codes are automatically generated by the CPU32 to select address spaces for data and program at both user and supervisor privilege levels, and a CPU address space for processor functions. User programs access only their own program and data areas to increase protection of system integrity and can be restricted from accessing other information. The S-bit in the CPU32 status register is set for supervisor accesses and cleared for user accesses to provide differentiation. Refer to **3.4 CPU Space Cycles** for more information.

Fund	tion Code	Bits	Address Spaces
2	2 1 0		
0	0	0	Reserved (Motorola)
0	0	1	User Data Space
0	1	0	User Program Space
0	1 1		Reserved (User)
1	0 0		Reserved (Motorola)
1	1 0 1		Supervisor Data Space
1	1	0	Supervisor Program Space
1 1 1		1	Supervisor CPU Space

Table 3-2. Address Space Encoding

3.1.3 Address Bus (A31-A0)

The address bus signals are outputs that define the address of the byte (or the most significant byte) to be transferred during a bus cycle. The MC68330 places the address on the bus at the beginning of a bus cycle. The address is valid while AS is asserted.

3.1.4 Address Strobe (AS)

AS is an output timing signal that indicates the validity of an address on the address bus and of many control signals. AS is asserted approximately one-half clock cycle after the beginning of a bus cycle.

3.1.5 Data Bus (D15-D0)

The data bus is a bidirectional, nonmultiplexed, parallel bus that contains the data being transferred to or from the MC68330. A read or write operation may transfer 8 or 16 bits of data (one or two bytes) in one bus cycle. During a read cycle, the data is latched by the MC68330 on the last falling edge of the clock for that bus cycle. For a write cycle, all 16 bits of the data bus are driven, regardless of the port width or operand size. The MC68330 places the data on the data bus approximately one-half clock cycle after AS is asserted in a write cycle.

3.1.6 Data Strobe (DS)

The data strobe is an output timing signal that applies to the data bus. For a read cycle, the MC68330 asserts DS and AS simultaneously to signal the external device to place data on the bus. For a write cycle, DS signals to the external device that the data to be written is valid on the bus. The MC68330 asserts DS approximately one clock cycle after the assertion of AS during a write cycle.

3.1.7 Byte Write Enable (UWE, LWE)

The upper write enable (UWE) indicates that the upper eight bits of the data bus contains valid data during a write cycle. The lower write enable (LWE) indicates that the lower eight bits of the data bus contains valid data during a write cycle. The equations of the byte write enables are as follows:

$$UWE = R/W + AS + A0$$

$$LWE = R/W + AS + (A0 \times SIZO)$$

These signals have the same timing as AS, and are only valid when writing to a 16-bit port.

3.1.8 Bus Cycle Termination Signals

The following signals can terminate a bus cycle.

3.1.8.1 DATA TRANSFER AND SIZE ACKNOWLEDGE SIGNALS (DSACK1 AND DSACK0). During bus cycles, external devices assert DSACK1 and/or DSACK0 as part of the bus protocol. During a read cycle, this signals the MC68330 to terminate the bus cycle and to latch the data. During a write cycle, this indicates that the external device has successfully stored the data and that the cycle may terminate. These signals also indicate to the MC68330 the size of the port for the bus cycle just completed (see Table 3-3). Refer to **3.3.1 Read Cycle** for timing relationships of DSACK1 and DSACK0.

Additionally, the system integration module (SIM40) can be programmed to internally generate DSACK1 and DSACK0 for external accesses, eliminating logic required to generate these signals. The SIM40 can alternatively be programmed to generate a fast termination, providing a two-cycle external access. Refer to **3.2.6 Fast-Termination Cycles** for additional information on these cycles.

3.1.8.2 BUS ERROR (BERR). This signal is also a bus cycle termination indicator and can be used in the absence of DSACKx to indicate a bus error condition. BERR can also be asserted in conjunction with DSACKx to indicate a bus error condition, provided it meets the appropriate timing described in this section and in MC68330/D, *MC68330 Technical Summary*. Additionally, BERR and HALT can be asserted together to indicate a retry termination. Refer to **3.5 Bus Exception Control Cycles** for additional information on the use of these signals.

The internal bus monitor can be used to generate the BERR signal for internal and internal-to-external transfers in all the following descriptions. If the bus cycles of an external bus master are to be monitored, external BERR generation must be provided since the internal BERR monitor has no information about transfers initiated by an external bus master.

3.1.8.3 AUTOVECTOR (AVEC). This signal can be used to terminate interrupt acknowledge cycles, indicating that the MC68330 should internally generate a vector (autovector) number to locate an interrupt handler routine. AVEC can be generated either externally or internally by the SIM40 (refer to **Section 4 System Integration Module** for additional information). AVEC is ignored during all other bus cycles.

3.2 DATA TRANSFER MECHANISM

The MC68330 supports byte, word, and long-word operands, allowing access to 8- and 16-bit data ports through the use of asynchronous cycles controlled by DSACK1 and DSACK0. The MC68330 also supports byte, word, and long-word operands, allowing access to 8- and 16-bit data ports through the use of synchronous cycles controlled by the fast-termination capability of the SIM40.

3.2.1 Dynamic Bus Sizing

The MC68330 dynamically interprets the port size of the addressed device during each bus cycle, allowing operand transfers to or from 8- and 16-bit ports. During an operand transfer cycle, the slave device signals its port size (byte or word) and indicates completion of the bus cycle to the MC68330 through the use of the DSACKx inputs. Refer to Table 3-3 for DSACKx encodings.

DSACK1	DSACK0	Result
1 (Negated)	1 (Negated)	Insert Wait States in Current Bus Cycle
1 (Negated)	0 (Asserted)	Complete Cycle — Data Bus Port Size is 8 Bits
0 (Asserted)	1 (Negated)	Complete Cycle — Data Bus Port Size is 16 Bits
0 (Asserted)	0 (Asserted)	Reserved — Defaults to 16-Bit Port Size

Table 3-3. DSACKx Encodings

For example, if the MC68330 is executing an instruction that reads a long-word operand from a 16-bit port, the MC68330 latches the 16 bits of valid data and runs another bus cycle to obtain the other 16 bits. The operation from an 8-bit port is similar, but requires four read cycles. The addressed device uses DSACKx to indicate the port width. For instance, a 16-bit device always returns DSACKx for a 16-bit port (regardless of whether the bus cycle is a byte or word operation).

Dynamic bus sizing requires that the portion of the data bus used for a transfer to or from a particular port size be fixed. A 16-bit port must reside on data bus bits 15–0, and an 8-bit port must reside on data bus bits 15–8. This requirement minimizes the number of bus cycles needed to transfer data to 8- and 16-bit ports and ensures that the MC68330 correctly transfers valid data.

The UWE/LWE signals are only valid for a 16-bit port width. Since an 8-bit port must reside on data bus bits 15-8, the UWE/LWE signals are not required. AS or CS should be used for an 8-bit port.

The MC68330 always attempts to transfer the maximum amount of data on all bus cycles; for a word operation, it always assumes that the port is 16 bits wide when beginning the bus cycle. The bytes of operands are designated as shown in Figure 3-2. The most significant byte of a long-word operand is OP0, and OP3 is the least significant byte. The two bytes of a word-length operand are OP0 (most significant) and OP1. The single byte of a byte-length operand is OP0. These designations are used in the figures and descriptions that follow.

Figure 3-2 shows the required organization of data ports on the MC68330 bus for both 8-and 16-bit devices. The four bytes shown in Figure 3-2 are connected through the internal data bus and data multiplexer to the external data bus. The data multiplexer establishes the necessary connections for different combinations of address and data sizes. The multiplexer takes the two bytes of the 16-bit bus and routes them to their required positions. The positioning of bytes is determined by the size (SIZ1 and SIZ0) and address (A0) outputs. The SIZ1 and SIZ0 outputs indicate the number of bytes to be transferred during the current bus cycle, as listed in Table 3-1. The number of bytes transferred during a write or read bus cycle is equal to or less than the size indicated by the SIZ1 and SIZ0 outputs, depending on port width. For example, during the first bus cycle of a long-word transfer to a word port, the size outputs indicate that four bytes are to be transferred although only two bytes are moved on that bus cycle.

The address line A0 also affects the operation of the data multiplexer. During an operand transfer, A31–A1 indicate the word base address of that portion of the operand to be accessed, and A0 indicates the byte offset from the base (i.e., either odd or even byte). Figure 3-2 lists the bytes required on the data bus for read cycles. The entries shown as OPn are portions of the requested operand that are read or written during that bus cycle and are defined by SIZ1, SIZ0, and A0 for the bus cycle. The transfer cases marked misaligned are not generated by the MC68330.

			OF	PERANI	OP(OP,	OP2	OP:
					31	OP(OP,	OP2
						23	OP(OP'
							15	OP(
							I I	,7 (
							1	1 I
•	T (0							
Case	Transfer C	017	0174		D 2421			a Bı ¦
		SIZ [,]	SIZ	ΑC	DSACK	DSACK		D7 D(
(a)	Byte to By	0	1	Х	1	0	OP((OPC
(b)	Byte to Word (E)	0	1	0	0	X	OP((OPC
(c	Byte to Word (C	0	1	1	0	X	(OP(OP(
(d)	Word to Byte (Alig	1	0	0	1	0	OP((OP1
(e)	Word to Byte (Misalig	1	0	1	1	0	OP((OPC
(f	Word to Word (Alig	1	0	0	0	X	OP(OP,
(g)	Word to Word (Misalig	1	0	1	0	X	(OPC	OP(
(h)	3 Byte to Byte (Aligr	1	1	0	1	0	OP((OP1
(i	3 Byte to Byte (Misalig	1	1	1	1	0	OP((OPC
(j	3 Byte to Word (Aligr	1	1	0	0	X	OP(OP,
(k	3 Byte to Word (Misalig	1	1	1	0	X	(OP(OP(
(I	Long Word to Byte (Ali	0	0	0	1	0	OP((OP1
(m	Long Word to Byte (Misali	0	0	1	1	0	OP((OPC
(n)	Long Word to Word (Ali	0	0	0	0	X	OP(OP,
(o)	Long Word to Word (Misali	0	0	1	0	Х	(OP(OP(

NOTES:

- 1. Operands in parentheses are ignored by the MC68330 during read cycles.
- 2. Misaligned and 3 byte transfer cases, identified by an asterisk, are not supported by the MC68330.
- 3. A 3-byte to byte transfer does occur as the second byte transfer of a long-word to byte port transfer.

Figure 3-2. MC68330 Interface to Various Port Sizes

3.2.2 Misaligned Operands

In this architecture, the basic operand size is 16 bits. Operand misalignment refers to whether an operand is aligned on a word boundary or overlaps the word boundary, determined by address line A0. When A0 is low, the address is even and is a word and byte boundary. When A0 is high, the address is odd and is a byte boundary only. A byte operand is properly aligned at any address; a word or long-word operand is misaligned at an odd address.


At most, each bus cycle can transfer a word of data aligned on a word boundary. If the MC68330 transfers a long-word operand over a 16-bit port, the most significant operand word is transferred on the first bus cycle, and the least significant operand word is transferred on a following bus cycle.

The CPU32 restricts all operands (both data and instructions) to be aligned. That is, word and long-word operands must be located on a word or long-word boundary, respectively. The only type of transfer that can be performed to an odd address is a single-byte transfer, referred to as an odd-byte transfer. If a misaligned access is attempted, the CPU32 generates an address error exception, and enters exception processing. Refer to **Section 5 CPU32** for more information on exception processing.

3.2.3 Operand Transfer Cases

The following cases are examples of the allowable alignments of operands to ports.

3.2.3.1 BYTE OPERAND TO 8-BIT PORT, ODD OR EVEN (A0 = X). The MC68330 drives the address bus with the desired address and the size pins to indicate a single-byte operand.



For a read operation, the slave responds by placing data on bits 15-8 of the data bus, asserting DSACK0 and negating DSACK1 to indicate an 8-bit port. The MC68330 then reads the operand byte from bits 15–8 and ignores bits 7–0.

For a write operation, the MC68330 drives the single-byte operand on both bytes of the data bus because it does not know the port size until the DSACKx signals are read. The slave device reads the byte operand from bits 15-8 and places the operand in the specified location. The slave then asserts DSACK0 to terminate the bus cycle.


3.2.3.2 BYTE OPERAND TO 16-BIT PORT, EVEN (A0 = 0). The MC68330 drives the address bus with the desired address and the size pins to indicate a single-byte operand.



For a read operation, the slave responds by placing data on bits 15-8 of the data bus and asserting DSACK1 to indicate a 16-bit port. The MC68330 then reads the operand byte from bits 15-8 and ignores bits 7-0.

For a write operation, the MC68330 asserts UWE and drives the single-byte operand on both bytes of the data bus because it does not know the port size until the DSACKx signals are read. The slave device reads the operand from bits 15-8 of the data bus and uses the address to place the operand in the specified location. The slave then asserts DSACK1 to terminate the bus cycle.


3.2.3.3 BYTE OPERAND TO 16-BIT PORT, ODD (A0 = 1). The MC68330 drives the address bus with the desired address and the size pins to indicate a single-byte operand.



For a read operation, the slave responds by placing data on bits 7–0 of the data bus and asserting DSACK1 to indicate a 16-bit port. The MC68330 then reads the operand byte from bits 7–0 and ignores bits 15–8.

For a write operation, the MC68330 asserts LWE and drives the single-byte operand on both bytes of the data bus because it does not know the port size until the DSACKx signals are read. The slave device reads the operand from bits 7–0 of the data bus and uses the address to place the operand in the specified location. The slave then asserts DSACK1 to terminate the bus cycle.


3.2.3.4 WORD OPERAND TO 8-BIT PORT, ALIGNED. The MC68330 drives the address bus with the desired address and the size pins to indicate a word operand.



For a read operation, the slave responds by placing the most significant byte of the operand on bits 15–8 of the data bus and asserting DSACK0 to indicate an 8-bit port. The MC68330 reads the most significant byte of the operand from bits 15-8 and ignores bits 7-0. The MC68330 then decrements the transfer size counter, increments the address, and reads the least significant byte of the operand from bits 15-8 of the data bus.

For a write operation, the MC68330 drives the word operand on bits 15–0 of the data bus. The slave device then reads the most significant byte of the operand from bits 15–8 of the data bus and asserts DSACK0 to indicate that it received the data, but is an 8-bit port. The MC68330 then decrements the transfer size counter, increments the address, and writes the least significant byte of the operand to bits 15–8 of the data bus.

3.2.3.5 WORD OPERAND TO 16-BIT PORT, ALIGNED. The MC68330 drives the address bus with the desired address and the size pins to indicate a word operand.



For a read operation, the slave responds by placing the data on bits 15-0 of the data bus and asserting DSACK1 to indicate a 16-bit port. When DSACK1 is asserted, the MC68330 reads the data on the data bus and terminates the cycle.

For a write operation, the MC68330 asserts UWE and LWE, and drives the word operand on bits 15-0 of the data bus. The slave device then reads the entire operand from bits 15-0 of the data bus and asserts DSACK1 to terminate the bus cycle.

3.2.3.6 LONG-WORD OPERAND TO 8-BIT PORT, ALIGNED. The MC68330 drives the address bus with the desired address and the size pins to indicate a long-word operand.

LONG-WORD OPERA	OP(OP1	OP2	OP:				
	31	23	15	7	₹			
DATA BL	D1: D	D7 D0		SIZ	SIZ	Αl	DSACI	DSACI
CYCLE	OP((OP1		0	0	0	1	0
CYCLE	OP,	(OP1		1	1	1	1	0
CYCLE	OP2	(OP3		1	0	0	1	0
CYCLE	OP:	(OP:		0	1	1	1	0

For a read operation, shown in Figure 3-3, the slave responds by placing the most significant byte of the operand on bits 15-8 of the data bus and asserting DSACK0 to indicate an 8-bit port. The MC68330 reads the most significant byte of the operand (byte 0) from bits 15-8 and ignores bits 7-0. The MC68330 then decrements the transfer size counter, increments the address, initiates a new cycle, and reads byte 1 of the operand from bits 15-8 of the data bus. The MC68330 repeats the process of decrementing the transfer size counter, incrementing the address, initiating a new cycle, and reading a byte to transfer the remaining two bytes.

For a write operation, shown in Figure 3-4, the MC68330 drives the two most significant bytes of the operand on bits 15-0 of the data bus. The slave device then reads only the most significant byte of the operand (byte 0) from bits 15-8 of the data bus and asserts DSACK0 to indicate reception and an 8-bit port. The MC68330 then decrements the transfer size counter, increments the address, and writes byte 1 of the operand to bits 15-8 of the data bus. The MC68330 continues to decrement the transfer size counter, increment the address, and write a byte to transfer the remaining two bytes to the slave device.




Figure 3-3. Long-Word Operand Read Timing from 8-Bit Port





Figure 3-4. Long-Word Write Operand Timing to 8-Bit Port

3.2.3.7 Long-Word Operand to 16-Bit Port, Aligned. Figure 3-5 shows both long-word and word read and write timing to a 16-bit port.






Figure 3-5. Long-Word and Word Read and Write Timing – 16-Bit Port

The MC68330 drives the address bus with the desired address and drives the size pins to indicate a long-word operand. For a read operation, the slave responds by placing the two most significant bytes of the operand on bits 15-0 of the data bus and asserting DSACK1 to indicate a 16-bit port. The MC68330 reads the two most significant bytes of the operand (bytes 0 and 1) from bits 15-0. The MC68330 then decrements the transfer size counter, increments the address, initiates a new cycle, and reads bytes 2 and 3 of the operand from bits 15-0 of the data bus.

For a write operation, the MC68330 asserts UWE and LWE, and drives the two most significant bytes of the operand on bits 15-0 of the data bus. The slave device then reads the two most significant bytes of the operand (bytes 0 and 1) from bits 15-0 of the data bus and asserts DSACK1 to indicate reception and a 16-bit port. The MC68330 then decrements the transfer size counter by 2, increments the address by 2, asserts UWE and LWE, and writes bytes 2 and 3 of the operand to bits 15-0 of the data bus.

3.2.4 Bus Operation

The MC68330 bus is asynchronous, allowing external devices connected to the bus to operate at clock frequencies different from the clock for the MC68330. Bus operation uses the handshake lines (AS, DS, DSACK1, DSACK0, BERR, and HALT) to control data transfers. AS signals a valid address on the address bus, and DS is used as a condition for valid data on a write cycle. Decoding the size outputs and lower address line A0 provides strobes that select the active portion of the data bus. The slave device (memory or peripheral) responds by placing the requested data on the correct portion of the data bus for a read cycle or by latching the data on a write cycle; the slave asserts the DSACK1/DSACK0 combination that corresponds to the port size to terminate the cycle. Alternatively, the SIM40 can be programmed to assert the DSACK1/DSACK0 combination internally and respond for the slave. If no slave responds or the access is invalid, external control logic may assert BERR, or BERR with HALT to abort or retry the bus cycle, respectively. DSACKx can be asserted before the data from a slave device is valid on a read cycle. The length of time that DSACKx may precede data must not exceed a specified value in any asynchronous system to ensure that valid data is latched into the MC68330. (See MC68330/D, MC68330 Technical Summary for timing parameters.) Note that no maximum time is specified from the assertion of AS to the assertion of DSACKx. Although the MC68330 can transfer data in a minimum of three clock cycles when the cycle is terminated with DSACKx, the MC68330 inserts wait cycles in clock-period increments until DSACKx is recognized. BERR and/or HALT can be asserted after DSACKx is asserted. BERR and/or HALT must be asserted within the time specified after DSACKx is asserted in any asynchronous system. If this maximum delay time is violated, the MC68330 may exhibit erratic behavior.

3.2.5 Synchronous Operation with DSACKx

Although cycles terminated with DSACKx are classified as asynchronous, cycles terminated with DSACKx can also operate synchronously in that signals are interpreted relative to clock edges. The devices that use these cycles must synchronize the response to the MC68330 clock (CLKOUT) to be synchronous. Since the devices terminate bus cycles with DSACKx, the dynamic bus sizing capabilities of the MC68330 are available. The minimum cycle time for these cycles is also three clocks. To support systems that use the system clock to generate DSACKx and other asynchronous inputs, the asynchronous input setup time and the asynchronous input hold time are given. If the setup and hold times are met for the assertion or negation of a signal, such as DSACKx, the MC68330 is guaranteed to recognize that signal level on that specific falling edge of the system clock. If the assertion of DSACKx is recognized on a particular falling edge of the clock, valid data is latched into the MC68330 (for a read cycle) on the next falling clock edge if the data meets the data setup time. In this case, the parameter for asynchronous operation can be ignored. The timing parameters are described in MC68330/D, *MC68330 Technical Summary*.


If a system asserts DSACKx for the required window around the falling edge of S2 and obeys the proper bus protocol by maintaining DSACKx (and/or BERR/HALT) until and throughout the clock edge that negates AS (with the appropriate asynchronous input hold time), no wait states are inserted. The bus cycle runs at its maximum speed for bus cycles

terminated with DSACKx (three clocks per cycle). When BERR (or BERR and HALT) is asserted after DSACKx, BERR (and HALT) must meet the appropriate setup time prior to the falling clock edge one clock cycle after DSACKx is recognized. This setup time is critical, and the MC68330 may exhibit erratic behavior if it is violated. When operating synchronously, the data-in setup and hold times for synchronous cycles may be used instead of the timing requirements for data relative to DS.

3.2.6 Fast-Termination Cycles

With an external device that has a fast access time, the chip-select circuit fast-termination enable (FTE) can provide a two-clock external bus transfer. Since the chip-select circuits are driven from the system clock, the bus cycle termination is inherently synchronized with the system clock. When fast-termination is selected, the DD bits of the corresponding address mask register are overridden. Refer to **Section 4 System Integration Module** for more information on chip selects. Fast-termination can only be used with zero wait states. To use the fast-termination option, an external device should be fast enough to have data ready, within the specified setup time, by the falling edge of S4. Figure 3-6 shows the DSACKx timing for a read with two wait states, followed by a fast-termination read and write. When using the fast-termination option, DS is asserted only in a read cycle, not in a write cycle.

Refer to **Section 4 System Integration Module** for more information on chip selects.



^{*} DSACKx only internally asserted for fast-termination cycles.

Figure 3-6. Fast Termination Timing

3.3 DATA TRANSFER CYCLES

The transfer of data between the MC68330 and other devices involves the following signals:

- Address Bus A31–A0
- Data Bus D15–D0
- Control Signals

The address and data buses are both parallel, nonmultiplexed buses. The bus master moves data on the bus by issuing control signals, and the bus uses a handshake protocol to ensure correct movement of the data. In all bus cycles, the bus master is responsible for deskewing all signals it issues at both the start and end of the cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave devices. The following paragraphs define read, write, and read-modify-write cycle operations. Each bus cycle is defined as a succession of states that apply to the bus operation. These states are different from the MC68330 states described for the CPU32. The clock cycles used in the descriptions and timing diagrams of data transfer cycles are independent of the clock frequency. Bus operations are described in terms of external bus states.

3.3.1 Read Cycle

During a read cycle, the MC68330 receives data from a memory or peripheral device. If the instruction specifies a long-word or word operation, the MC68330 attempts to read two bytes at once. For a byte operation, the MC68330 reads one byte. The section of the data bus from which each byte is read depends on the operand size, address signal A0, and the port size. Refer to **3.2.1 Dynamic Bus Sizing** and **3.2.2 Misaligned Operands** for more information. Figure 3-7 is a flowchart of a word read cycle.




Figure 3-7. Word Read Cycle Flowchart

- State 0 The read cycle starts in state 0 (S0). During S0, the MC68330 places a valid address on A31-A0 and valid function codes on FC2-FC0. The function codes select the address space for the cycle. The MC68330 drives R/W high for a read cycle. SIZ1 and SIZ0 become valid, indicating the number of bytes requested for transfer.
- State 1 One-half clock later, in state 1 (S1), the MC68330 asserts AS indicating a valid address on the address bus. The MC68330 also asserts DS during S1. The selected device uses R/W, SIZ1 or SIZ0, A0, and DS to place its information on the data bus. One or both of the bytes (D15-D8, and D7-D0) are selected by SIZ1, SIZ0, and A0. Concurrently, the selected device asserts DSACKx.
- State 2 As long as at least one of the DSACKx signals is recognized on the falling edge of S2 (meeting the asynchronous input setup time requirement), data is latched on the falling edge of S4, and the cycle terminates.
- State 3 If DSACKx is not recognized by the start of state 3 (S3), the MC68330 inserts wait states instead of proceeding to states 4 and 5. To ensure that wait states are inserted, both DSACK1 and DSACK0 must remain negated throughout the asynchronous input setup and hold times around the end of S2. If wait states are added, the MC68330 continues to sample DSACKx on the falling edges of the clock until one is recognized.
- State 4 At the falling edge of state 4 (S4), the MC68330 latches the incoming data and samples DSACKx to get the port size.
- State 5 The MC68330 negates AS and DS during state 5 (S5). It holds the address valid during S5 to provide address hold time for memory systems. R/W, SIZ1 and SIZ0, and FC2-FC0 also remain valid throughout S5. The external device keeps its data and DSACKx signals asserted until it detects the negation of AS or DS (whichever it detects first). The device must remove its data and negate DSACKx within approximately one clock period after sensing the negation of AS or DS. DSACKx signals that remain asserted beyond this limit may be prematurely detected for the next bus cycle.

3.3.2 Write Cycle

During a write cycle, the MC68330 transfers data to memory or a peripheral device. Figure 3-8 is a flowchart of a write cycle operation for a word transfer.




Figure 3-8. Write Cycle Flowchart

- State 0 The write cycle starts in S0. During S0, the MC68330 places a valid address on A31-A0 and valid function codes on FC2-FC0. The function codes select the address space for the cycle. The MC68330 drives R/W low for a write cycle. SIZ1 and SIZ0 become valid, indicating the number of bytes to be transferred.
- State 1 One-half clock later, in S1, the MC68330 asserts AS, indicating a valid address on the address bus. During this state UWE and/or LWE is asserted simultaneously with AS.
- State 2 During S2, the MC68330 places the data to be written onto D15-D0, and samples DSACKx at the end of S2.
- State 3 The MC68330 asserts DS during S3, indicating that data is stable on the data bus. As long as at least one of the DSACKx signals is recognized by the end of S2 (meeting the asynchronous input setup time requirement), the cycle terminates one clock later. If DSACKx is not recognized by the start of S3, the MC68330 inserts wait states instead of proceeding to S4 and S5. To ensure that wait states are inserted, both DSACK1 and DSACK0 must remain negated throughout the asynchronous input setup and hold times around the end of S2. If wait states are added, the MC68330 continues to sample DSACKx on the falling edges of the clock until one is recognized. The selected device uses R/W, SIZ1, SIZ0, and A0 to latch data from the appropriate byte(s) of D15-D8, and D7-D0. SIZ1, SIZ0, and A0 select the bytes of the data bus. If it has not already done so, the device asserts DSACKx to signal that it has successfully stored the data.
- State 4 The MC68330 issues no new control signals during S4.
- State 5 The MC68330 negates AS and DS during S5. It holds the address and data valid during S5 to provide address hold time for memory systems. R/W, SIZ1, SIZ0, and FC2-FC0 also remain valid throughout S5. The external device must keep

DSACKx asserted until it detects the negation of AS or DS (whichever it detects first). The device must negate DSACKx within approximately one clock period after sensing the negation of AS or DS. DSACKx signals that remain asserted beyond this limit may be prematurely detected for the next bus cycle.

3.3.3 Read-Modify-Write Cycle

The read-modify-write cycle performs a read, conditionally modifies the data in the arithmetic logic unit, and may write the data out to memory. In the MC68330, this operation is indivisible, providing semaphore capabilities for multiprocessor systems. During the entire read-modify-write sequence, the MC68330 asserts RMC to indicate that an indivisible operation is occurring. The MC68330 does not issue a bus grant (BG) signal in response to a bus request (BR) signal during this operation. Figure 3-9 is an example of a functional timing diagram of a read-modify-write instruction specified in terms of clock periods.




Figure 3-9. Read-Modify-Write Cycle Timing

- State 0 The MC68330 asserts RMC in S0 to identify a read-modify-write cycle. The MC68330 places a valid address on A31-A0 and valid function codes on FC2-FC0. The function codes select the address space for the operation. SIZ1 and SIZ0 become valid in S0 to indicate the operand size. The MC68330 drives R/W high for the read cycle.
- State 1 One-half clock later, in S1, the MC68330 asserts AS indicating a valid address on the address bus. The MC68330 also asserts DS during S1.
- State 2 The selected device uses R/W, SIZ1, SIZ0, A0, and DS to place information on the data bus. Either or both of the bytes (D15-D8 and D7-D0) are selected by SIZ1, SIZ0, and A0. Concurrently, the selected device may assert DSACKx.
- State 3 As long as at least one of the DSACKx signals is recognized by the end of S2 (meeting the asynchronous input setup time requirement), data is latched on the next falling edge of the clock, and the cycle terminates. If DSACKx is not recognized by the start of S3, the MC68330 inserts wait states instead of proceeding to S4 and S5. To ensure that wait states are inserted, both DSACK1 and DSACK0 must remain negated throughout the asynchronous input setup and hold times around the end of S2. If wait states are added, the MC68330 continues to sample DSACKx on the falling edges of the clock until one is recognized.
- State 4 At the end of S4, the MC68330 latches the incoming data.
- State 5 The MC68330 negates AS and DS during S5. If more than one read cycle is required to read in the operand(s), S0–S5 are repeated for each read cycle. When finished reading, the MC68330 holds the address, R/W, and FC2-FC0 valid in preparation for the write portion of the cycle. The external device keeps its data and DSACKx signals asserted until it detects the negation of AS or DS (whichever it detects first). The device must remove the data and negate DSACKx within approximately one clock period after sensing the negation of AS or DS. DSACKx signals that remain asserted beyond this limit may be prematurely detected for the next portion of the operation.
- Idle States The MC68330 does not assert any new control signals during the idle states, but it may internally begin the modify portion of the cycle at this time. S0–S5 are omitted if no write cycle is required. If a write cycle is required, R/W remains in the read mode until S0 to prevent bus conflicts with the preceding read portion of the cycle; the data bus is not driven until S2.
- State 0 The MC68330 drives R/W low for a write cycle. Depending on the write operation to be performed, the address lines may change during S0.
- State 1 In S1, the MC68330 asserts AS, indicating a valid address on the address bus. During this state, UWE and/or LWE is asserted simultaneously with AS.
- State 2 During S2, the MC68330 places the data to be written onto D15-D0.
- State 3 The MC68330 asserts DS during S3, indicating stable data on the data bus. As long as at least one of the DSACKx signals is recognized by the end of S2 (meeting the asynchronous input setup time requirement), the cycle terminates one clock later. If DSACKx is not recognized by the start of S3, the MC68330 inserts

wait states instead of proceeding to S4 and S5. To ensure that wait states are inserted, both DSACK1 and DSACK0 must remain negated throughout the asynchronous input setup and hold times around the end of S2. If wait states are added, the MC68330 continues to sample DSACKx on the falling edges of the clock until one is recognized. The selected device uses R/W, DS, SIZ1, SIZ0, and A0 to latch data from the appropriate section(s) of D15-D8 and D7-D0. SIZ1, SIZ0, and A0 select the data bus sections. If it has not already done so, the device asserts DSACKx when it has successfully stored the data.

State 4 – The MC68330 issues no new control signals during S4.

State 5 – The MC68330 negates AS and DS during S5. It holds the address and data valid during S5 to provide address hold time for memory systems. R/W and FC2-FC0 also remain valid throughout S5. If more than one write cycle is required, states S0–S5 are repeated for each write cycle. The external device keeps DSACKx asserted until it detects the negation of AS or DS (whichever it detects first). The device must remove its data and negate DSACKx within approximately one clock period after sensing the negation of AS or DS.

3.4 CPU SPACE CYCLES

FC2-FC0 select user and supervisor program and data areas. The area selected by function code FC2-FC0=\$7 is classified as the CPU space. The breakpoint acknowledge, LPSTOP broadcast, module base address register access, and interrupt acknowledge cycles described in the following paragraphs use CPU space. The CPU space type, which is encoded on A19-A16 during a CPU space operation, indicates the function that the MC68330 is performing. On the MC68330, four of the encodings are implemented as shown in Figure 3-10. All unused values are reserved by Motorola for additional CPU space types.




Figure 3-10. CPU Space Address Encoding

3.4.1 Breakpoint Acknowledge Cycle

The breakpoint acknowledge cycle allows external hardware to insert an instruction directly into the instruction pipeline as the program executes. The breakpoint acknowledge cycle is generated by the execution of a breakpoint instruction (BKPT) or the assertion of the breakpoint pin. The T-bit state (shown in Figure 3-10) differentiates a software breakpoint cycle (T=0) from a hardware breakpoint cycle (T=1).

When a BKPT is executed (software breakpoint), the MC68330 performs a word read from CPU space, type 0, at an address corresponding to the breakpoint number (bits [2-0] of the BKPT opcode) on A4-A2, and the T-bit (A1) is cleared. If this bus cycle is terminated with BERR (i.e., no instruction word is available), the MC68330 then performs illegal instruction exception processing. If the bus cycle is terminated by DSACKx, the MC68330 uses the data on D15-D0 (for 16-bit ports) or two reads from D15-D8 (for 8-bit ports) to replace the BKPT instruction in the internal instruction pipeline and then begins execution of that instruction.

When the CPU32 acknowledges breakpoint pin assertion (hardware breakpoint) with background mode disabled, the CPU32 performs a word read from CPU space, type 0, at an address corresponding to all ones on A4-A2 (BKPT#7) and the T-bit (A1) set. If this bus cycle is terminated by BERR, the MC68330 performs hardware breakpoint exception processing. If this bus cycle is terminated by DSACKx, the MC68330 ignores data on the data bus and continues execution of the next instruction.

NOTE

The BKPT pin is sampled on the same clock phase as data and is latched with data as it enters the CPU32 pipeline. If BKPT is asserted for only one bus cycle and a pipeline flush occurs before BKPT is detected by the CPU32, BKPT is ignored. To ensure detection of BKPT by the CPU32, BKPT can be asserted until a breakpoint acknowledge cycle is recognized.

The breakpoint operation flowchart is shown in Figure 3-11. Figures 3-12 and 3-13 show the timing diagrams for the breakpoint acknowledge cycle with instruction opcodes supplied on the cycle and with an exception signaled, respectively.

PROCESSOF




Figure 3-11. Breakpoint Operation Flowchart




Figure 3-12. Breakpoint Acknowledge Cycle Timing (Opcode Returned)




Figure 3-13. Breakpoint Acknowledge Cycle Timing (Exception Signaled)

3.4.2 LPSTOP Broadcast Cycle

The LPSTOP broadcast cycle is generated by the CPU32 executing the LPSTOP instruction. The external bus interface must get a copy of the interrupt mask level from the

CPU32, so the CPU32 performs a CPU space type 3 write with the mask level encoded on the data bus, as shown in the following figure. The CPU space type 3 cycle waits for the bus to be available, and is shown externally to indicate to external devices that the MC68330 is going into low-power stop mode. If an external device requires additional time to prepare for entry into low-power stop mode, entry can be delayed by assertingf HALT. The SIM40 provides internal DSACKx response to this cycle. For more information on how the SIM40 responds to low-power stop mode, see **Section 4 System Integration Module**.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_ [-	_	_	_	_	_	_	_	_	_	_	_	12	I1	10
F	RESET:															
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

12-10 — Interrupt Mask Level

The interrupt mask level is encoded on bits 2 - 0 of the data bus during an LPSTOP broadcast.

3.4.3 Module Base Address Register Access

All internal module registers, including the SIM40, occupy a single 4K-byte block that is relocatable along 4K-byte boundaries. The location is fixed by writing the desired base address of the SIM40 block to the module base address register using the MOVES instruction. The module base address register is only accessible in CPU space at address \$0003FF00. The SFC or DFC register must indicate CPU space (FC2:0=\$7), using the MOVEC instruction, before accessing MBAR. Refer to **Section 4 System Integration Module** for additional information on the module base address register.

3.4.4 Interrupt Acknowledge Bus Cycles

The CPU32 makes an interrupt pending in three cases. The first case occurs when a peripheral device signals the CPU32 (with the IRQ7-IRQ1 signals) that the device requires service and the internally synchronized value on these signals indicates a higher priority than the interrupt mask in the status register. The second case occurs when a transition has occurred in the case of a level 7 interrupt. A recognized level 7 interrupt must be removed for one clock cycle before a second level 7 can be recognized. The third case occurs if, upon returning from servicing a level 7 interrupt, the request level stays at 7 and the processor mask level changes from 7 to a lower level, a second level 7 is recognized. The CPU32 takes an interrupt exception for a pending interrupt within one instruction boundary (after processing any other pending exception with a higher priority). The following paragraphs describe the various kinds of interrupt acknowledge bus cycles that can be executed as part of interrupt exception processing.

3.4.4.1 INTERRUPT ACKNOWLEDGE CYCLE – TERMINATED NORMALLY. When the CPU32 processes an interrupt exception, it performs an interrupt acknowledge cycle to obtain the number of the vector that contains the starting location of the interrupt service routine. Some interrupting devices have programmable vector registers that contain the interrupt vectors for the routines they use. The following paragraphs describe the interrupt acknowledge cycle for these devices. Other interrupting conditions or devices cannot supply a vector number and use the autovector cycle described in **3.4.4.2 Autovector Interrupt Acknowledge Cycle**.

The interrupt acknowledge cycle is a read cycle. It differs from the read cycle described in **3.3.1 Read Cycle** in that it accesses the CPU address space. Specifically, the differences are as follows:

- 1. FC2-FC0 are set to \$7 (FC2/FC1/FC0=111) for CPU address space.
- 2. A3, A2, and A1 are set to the interrupt request level, and the IACKx strobe corresponding to the current interrupt level is asserted. (Either the function codes and address signals or the IACKx strobes can be monitored to determine that an interrupt acknowledge cycle is in progress and the current interrupt level.)
- 3. The CPU32 space type field (A19-A16) is set to \$F (interrupt acknowledge).
- 4. Other address signals (A31-A20, A15-A4, and A0) are set to one.
- 5. The SIZ0, SIZ1, and R/W signals are driven to indicate a single-byte read cycle. The responding device places the vector number on the least significant byte of its data port (for an 8-bit port, the vector number must be on D15-D8; for a 16-bit port, the vector must be on D7-D0) during the interrupt acknowledge cycle. Beyond this, the cycle is terminated normally with DSACKx.

Figure 3-14 is a flowchart of the interrupt acknowledge cycle; Figure 3-15 shows the timing for an interrupt acknowledge cycle terminated with DSACKx.





Figure 3-14. Interrupt Acknowledge Cycle Flowchart




^{*}Internal Arbitration may take between 0 to 2 clock cycles.

Figure 3-15. Interrupt Acknowledge Cycle Timing

3.4.4.2 AUTOVECTOR INTERRUPT ACKNOWLEDGE CYCLE. When the interrupting device cannot supply a vector number, it requests an automatically generated vector (autovector). Instead of placing a vector number on the data bus and asserting DSACKx, the device asserts AVEC to terminate the cycle. The DSACKx signals may not be asserted during an interrupt acknowledge cycle terminated by AVEC. The vector number supplied in an autovector operation is derived from the interrupt level of the current interrupt. When the AVEC signal is asserted instead of DSACKx during an interrupt

acknowledge cycle, the MC68330 ignores the state of the data bus and internally generates the vector number (the sum of the interrupt level plus 24 (\$18)).

AVEC is multiplexed with CS0. The AVEC bit in the module configuration register (MCR) controls whether the AVEC/CS0 pin is used as an autovector input or as CS0 (refer to **Section 4 System Integration Module** for additional information). AVEC is only sampled during an interrupt acknowledge cycle. During all other cycles, AVEC is ignored. Additionally, AVEC can be internally generated for external devices by programming the autovector register. Seven distinct autovectors can be used, corresponding to the seven levels of interrupt available with signals IRQ7-IRQ1. Figure 3-16 shows the timing for an autovector operation.



^{*}Internal Arbitration may take between 0 to 2 clock cycles.

Figure 3-16. Autovector Operation Timing

3.4.4.3 SPURIOUS INTERRUPT CYCLE. Requested interrupts, whether internal or external, are arbitrated internally. When no internal module (including the SIM40, which responds for external requests) responds during an interrupt acknowledge cycle by arbitrating for the interrupt acknowledge cycle internally, the spurious interrupt monitor generates an internal bus error signal to terminate the vector acquisition. The MC68330 automatically generates the spurious interrupt vector number, 24, instead of the interrupt vector number in this case. When an external device does not respond to an interrupt acknowledge cycle with AVEC or DSACKx, a bus monitor must assert BERR, which

results in the CPU32 taking the spurious interrupt vector. If HALT is also asserted, the MC68330 retries the interrupt acknowledge cycle instead of using the spurious interrupt vector.

3.5 BUS EXCEPTION CONTROL CYCLES

The bus architecture requires assertion of DSACKx from an external device to signal that a bus cycle is complete. Neither DSACKx nor AVEC is asserted in the following cases:

- DSACKx /AVEC is programmed to respond internally.
- The external device does not respond.
- Various other application-dependent errors occur.

The MC68330 provides BERR when no device responds by asserting DSACKx/AVEC within an appropriate period of time after the MC68330 asserts AS. This mechanism allows the cycle to terminate and the MC68330 to enter exception processing for the error condition. HALT is also used for bus exception control. This signal can be asserted by an external device for debugging purposes to cause single bus cycle operation, or, in combination with BERR, a retry of a bus cycle in error. To properly control termination of a bus cycle for a retry or a bus error condition, DSACKx, BERR, and HALT can be asserted and negated with the rising edge of the MC68330 clock. This assures that when two signals are asserted simultaneously, the required setup and hold time for both is met for the same falling edge of the MC68330 clock. This or an equivalent precaution should be designed into the external circuitry to provide these signals. Alternatively, the internal bus monitor could be used. The acceptable bus cycle terminations for asynchronous cycles are summarized in relation to DSACKx assertion as follows (case numbers refer to Table 3-4):

- Normal Termination: DSACKx is asserted; BERR and HALT remain negated (case 1).
- Halt Termination: HALT is asserted at the same time, or before DSACKx, and BERR remains negated (case 2).
- Bus Error Termination: BERR is asserted in lieu of, at the same time, or before DSACKx (case 3) or after DSACKx (case 4), and HALT remains negated; BERR is negated at the same time or after DSACKx
- Retry Termination: HALT and BERR are asserted in lieu of, at the same time, or before DSACKx (case 5) or after DSACKx (case 6); BERR is negated at the same time or after DSACKx, and HALT may be negated at the same time or after BERR.

Table 3-4 shows various combinations of control signal sequences and the resulting bus cycle terminations. To ensure predictable operation, BERR and HALT should be negated according to the specifications in the MC68330/D, *MC68330 Technical Summary*. DSACKx, BERR, and HALT may be negated after AS. If DSACKx or BERR remain asserted into S2 of the next bus cycle, that cycle may be terminated prematurely.

EXAMPLE A: A system uses a bus monitor timer to terminate accesses to an unpopulated address space. The timer asserts BERR after timeout (case 3).

EXAMPLE B: A system uses error detection and correction on RAM contents. The designer may:

- 1. Delay DSACKx until data is verified and assert BERR and HALT simultaneously to indicate to the MC68330 to automatically retry the error cycle (case 5), or, if data is valid, assert DSACKx (case 1).
- Delay DSACKx until data is verified and assert BERR with or without DSACKx if data is in error (case 3). This initiates exception processing for software handling of the condition.
- 3. Return DSACKx prior to data verification; if data is invalid, BERR is asserted on the next clock cycle (case 4). This initiates exception processing for software handling of the condition.
- 4. Return DSACKx prior to data verification; if data is invalid, assert BERR and HALT on the next clock cycle (case 6). The memory controller can then correct the RAM prior to or during the automatic retry.

Table 3-4. DSACKx, BERR, and HALT Assertion Results

Case	Control	Asserted on Rising Edge of State		Result
Num	Signal	N	N+2	
1	DSACKx BERR HALT	A NA NA	S NA X	Normal cycle terminate and continue.
2	DSACKx BERR HALT	A NA A/S	S NA S	Normal cycle terminate and halt; continue when HALT negated.
3	DSACKx BERR HALT	NA/A A NA	X S X	Terminate and take bus error exception, possibly deferred.
4	DSACKx BERR HALT	A NA NA	X A NA	Terminate and take bus error exception, possibly deferred.
5	DSACKx BERR HALT	NA/A A A/S	X S S	Terminate and retry when HALT negated.
6	DSACKx BERR HALT	A NA NA	X A A	Terminate and retry when HALT negated.

NOTE:

- N The number of current even bus state (e.g., S2, S4, etc.)
- A Signal is asserted in this bus state
- NA Signal is not asserted in this state
 - X Don't care
- S Signal was asserted in previous state and remains asserted in this state

3.5.1 Bus Errors

BERR can be used to abort the bus cycle and the instruction being executed. BERR takes precedence over DSACKx provided it meets the timing constraints described in MC68330/D, *MC68330 Technical Summary*. If BERR does not meet these constraints, it

may cause unpredictable operation of the MC68330. If BERR remains asserted into the next bus cycle, it may cause incorrect operation of that cycle. When BERR is issued to terminate a bus cycle, the MC68330 may enter exception processing immediately following the bus cycle, or it may defer processing the exception.

The instruction prefetch mechanism requests instruction words from the bus controller before it is ready to execute them. If a bus error occurs on an instruction fetch, the MC68330 does not take the exception until it attempts to use that instruction word. Should an intervening instruction cause a branch or should a task switch occur, the bus error exception does not occur. The bus error condition is recognized during a bus cycle in any of the following cases:

- DSACKx and HALT are negated, and BERR is asserted.
- HALT and BERR are negated, and DSACKx is asserted. BERR is then asserted within one clock cycle (HALT remains negated).
- BERR and HALT are asserted together, indicating a retry.

When the MC68330 recognizes a bus error condition, it terminates the current bus cycle in the normal way. Figure 3-17 shows the timing of a bus error for the case in which DSACKx is not asserted. Figure 3-18 shows the timing for a bus error that is asserted after DSACKx. Exceptions are taken in both cases. (Refer to **Section 5 CPU32** for details of bus error exception processing.)




Figure 3-17. Bus Error without DSACKx




Figure 3-18. Late Bus Error with DSACKx

In the second case, in which BERR is asserted after DSACKx is asserted, BERR must be asserted within the time specified for purely asynchronous operation, or it must be asserted and remain stable during the sample window around the next falling edge of the clock after DSACKx is recognized. If BERR is not stable at this time, the MC68330 may exhibit erratic behavior. BERR has priority over DSACKx. In this case, data may be present on the bus but may not be valid. This sequence can be used by systems that have memory error detection and correction logic and by external cache memories.

3.5.2 Retry Operation

When both BERR and HALT are asserted by an external device during a bus cycle, the MC68330 enters the retry sequence shown in Figure 3-19. A delayed retry, which is similar to the delayed bus error signal described previously, can also occur (see Figure 3-20). The MC68330 terminates the bus cycle, places the control signals in their inactive state, and does not begin another bus cycle until the BERR and HALT signals are negated by external logic. After a synchronization delay, the MC68330 retries the previous cycle using the same access information (address, function code, size, etc.). BERR should be negated before S2 of the retried cycle to ensure correct operation of the retried cycle.




Figure 3-19. Retry Sequence

The MC68330 retries any read or write cycle of a read-modify-write operation separately; RMC remains asserted during the entire retry sequence. Asserting BR along with BERR and HALT provides a relinquish and retry operation. The MC68330 does not relinquish the bus during a read-modify-write operation. Any device that requires the MC68330 to give up the bus and retry a bus cycle during a read-modify-write cycle must assert BERR and BR only (HALT must not be included). The bus error handler software should examine the read-modify-write bit in the special status word (refer to **Section 5 CPU32**) and take the appropriate action to resolve this type of fault when it occurs.




Figure 3-20. Late Retry Sequence

3.5.3 Halt Operation

When HALT is asserted and BERR is not asserted, the MC68330 halts external bus activity at the next bus cycle boundary (see Figure 3-21). HALT by itself does not terminate a bus cycle. Negating and reasserting HALT in accordance with the correct timing requirements provides a single step (bus cycle to bus cycle) operation. HALT affects external bus cycles only, thus a program that does not require use of the external bus may continue executing. The single-cycle mode allows the user to proceed through (and debug) external MC68330 operations, one bus cycle at a time. Since the occurrence of a bus error while HALT is asserted causes a retry operation, the user must anticipate retry cycles while debugging in the single-cycle mode. The single-step operation and the software trace capability allow the system debugger to trace single bus cycles, single instructions, or changes in program flow.

When the MC68330 completes a bus cycle with HALT asserted, D15-D0 is placed in the high-impedance state, and bus control signals are driven inactive (not high-impedance state); the address, function code, size, and read/write signals remain in the same state. The halt operation has no effect on bus arbitration (refer to **3.6 Bus Arbitration**). When bus arbitration occurs while the MC68330 is halted, the address and control signals are also placed in the high-impedance state. Once bus mastership is returned to the MC68330, if HALT is still asserted, the address, function code, size, and read/write

signals are again driven to their previous states. The MC68330 does not service interrupt requests while it is halted.




Figure 3-21. HALT Timing

3.5.4 Double Bus Fault

A double bus fault results when a bus error or an address error occurs during the exception processing sequence for any of the following:

- A previous bus error
- A previous address error
- A reset

For example, the MC68330 attempts to stack several words containing information about the state of the machine while processing a bus error exception. If a bus error exception occurs during the stacking operation, the second error is considered a double bus fault.

When a double bus fault occurs, the MC68330 halts and drives the HALT line low. Only a reset operation can restart a halted MC68330. However, bus arbitration can still occur (refer to **3.6 Bus Arbitration**). A second bus error or address error that occurs after exception processing has completed (during the execution of the exception handler routine, or later) does not cause a double bus fault. A bus cycle that is retried does not constitute a bus error or contribute to a double bus fault. The MC68330 continues to retry the same bus cycle as long as the external hardware requests it.

Reset can also be generated internally by the halt monitor (see **Section 5 CPU32**).

3.6 BUS ARBITRATION

The bus design of the MC68330 provides for a single bus master at any one time, either the MC68330 or an external device. One or more of the external devices on the bus can have the capability of becoming bus master for the external bus, but not the MC68330 internal bus. Bus arbitration is the protocol by which an external device becomes bus master; the bus controller in the MC68330 manages the bus arbitration signals so that the MC68330 has the lowest priority. External devices that need to obtain the bus must assert the bus arbitration signals in the sequences described in the following paragraphs. Systems that include several devices that can become bus master require external circuitry to assign priorities to the devices, so that when two or more external devices attempt to become bus master at the same time, the one having the highest priority becomes bus master first. The sequence of the protocol is as follows:

- 1. An external device asserts BR.
- 2. The MC68330 asserts BG to indicate that the bus is available.
- 3. The external device asserts BGACK to indicate that it has assumed bus mastership.

BR may be issued any time during a bus cycle or between cycles. BG is asserted in response to BR. To guarantee operand coherency, BG is only asserted at the end of an operand transfer. Additionally, BG is not asserted until the end of a read-modify-write operation (when RMC is negated) in response to a BR signal. When the requesting device receives BG and more than one external device can be bus master, the requesting device should begin whatever arbitration is required. When it assumes bus mastership, the external device asserts BGACK and maintains BGACK during the entire bus cycle (or cycles) for which it is bus master. The following conditions must be met for an external device to assume mastership of the bus through the normal bus arbitration procedure: 1) It must have received BG through the arbitration process, and 2) BGACK must be inactive, indicating that no other bus master has claimed ownership of the bus.

Figure 3-22 is a flowchart showing the detail involved in bus arbitration for a single device. This technique allows processing of bus requests during data transfer cycles. Refer to Figures 3-23 and 3-24 for the bus arbitration timing diagram.

BR is negated at the time that BGACK is asserted. This type of operation applies to a system consisting of the MC68330 and one device capable of bus mastership. In a system having a number of devices capable of bus mastership, BR from each device can be wire-ORed to the MC68330. In such a system, more than one bus request could be asserted simultaneously. BG is negated a few clock cycles after the transition of BGACK. However,

if bus requests are still pending after the negation of BG, the MC68330 asserts another BG within a few clock cycles after it was negated. This additional assertion of BG allows external arbitration circuitry to select the next bus master before the current bus master has finished using the bus. The following paragraphs provide additional information about the three steps in the arbitration process. Bus arbitration requests are recognized during normal processing, HALT assertion, and when the CPU32 has halted due to a double bus fault




Figure 3-22. Bus Arbitration Flowchart for Single Request




Figure 3-23. Bus Arbitration Timing Diagram — Idle Bus Case




Figure 3-24. Bus Arbitration Timing Diagram— Active Bus Case

3.6.1 Bus Request

External devices capable of becoming bus masters request the bus by asserting BR. This signal can be wire-ORed to indicate to the MC68330 that some external device requires control of the bus. The MC68330 is effectively at a lower bus priority level than the external device and relinquishes the bus after it has completed the current bus cycle (if one has started). If no BGACK is received while the BR is active, the MC68330 remains bus master once BR is negated. This prevents unnecessary interference with ordinary processing if the arbitration circuitry inadvertently responds to noise or if an external device determines that it no longer requires use of the bus before it has been granted mastership.

3.6.2 Bus Grant

The MC68330 supports operand coherency, thus, if an operand transfer requires multiple bus cycles, the MC68330 does not release the bus until the entire transfer is complete. The assertion of BG is, therefore, subject to the following constraints:

- The minimum time for BG assertion after BR is asserted depends on internal synchronization (see MC68330/D, MC68330 Technical Summary).
- During an external operand transfer, the MC68330 does not assert BG until after the last cycle of the transfer (determined by SIZx and DSACKx).
- During an external operand transfer, the MC68330 does not assert BG as long as RMC is asserted.
- If the show cycle bits SHEN1-0 = 01, the MC68330 does not assert BG to an external master.

Externally, the BG signal can be routed through a daisy-chained network or a priority-encoded network. The MC68330 is not affected by the method of arbitration as long as the protocol is obeyed.

3.6.3 Bus Grant Acknowledge

An external device cannot request and be granted the external bus while another device is the active bus master. A device that asserts BGACK remains the bus master until it negates BGACK. BGACK should not be negated until all required bus cycles are completed. Bus mastership is terminated at the negation of BGACK.

Once an external device receives the bus and asserts BGACK, it should negate BR. If BR remains asserted after BGACK is asserted, the MC68330 assumes that another device is requesting the bus and prepares to issue another BG.

3.6.4 Bus Arbitration Control

The bus arbitration control unit in the MC68330 is implemented with a finite state machine. As discussed previously, all asynchronous inputs to the MC68330 are internally synchronized in a maximum of two cycles of the clock. As shown in Figure 3-25 input signals labeled R and A are internally synchronized versions of BR and BGACK respectively. The BG output is labeled G, and the internal high-impedance control signal is labeled T. If T is true, the address, data, and control buses are placed in the high-

impedance state after the next rising edge following the negation of AS and RMC. All signals are shown in positive logic (active high) regardless of their true active voltage level. The state machine shown in Figure 3-25 does not have a state 1 or state 4.

State changes occur on the next rising edge of the clock after the internal signal is valid. The BG signal transitions on the falling edge of the clock after a state is reached during which G changes. The bus control signals (controlled by T) are driven by the MC68330 immediately following a state change, when bus mastership is returned to the MC68330. State 0, in which G and T are both negated, is the state of the bus arbiter while the MC68330 is bus master. R and A keep the arbiter in state 0 as long as they are both negated.

The MC68330 does not allow arbitration of the external bus during the RMC sequence. For the duration of this sequence, the MC68330 ignores the BR input. If mastership of the bus is required during an RMC operation, BERR must be used to abort the RMC sequence.




Figure 3-25. Bus Arbitration State Diagram

3.6.5 Show Cycles

The MC68330 can perform data transfers with its internal modules without using the external bus, but, when debugging, it is desirable to have address and data information appear on the external bus. These external bus cycles, called show cycles, are distinguished by the fact that AS is not asserted externally. DS is used to signal address strobe timing in show cycles.

After reset, show cycles are disabled and must be enabled by writing to the SHEN bits in the module configuration register (see 4.3.2.1 Module Configuration Register (MCR)).

When show cycles are disabled, the address bus, function codes, size, and read/write signals continue to reflect internal bus activity. However, AS and DS are not asserted externally and the external data bus remains in a high impedance state. When show cycles are enabled, DS indicates address strobe timing and the external data bus contains data. The following paragraphs are a state-by-state description of show cycles, and Figure 3-26 illustrates a show cycle timing diagram. Refer to MC68330/D, *MC68330 Technical Summary* for specific timing information.

- State 0 During state 0, the address and function codes become valid, R/W is driven to indicate a show read or write cycle, and the size pins indicate the number of bytes to transfer. During a read, the addressed peripheral is driving the data bus, and the user must take care to avoid bus conflicts.
- State 41 One-half clock cycle later DS (rather than AS) is asserted to indicate that address information is valid.
- State 42– No action occurs in state 42. The bus controller remains in state 42 (wait states will be inserted) until the internal read cycle is complete.
- State 43– When DS is negated, show data is valid on the next falling edge of the system clock. The external data bus drivers are enabled so that data becomes valid on the external bus as soon as it is available on the internal bus.
- State 0 The address, function codes, read/write, and size pins change to begin the next cycle. Data from the preceding cycle is valid through state 0.




Figure 3-26. Show Cycle Timing Diagram

3.7 RESET OPERATION

The MC68330 has reset control logic to determine the cause of reset, synchronize it if necessary, and assert the appropriate reset lines. The reset control logic can independently drive three different lines:

- 1. EXTRST (external reset) drives the external RESET pin.
- 2. CLKRST (clock reset) resets the clock module.
- 3. INTRST (internal reset) goes to all other internal circuits.

Table 3-5 summarizes the result of each reset source. Synchronous reset sources are not asserted until the end of the current bus cycle, whether or not RMC is asserted. The internal bus monitor is automatically enabled for synchronous resets; therefore if the current bus cycle does not terminate normally, the bus monitor terminates it. Only single-byte or word transfers are guaranteed valid for synchronous resets. Asynchronous reset sources indicate a catastrophic failure, and the reset controller logic immediately resets the system. Resetting the MC68330 causes any bus cycle in progress to terminate as if DSACKx, or BERR had been asserted. In addition, the MC68330 appropriately initializes registers for a reset exception.

Туре	Source	Timing	Reset Lir	nes Asserted by C	Controller
External	External	Synchronous	INTRST	CLKRST	EXTRST
Power-up	EBI	Asynchronous	INTRST	CLKRST	EXTRST
Software Watchdog	Sys Prot	Asynchronous	INTRST	CLKRST	EXTRST
Double Bus Fault	Sys Prot	Asynchronous	INTRST	CLKRST	EXTRST
Loss of Clock	Clock	Synchronous	INTRST	CLKRST	EXTRST
Reset Instruction	CPU32	Asynchronous	-	ı	EXTRST

Table 3-5 Reset Source Summary

If an external device drives RESET low, RESET should be asserted for at least 590 clock periods to ensure that the MC68330 resets. The reset control logic holds reset asserted internally until the external RESET is released. When the reset control logic detects that external RESET is no longer being driven, it drives both internal and external reset low for an additional 512 cycles to guarantee this length of reset to the entire system. Figure 3-27 shows the RESET timing.





Figure 3-27. Timing for External Devices Driving RESET

If reset is asserted from any other source, the reset control logic asserts RESET for a minimum of 512 cycles, and until the source of reset is negated.

After any internal reset occurs, a 14-cycle rise time is allowed before testing for the presence of an external reset. If no external reset is detected, the CPU32 begins its vector fetch.

Figure 3-28 is a timing diagram of the power-up reset operation, showing the relationships between RESET, VCC, and bus signals. During the reset period, the entire bus three-states (except for non-three-statable signals, which are driven to their inactive state). Once RESET negates, all control signals are driven to their inactive state, the data bus is in read mode, and the address bus is driven. After this, the first bus cycle for RESET exception processing begins.



NOTES:

- 1. Internal start-up time.
- 2. SSP read here.
- 3. PC read here.
- 4. First instruction fetched here.

Figure 3-27. Initial Reset Operation Timing

When a reset instruction is executed, the MC68330 drives the RESET signal for 512 clock cycles. In this case, the MC68330 resets the external devices of the system, and the internal registers of the MC68330 are unaffected.

SECTION 4 SYSTEM INTEGRATION MODULE

The MC68330 system integration module (SIM40) consists of several functions that control the system startup, initialization, configuration, and the external bus with a minimum of external devices. It also provides the IEEE 1149.1 boundary scan capabilities. The SIM40 functions include the following:

- System Configuration and Protection
- Clock Synthesizer
- Chip Selects and Wait States
- External Bus Interface
- Bus Arbitration
- Dynamic Bus Sizing
- IEEE 1149.1 Test Access Port

4.1 MODULE OVERVIEW

The system configuration and protection function controls system configuration and provides various monitors and timers, including the internal bus monitor, double bus fault monitor, spurious interrupt monitor, software watchdog timer, and the periodic interrupt timer.

The clock synthesizer generates the clock signals used by the SIM40 and the CPU32, as well as the CLKOUT used by external devices.

The programmable chip-select function provides four chip-select signals that can enable external memory and peripheral circuits, providing all handshaking and timing signals. Each chip-select signal has an associated base address register and an address mask register that contain the programmable characteristics of that chip select. Up to three wait states can be programmed by bits in the address mask register.

The external bus interface (EBI) handles the transfer of information between the internal CPU32 and memory, peripherals, or other processing elements in the external address space. See **Section 3 Bus Operation** for further information.

The MC68330 dynamically interprets the port size of an addressed device during each bus cycle, allowing operand transfers to or from 8- and 16-bit ports. The device signals its port size and indicates completion of the bus cycle through the use of the DSACKx inputs. Dynamic bus sizing allows a programmer to write code that is not bus-width specific. For a discussion on dynamic bus sizing see **Section 3 Bus Operation.**

The MC68330 includes dedicated user-accessible test logic that is fully compliant with the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture. Problems

associated with testing high-density circuit boards have led to the development of this standard under the sponsorship of the IEEE Test Technology Committee and Joint Test Action Group (JTAG). The MC68330 implementation supports circuit-board test strategies based on this standard. Refer to **Section 6 IEEE 1149.1 Test Access Port** for additional information.

4.2 MODULE OPERATION

The following paragraphs describe the operation of the module base address register, system configuration and protection, clock synthesizer, and chip-select functions, and the external bus interface.

4.2.1 Module Base Address Register Operation

The module base address register (MBAR) controls the location of all module registers (see **4.3.1 Module Base Address Register**). The address stored in this register is the base address (starting location) for the internal module registers. The internal module registers are contained in a single 4K-byte block (see Figure 4-1) that is relocatable along 4K-byte boundaries.




Figure 4-1. SIM40 Module Register Block

The location of the internal registers is fixed by writing the desired base address of the 4K-byte block to the MBAR using the MOVES instruction to address \$0003FF00 in CPU space. The SFC and DFC registers contain the address space values (FC2–FC0) for the read or write operand of the MOVES instruction (see **Section 5 CPU32** or M68000PM/AD, *Programmer's Reference Manual*). Therefore, the SFC or DFC register must indicate CPU space (FC2–FC0=\$7), using the MOVEC instruction, before accessing MBAR. The offset from the base address is shown above each register

diagram. The SIM40 address range, fixed within the relocatable 4K-byte memory block, is \$000–\$07F.

4.2.2 System Configuration and Protection Function

The SIM40 allows the user to control certain features of system configuration by writing bits in the module configuration register (MCR). This register also contains read-only status bits that show the state of the SIM40.

All M68000 Family members are designed to provide maximum system safeguards. As an extension of the family, the MC68330 promotes the same basic concepts of safeguarded design present in all M68000 members. In addition, many functions that normally must be provided by external circuits are incorporated in this device. The following features are provided in the system configuration and protection function:

SIM40 Configuration

The SIM40 allows the user to configure the system to the particular requirements. The functions include control of FREEZE and show cycle operation, the function of the CS3–CS0 signals, the access privilege of the supervisor/user registers, the level of interrupt arbitration, and automatic autovectoring for external interrupts.

Reset Status

The reset status register provides the user with information on the cause of the most recent reset. The possible causes include: external, power-up, software watchdog, double bus fault, loss of clock, and reset instruction.

Internal Bus Monitor

The SIM40 provides an internal bus monitor to monitor the data and size acknowledge (DSACK) response time for all internal bus accesses. An option allows the monitoring of external bus accesses. For external bus accesses, four selectable response times are provided to allow for variations in response speed of memory and peripherals used in the system. A bus error signal is asserted internally if the DSACK response limit is exceeded. BERR is not asserted externally. This monitor can be disabled for external bus cyles only.

Double Bus Fault Monitor

The double bus fault monitor causes a reset to occur if the internal HALT is asserted by the CPU32, indicating a double bus fault. A double bus fault results when a bus or address error occurs during the exception processing sequence for a previous bus or address error, a reset, or while the CPU is loading information from a bus error stack frame during an RTE instruction. This function can be disabled. See **Section 3 Bus Operation** for more information.

Spurious Interrupt Monitor

If no interrupt arbitration occurs during an interrupt acknowledge cycle (IACK), the bus error signal is asserted internally.

Software Watchdog

The software watchdog asserts reset or a level 7 interrupt (as selected by the system protection and control register) if the software fails to service the software watchdog for a designated period of time (i.e., because it is trapped in a loop or lost). There are eight selectable timeout periods. This function can be disabled.

Periodic Interrupt Timer

The SIM40 provides a timer to generate periodic interrupts. The periodic interrupt time period can vary from 122 μs to 15.94 s (with a 32.768-kHz crystal used to generate the system clock). This function can be disabled.

Figure 4-2 shows a block diagram of the system configuration and protection function.




Figure 4-2. System Configuration and Protection Function 4.2.2.1 SYSTEM CONFIGURATION. Aspects of the system configuration are controlled by the MCR and the autovector register (AVR). The AVEC bit in the MCR controls whether the AVEC/CS0 pin is used as an autovector input or as CS0.

For debug purposes, internal bus accesses can be shown on the external bus. This function is called show cycles. The SHEN1, SHEN0 bits in the MCR control show cycles.

Arbitration for servicing interrupts is controlled by the value programmed into the interrupt arbitration (IARB) field of the MCR. The SIM40 arbitrates for both its own interrupts and externally generated interrupts. The SIM40 IARB must contain a value other than \$0 (interrupts with IARB=0 are discarded as extraneous).

The AVR contains bits that correspond to external interrupt levels that require an autovector response. The SIM40 supports up to seven discrete external interrupt requests. If the bit corresponding to an interrupt level is set in the AVR, the SIM40 returns an autovector in response to the IACK cycle servicing that external interrupt request.

Otherwise, external circuitry must either return an interrupt vector or assert the external AVEC signal.

4.2.2.2 INTERNAL BUS MONITOR. The internal bus monitor continually checks for the bus cycle termination response time by checking the DSACKx, BERR, and HALT status or the AVEC status during an IACK cycle. The monitor initiates a bus error if the response time is excessive. The bus monitor feature cannot be disabled for internal accesses to an internal module. The internal bus monitor cannot check the DSACKx response on the external bus unless the MC68330 is the bus master. The BME bit in the system protection control register (SYPCR) enables the internal bus monitor for internal-to-external bus cycles. If the system contains external bus masters whose bus cycles must be monitored, an external bus monitor must be implemented. In this case, the internal-to-external bus monitor option must be disabled.

The bus cycle termination response time is measured in clock cycles, and the maximumallowable response time is programmable. The bus monitor response time period ranges from 8 to 64 system clocks (see Table 4-8). These options are provided to allow for different response times of peripherals that might be used in the system.

- **4.2.2.3 DOUBLE BUS FAULT MONITOR.** A double bus fault is caused by a bus error or address error during the exception processing sequence. The double bus fault monitor responds to an assertion of HALT on the internal bus. Refer to **Section 3 Bus Operation** for more information. The DBF bit in the reset status register indicates that the last reset was caused by the double bus fault monitor. The double bus fault monitor reset can be enabled by the DBFE bit in the SYPCR.
- **4.2.2.4 SPURIOUS INTERRUPT MONITOR.** The spurious interrupt monitor issues BERR if no interrupt arbitration occurs during an IACK cycle. Normally, during an IACK cycle, the SIM40 recognizes that the CPU32 is responding to interrupt request(s) and arbitrates for the privilege of returning a vector or asserting AVEC. (The SIM40 reports and arbitrates for externally generated interrupts.) This feature cannot be disabled.
- **4.2.2.5 SOFTWARE WATCHDOG.** The SIM40 provides a software watchdog option to prevent system lock-up in case the software becomes trapped in loops with no controlled exit. Once enabled by the SWE bit in the SYPCR, the software watchdog requires a special service sequence to be executed on a periodic basis. If this periodic servicing action does not occur, the software watchdog times out and issues a reset or a level 7 interrupt (as programmed by the SWRI bit in the SYPCR). The address of the interrupt service routine for the software watchdog interrupt is stored in the software interrupt vector register (SWIV). Figure 4-3 shows a block diagram of the software watchdog as well as the clock control circuits for the periodic interrupt timer.

The watchdog clock rate is determined by the SWP bit in the periodic interrupt timer register (PITR) and the SWT bits in the SYPCR. See Table 4-7 for a list of watchdog timeout periods.

The software watchdog service sequence consists of the following two steps: write \$55 to the software service register (SWSR) and write \$AA to the SWSR. Both writes must occur in the order listed prior to the watchdog timeout, but any number of instructions or accesses to the SWSR can be executed between the two writes.




Figure 4-3. Software Watchdog Block Diagram

4.2.2.6 PERIODIC INTERRUPT TIMER. The periodic interrupt timer consists of an 8-bit modulus counter that is loaded with the value contained in the PITR (see Figure 4-3). The modulus counter is clocked by a signal derived from the buffered crystal oscillator (EXTAL) input pin unless an external frequency source is used. When an external frequency source is used (MODCK low during reset), the default state of the prescaler control bits (SWP and PTP) in the PITR is changed to enable both prescalers.

Either clock source (EXTAL or EXTAL÷512) is divided by four before driving the modulus counter (PITCLK). When the modulus counter value reaches zero, an interrupt is generated. The level of the generated interrupt is programmed into the PIRQL bits in the periodic interrupt control register (PICR). During the IACK cycle, the SIM40 places the periodic interrupt vector, programmed into the PIV bits in the PICR, onto the internal bus. The value of bits 7–0 in the PITR is then loaded again into the modulus counter, and the counting process starts over. If a new value is written to the PITR, this value is loaded into the modulus counter when the current count is completed.

4.2.2.6.1 Periodic Timer Period Calculation. The period of the periodic timer can be calculated using the following equation:

Solving the equation using a crystal frequency of 32.768-kHz with the prescaler disabled gives:

This gives a range from 122 μ s, with a PITR value of \$01 (00000001 binary), to 31.128 ms, with a PITR value of \$FF (11111111 binary).

Solving the equation with the prescaler enabled (PTP=1) gives the following values:

periodic interrupt timer period =
$$\frac{\frac{\text{PITR count value}}{32768/512}}{2^2}$$
periodic interrupt timer period =
$$\frac{\frac{\text{PITR count value}}{16}}{16}$$

This gives a range from 62.5 ms, with a PITR value of \$01, to 15.94 s, with a PITR value of \$FF.

For fast calculation of periodic timer period using a 32.768-kHz crystal, the following equations can be used:

With prescaler disabled:

programmable interrupt timer period = PITR (122 μ s)

With prescaler enabled:

programmable interrupt timer period = PITR (62.5 ms)

4.2.2.6.2 Using the Periodic Timer as a Real-Time Clock. The periodic interrupt timer can be used as a real-time clock interrupt by setting it up to generate an interrupt with a one-second period. Rearranging the periodic timer period equation to solve for the desired count value:

PITR count value =
$$\frac{\text{(PIT period) (EXTAL frequency)}}{\text{(Prescaler value) (2^2)}}$$
PITR count value =
$$\frac{(1) (32768)}{(512) (2^2)}$$
PITR count value = 16 (decimal)

Therefore, when using a 32.768-kHz crystal, the PITR should be loaded with a value of \$10 with the prescaler enabled to generate interrupts at a one-second rate.

4.2.2.7 SIMULTANEOUS INTERRUPTS BY SOURCES IN THE SIM40. If the possible level 7 interrupt sources in the SIM40 are simultaneously asserted, the SIM40 will prioritize and service the interrupts in the following order: 1) software watchdog, 2) periodic interrupt timer, and 3) external interrupts.

4.2.3 Clock Synthesizer

The clock synthesizer can operate with either an external crystal or an external oscillator for reference, using the internal phase-locked loop (PLL) and voltage-controlled oscillator (VCO), or an external clock can drive the clock signal directly, at the operating frequency. There are four modes of clock operation, listed in Table 4-1.

Table 4-1. Clock Operating Modes

Mode	Description	MODCK Reset Value	VCCSYN Operating Value
Crystal Mode	External crystal used with the on-chip PLL and VCO to generate a system clock and CLKOUT of programmable rates.	5 V	5 V
External Clock Mode	The desired operating frequency is driven into EXTAL resulting in a system clock and CLKOUT of the same frequency, not tightly coupled (XFC=0V).	0 V	0 V*
External Clock Mode with PLL	The desired operating frequency is driven into EXTAL, resulting in a system clock and CLKOUT of the same frequency, with a tight skew between input and output signals.	0 V	5 V
Limp Mode	Upon input signal loss for either clock mode using the PLL, operation continues at approximately one-half maximum speed (affected by the value of the X-bit in SYNCR).	Х	5 V

^{*} For external clock mode, XFC should be tied to GND.

In crystal mode (see Figure 4-4), the clock synthesizer can operate from the on-chip PLL and VCO, using a parallel resonant crystal connected between the EXTAL and XTAL pins as a reference frequency source. The oscillator circuit is shown in Figure 4-5. A 32.768-kHz watch crystal provides an inexpensive reference, but the reference crystal frequency can be any frequency in the range specified in MC68330/D, *MC68330 Technical Summary*. When using a 32.768-kHz crystal, the system clock frequency is programmable (using the W, X, and Y bits in the SYNCR) over the range specified in MC68330/D, *MC68330 Technical Summary*.




Figure 4-4. Clock Block Diagram for Crystal Operation

A separate power pin (VCCSYN) is used to allow the clock circuits to run with the rest of the device powered down and to provide increased noise immunity for the clock circuits. The source for VCCSYN should be a quiet power supply with adequate external bypass capacitors placed as close as possible to the VCCSYN pin to ensure a stable operating frequency. Figure 4-4 shows typical values for the bypass and PLL external capacitors. The crystal manufacturer's documentation should be consulted for specific recommendations for external components.




Figure 4-5. MC68330 Crystal Oscillator

To use an external clock source (see Figure 4-6), the operating clock frequency can be driven directly into the EXTAL pin (the XTAL pin must be left floating for this case). This results in a system clock and CLKOUT that are the same as the input signal frequency, but not tightly coupled to it. To enable this mode, MODCK must be held low during reset, and VCCSYN and XFC held at 0V while the chip is in operation.




Figure 4-6. Clock Block Diagram for External Oscillator Operation

Alternatively, an external clock signal can be directly driven into EXTAL (with XTAL left floating) using the on-chip PLL. This results in an internal clock and CLKOUT signal of the same frequency as the input signal, with a tight skew between the external clock and the internal clock and CLKOUT signals. To enable this mode, MODCK must be held low during reset, and VCCSYN connected to a quiet 5 V source.

If an input signal loss for either of the clock modes utilizing the PLL occurs, chip operation can continue in limp mode with the VCO running at approximately one-half the maximum speed (affected by the value of the X-bit in the SYNCR register), using an internal voltage reference. The limp mode bit (SLIMP) in the SYNCR indicates that a loss of input signal reference has been detected. The reset enable (RSTEN) bit controls whether an input signal loss causes a system reset or causes the device to operate in limp mode. The synthesizer lock bit (SLOCK) in the SYNCR indicates when the VCO has locked onto the desired frequency, or if an external clock is being used.

4.2.3.1 PHASE COMPARATOR AND FILTER. The phase comparator takes the output of the frequency divider and compares it to an external input signal reference. The result of this compare is low-pass filtered and used to control the VCO. The comparator also detects when the external crystal or oscillator stops running to initiate the limp mode for the system clock.

The PLL requires an external low-leakage filter capacitor, typically in the range from 0.01 to 0.1 μ F, connected between the XFC and VCCSYN pins. The XFC capacitor should provide 50 M Ω insulation, and should not be electrolytic. Smaller values of the external

filter capacitor provide a faster response time for the PLL, and larger values provide greater frequency stability.

4.2.3.2 FREQUENCY DIVIDER. The frequency divider circuits divide the VCO frequency down to the reference frequency for the phase comparator. The frequency divider consists of the following: 1) a 2-bit prescaler controlled by the W bit in the SYNCR and 2) a 6-bit modulo downcounter controlled by the Y bits in the SYNCR.

Several factors are important to the design of the system clock. The resulting system clock frequency must be within the limits specified for the device. The frequency of the system clock is given by the following equation:

FSYSTEM = FCRYSTAL
$$(4(Y+1)2^{2W+X})$$

The maximum VCO frequency limit must also be observed. The VCO frequency is given by the following equation:

$$FVCO = FSYSTEM^{(2-X)}$$

Since clearing the X-bit causes the VCO to run at twice the system frequency, the VCO upper frequency limit must be considered when programming the SYNCR. Both the system clock and VCO frequency limits are given in the MC68330/D, *MC68330 Technical Summary*. Table 4-2 lists some the frequencies available from various combinations of SYNCR bits with a reference frequency of 32.768-kHz.

Table 4-2. System Frequencies from 32.768-kHz Reference

Υ	W=0; X=0	W=0; X=1	W=1; X=0	W=1; X=1
000000	131	262	524	1049
000101	786	1573	3146	6291
001010	1442	2884	5767	11534
001111	2097	4194	8389	16777
010100	2753	5505	11010	22020
011001	3408	6816	13631	_
011111	4194	8389	16777	_
100011	4719	9437	18874	_
101000	5374	10748	20972	_
101101	6029	12059	23593	_
110010	6685	13369	_	_
110111	7340	14680	_	_
111100	7995	15991	_	_
111111	8389	16777	_	_

NOTE: System frequencies are in kHz.

4.2.3.3 CLOCK CONTROL. The clock control circuits determine the source used for both internal and external clocks during special circumstances, such as low-power stop (LPSTOP) execution.

Table 4-3 summarizes the clock activity during LPSTOP, in crystal mode operation. Any clock in the off state is held low. Two bits in the SYNCR (STEXT and STSIM) control clock activity during LPSTOP. Refer to **4.2.6 Low-Power Stop** for additional information.

Table 4-3. Clock Control Signals

Contr	ol Bits	Clock	Outputs
STSIM	STEXT	SIMCLK	CLKOUT
0	0	EXTAL	Off
0	1	EXTAL	EXTAL
1	0	VCO	Off
1	1	VCO	VCO

NOTE: SIMCLK runs the periodic interrupt RESET and IRQx pin synchronizers in LPSTOP mode.

4.2.4 Chip-Select Function

Typical microprocessor systems require external hardware to provide select signals to external memory and peripherals. This device integrates these functions on-chip to provide the cost, speed, and reliability benefits of a higher level of integration. The chip-select function contains register pairs for each external chip-select signal. The pair consists of a base address register and an address mask register that define the characteristics of a single chip select. The register pair provides flexibility for a wide variety of chip-select functions.

4.2.4.1 PROGRAMMABLE FEATURES. The chip-select function supports the following programmable features:

Four Programmable Chip-Select Circuits

All four chip-select circuits are independently programmable from the same list of selectable features. Each chip-select circuit has an individual base address register and address mask register that contain the programmed characteristics of that chip select. The base address register selects the starting address for the address block in 256-byte increments. The address mask register specifies the size of the address block range. The valid (V) bit of the base address register indicates that the register information for that chip select is valid. A global chip select allows address decode for a boot ROM before system initialization occurs.

Variable Block Sizes

The block size, starting from the specified base address, can vary in size from 256 bytes up to 4 Gbytes in 2ⁿ increments. This size is specified in the address mask register.

Both 8- and 16-Bit Ports Supported

The 8-bit ports are accessible on both odd and even addresses when connected to data bus bits 15–8; the 16-bit ports can be accessed as odd bytes, even bytes, or even words. The port size is specified by the PS bits in the address mask register.

Write Protect Capability

The WP bit in each base address register can restrict write access to its range of addresses.

Fast-Termination Option

Programming the FTE bit in the base address register for the fast-termination option causes the chip-select function to terminate the cycle by asserting the internal DSACKx early, providing a two-cycle external access.

Internal DSACKx Generation for External Accesses with Programmable Wait States DSACKx can be generated internally with up to three wait states for a particular device using the DD bits in the address mask register.

Full 32-Bit Address Decode with Address Space Checking
The FC bits in the base address register and FCM bits in the address mask
register are used to select address spaces for which the chip selects will be
asserted.

4.2.4.2 GLOBAL CHIP-SELECT OPERATION. Global chip-select operation allows address decode for a boot ROM before system initialization occurs. CS0 is the global chip-select output, and its operation differs from the other external chip-select outputs following reset. When the CPU32 begins fetching after reset, CS0 is asserted for every address until the V-bit in the module address base register (MBAR) is set.

Global chip select provides a 16-bit port with three wait states, which allows a boot ROM to be located in any address space and still provide the stack pointer and program counter values at \$00000000 and \$00000004, respectively. Global chip select does not provide write protection and responds to all function codes. CS0 operates in this manner until the V-bit is set in the CS0 base address register. CS0 can be programmed to continue decode for a range of addresses after the V-bit is set, provided the desired address range is first loaded into base address register 0. After the V-bit is set for CS0, global chip select can only be restarted with a system reset.

A system can use an 8-bit boot ROM if an external 8-bit DSACK is generated which responds in two wait states or less. See **Section 7 Applications** for a discussion.

4.2.5 External Bus Interface

This section describes port A and port B functions. Refer to **Section 3 Bus Operation** for more information about the external bus interface.

4.2.5.1 PORT A. Port A pins can be independently programmed to be either addresses A31–A24, discrete I/O pins, or IACKx pins. The port A pin assignment registers (PPARA1 and PPARA2) control the function of the port A pins as shown in Table 4-4. Upon reset, port A is configured as input pins. If the system uses these signals as addresses, pulldowns should be put on these signals to avoid indeterminate values until the port A registers can be programmed.

		Pin Function	
Signal	PPARA1 BIT = 0 PPARA2 BIT = 0	PPARA1 BIT = 1 PPARA2 BIT = X	PPARA1 BIT = 0 PPARA2 BIT = 1
A31	A31	PORT A7	IACK7
A30	A30	PORT A6	IACK6
A29	A29	PORT A5	IACK5
A28	A28	PORT A4	IACK4
A27	A27	PORT A3	IACK3
A26	A26	PORT A2	IACK2

Table 4-4. Port A Pin Assignment Register Function

A25	A25	PORT A1	IACK1
A24	A24	PORT A0	_

4.2.5.2 PORT B. Port B pins can be independently programmed to be IRQx and MODCK pins, or discrete I/O pins. The port B pin assignment register (PPARB) controls the function of the port B pins as shown in Table 4-5. Upon reset, port B is configured to provide for interrupt request inputs and MODCK.

Table 4-5. Port B Pin Assignment Register

	Pin Function					
Signal	PPARB BIT = 0	PPARB BIT = 1				
IRQ7	PORT B7	IRQ7				
IRQ6	PORT B6	IRQ6				
IRQ5	PORT B5	IRQ5				
IRQ4	PORT B4	IRQ4				
IRQ3	PORT B3	IRQ3				
IRQ2	PORT B2	IRQ2				
IRQ1	PORT B1	IRQ1				
MODCK	PORT B0	MODCK				

NOTE: MODCK has no function after reset.

4.2.6 Low-Power Stop

Executing the LPSTOP instruction provides reduced power consumption when the MC68330 is idle, with only the SIM40 remaining active. Operation of the SIM40 clock and CLKOUT during LPSTOP is controlled by the STSIM and STEXT bits in the SYNCR (see Table 4-3). LPSTOP disables the clock to the software watchdog in the low state. The software watchdog remains stopped until the LPSTOP mode is ended and begins to run again on the next rising clock edge.

NOTE

When the CPU32 executes the STOP instruction (as opposed to LPSTOP), the software watchdog continues to run. If the software watchdog is enabled, it issues a reset or interrupt when timeout occurs.

The periodic interrupt timer does not respond to an LPSTOP instruction; thus, it can be used to exit LPSTOP as long as the interrupt request level is higher than the CPU32 interrupt mask level. To stop the periodic interrupt timer while in LPSTOP, the PITR must be loaded with a zero value before LPSTOP is executed. The bus monitor, double bus fault monitor, and spurious interrupt monitor are all inactive during LPSTOP.

If an external device requires additional time to prepare for entry into LPSTOP mode, entry can be delayed by asserting HALT (see **3.4.2 LPSTOP Broadcast Cycle**).

4.2.7 Freeze

FREEZE is asserted by the CPU32 if a breakpoint is encountered with background mode enabled. Refer to **Section 5 CPU32** for more information on the background mode. When FREEZE is asserted, the double bus fault monitor and spurious interrupt monitor continue to operate normally. However, the software watchdog and the periodic interrupt timer may be affected. Setting the FRZ1 bit in the MCR disables the software watchdog when FREEZE is asserted, and setting the FRZ0 bit in the MCR disables the periodic interrupt timer when FREEZE is asserted.

4.3 PROGRAMMER'S MODEL

Figure 4-7 is a programmer's model (register map) of all registers in the SIM40. For more information about a particular register, refer to the description of the module or function indicated in the right column. The ADDR (address) column indicates the offset of the register from the address stored in the base address register. The FC (function code) column indicates whether a register is restricted to supervisor access (S) or programmable to exist in either supervisor or user space (S/U).

ADDR	FC	15	8 7	0				
000	S	MODULE CONFIGUI	SYSTEM					
				PROTECTION				
004	S	CLOCK SYNTHESIZED C	CONTROL REGISTER (SYNCR)	7 сьоск				
004	S	AUTOVECTOR REGISTER (AVR)	RESET STATUS REGISTER (RSR)	SYSTEM				
000	3	AUTOVECTOR REGISTER (AVR)	RESET STATUS REGISTER (NSK)	PROTECTION				
040	S/U	RESERVED	DODT A DATA (DODTA)	T EBI				
010			PORT A DATA (PORTA)					
012	S/U	RESERVED	PORT A DATA DIRECTION (DDRA)	→				
014	S	RESERVED	PORT A PIN ASSIGNMENT 1 (PPRA1)	EBI				
016	S	RESERVED	PORT A PIN ASSIGNMENT 2 (PPRA2)	EBI				
018	S/U	RESERVED	PORT B DATA (PORTB)	EBI				
01A	S/U	RESERVED	PORT B DATA (PORTB1)	EBI				
01C	S/U	RESERVED	PORT B DATA DIRECTION (DDRB)	EBI				
01E	S	RESERVED	PORT B PIN ASSIGNMENT (PPARB)	EBI				
020	S	SW INTERRUPT VECTOR (SWIV)	SYSTEM PROTECTION CONTROL	SYSTEM				
			(SYPCR)	PROTECTION				
022	S	PERIODIC INTERRUPT	CONTROL REGISTER (PICR)	SYSTEM				
			_	PROTECTION				
024	S	PERIODIC INTERRUP	T TIMING REGISTER (PITR)	SYSTEM				
	_			PROTECTION				
026	S	RESERVED	SOFTWARE SERVICE (SWSR)	SYSTEM				
				PROTECTION				
040	S	ADDRES	S MASK 1 CS0	CHIP SELECT				
042	S	ADDRES	SS MASK 2 CS0	CHIP SELECT				
044	S	BASE AD	CHIP SELECT					
046	S	BASE AD	CHIP SELECT					
048	S	ADDRES	CHIP SELECT					
04A	S	ADDRES	CHIP SELECT					
04C	s	BASE AD	CHIP SELECT					
04E	s		BASE ADDRESS 2 CS1					
050	S	ADDRES	CHIP SELECT					
052	S		SS MASK 2 CS2	CHIP SELECT				
054	S	BASE AD	CHIP SELECT					
056	S		DDRESS 2 CS2	CHIP SELECT				
058	S		SS MASK 1 CS3	CHIP SELECT				
05A	S		SS MASK 2 CS3	CHIP SELECT				
05C	S		DDRESS 1 CS3	CHIP SELECT				
05E	S			CHIP SELECT				
OOL	O	BASE ADDRESS 2 CS3 CHIP SELECT						

Figure 4-7. SIM40 Programming Model

In the registers discussed in the following pages, the number in the upper right-hand corner indicates the offset of the register from the address stored in the module base address register. The numbers on the top line of the register represent the bit position in the register. The second line contains the mnemonic for the bit. The numbers below the

register represent the bit values after reset. The access privilege is indicated in the lower right-hand corner.

4.3.1 Module Base Address Register

Modu	ıle Ba	se A	ddres	s Re	gister	1							\$	0003	FF00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BA3	BA3(BA29	BA28	BA27	BA26	BA2	BA2₄	BA2	BA22	BA2′	BA2(BA19	BA18	BA17	BA16
RESET 0	0	0	0	0	0	0	0	0	0	0	0	°C	o PU S	o pace	0 Only
Modu	ıle Ba	ise A	ddres	s Re	gister	2							\$	0003	FF02
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BA15	BA14	BA13	BA12	0	0	0	AS7	AS6	AS5	AS4	AS3	AS2	AS1	AS0	V
RESET 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
												('	PU S	naca	(Inl/

BA31-BA12 — Base Address Bits 31-12

The base address field is the upper 20 bits of the module base address register, providing for block starting locations in increments of 4K-bytes.

AS7-AS0 — Address Space Bits 8-1

The address space field allows particular address spaces to be masked, placing the 4K module block into a particular address space(s). If an address space is masked, an access to the register block location in that address space becomes an external access. The module block is not accessed. The address space bits are:

AS7 — mask CPU space	address space (FC2-FC0=111)
AS6 — mask supervisor program	address space (FC2–FC0=110)
AS5 — mask supervisor data	address space (FC2–FC0=101)
AS4 — mask [Motorola reserved]	address space (FC2–FC0=100)
AS3 — mask [user reserved]	address space (FC2–FC0=011)
AS2 — mask user program	address space (FC2–FC0=010)
AS1 — mask user data	address space (FC2–FC0=001)
AS0 — mask [Motorola reserved]	address space (FC2–FC0=000)

For each address space bit:

1=Mask this address space from the internal module selection. The bus cycle goes external.

0=Decode for the internal module block.

V — Valid Bit

This bit indicates when the contents of the module base address register are valid. The base address value is not used; therefore, all internal module registers are not accessible until the V-bit is set.

1=Contents valid

0=Contents not valid

NOTE

An access to this register does not affect external space, since the cycle is not run externally.

The following is example code for accessing the module base address register (MBAR).

MBAR can be read using the following code: (Register D0 will contain the value of MBAR.)

#7,D0	load D0 with the CPU space function code
D0,SFC	load SFC to indicate CPU space
\$3FF00,A0	load A0 with the address of MBAR
(A0),D0	load D0 with the contents of MBAR
	D0,SFC \$3FF00,A0


MBAR can be written to using the following code: (Address \$0003FF00 in CPU space (MBAR) will be loaded with the value \$FFFF F001. This will set the base address of the internal registers to \$FFFFF.)

MOVE	#7,D0	load D0 with the CPU space function code
MOVEC	D0,DFC	load SFC to indicate CPU space
LEA	\$3FF00,A0	load A0 with the address of MBAR
MOVE.L	#\$FFFFF001,D0	load D0 with the value to be written into MBAR
MOVES.L	D0,(A0)	write the value contained in D0 into MBAR

4.3.2 System Configuration and Protection Registers

The following paragraphs provide descriptions of the system configuration and protection registers.

4.3.2.1 MODULE CONFIGURATION REGISTER (MCR). The MCR, which controls the SIM40 configuration, can be read or written at any time.



FRZ1 — Freeze Software Watchdog Enable

- 1=When FREEZE is asserted, the software watchdog counters are disabled, preventing interrupts from occurring during software debug.
- 0=When FREEZE is asserted, the software watchdog counters continue to run. See **4.2.7 Freeze** for more information.

FRZ0 — Freeze Periodic Interrupt Timer Enable

- 1=When FREEZE is asserted, the periodic interrupt timer counters are disabled.
- 0=When FREEZE is asserted, the periodic interrupt timer counters continue to operate as programmed.

AVEC — Autovector

- 1=Chip select 0 will be disabled, and this pin will fuction as an autovector input to the device.
- 0=The device will be configured with chip select 0 enabled.

SHEN1, SHEN0 — Show Cycle Enable

These two control bits determine what the EBI does with the external bus during internal transfer operations (See Table 4-6). A show cycle allows internal transfers to be externally monitored. The address, data, and control signals (except for AS) are driven externally. DS is used to signal address strobe timing for show cycles. Data is valid on the next falling clock edge after DS is negated. However, data is not driven externally and AS and DS are not asserted externally for internal accesses unless show cycles are enabled.

If external bus arbitration is disabled, the EBI will not recognize an external bus request until arbitration is enabled again. When SHEN1 is set, an external bus request causes an internal master to stop its current cycle and relinquish the internal bus. The internal master resumes running cycles on the bus after BR and BGACK are negated. To prevent bus conflicts, external peripherals must not attempt to initiate cycles during show cycles with arbitration disabled.

SHEN1	SHEN0	ACTION
0	0	Show cycles disabled, external arbitration enabled
0	1	Show cycles enabled, external arbitration disabled
1	Х	Show cycles enabled, external arbitration enabled

Table 4-6. Show Cycle Control Bits

SUPV — Supervisor/User Data Space


The SUPV bit defines the SIM40 global registers as either supervisor data space or user (unrestricted) data space.

- 1=The SIM40 registers defined as supervisor/user are restricted to supervisor data access (FC2–FC0=\$5). An attempted user-space write is ignored and returns BERR.
- 0=The SIM40 registers defined as supervisor/user data are unrestricted (FC2 is a don't care).

IARB3 – IARB0 — Interrupt Arbitration Bits 3–0

The reset value of IARB is \$F, allowing the SIM40 to arbitrate during an IACK cycle immediately after reset. The system software should initialize the IARB field to a value from \$F (highest priority) to \$1 (lowest priority). A value of \$0 prevents arbitration and causes all SIM40 interrupts, including external interrupts, to be discarded as extraneous.

4.3.2.2 AUTOVECTOR REGISTER (AVR). The AVR contains bits that correspond to external interrupt levels that require an autovector response. Setting a bit allows the SIM40 to assert an internal AVEC during the IACK cycle in response to the specified interrupt request level. This register can be read and written at any time.



NOTE:

The IARB field in the MCR must contain a value other than \$0 for the SIM40 to autovector for external interrupts.

4.3.2.3 RESET STATUS REGISTER (RSR). The RSR contains a bit for each reset source to the SIM40. A set bit indicates the last type of reset that occurred, and only one bit can be set in the register. The RSR is updated by the reset control logic when the SIM40 comes out of reset. This register can be read at any time; a write has no effect. For more information, see **Section 3 Bus Operation.**

RSR							\$007
7	6	5	4	3	2	1	0
EXT	POV	SW	DBF	0	LOC	SYS	0
				,	Super	visor	Only

EXT — External Reset

1=The last reset was caused by an external signal driving RESET.

POW — Power-Up Reset

1=The last reset was caused by the power-up reset circuit.

SW — Software Watchdog Reset

1=The last reset was caused by the software watchdog circuit.

DBF — Double Bus Fault Monitor Reset

1=The last reset was caused by the double bus fault monitor.

LOC — Loss of Clock Reset

1=The last reset was caused by a loss of frequency reference to the clock function.


This reset can only occur if the RSTEN bit in the clock function is set and the VCO is enabled.

SYS — System Reset

- 1=The last reset was caused by the CPU32 executing a reset instruction. The system reset does not load a reset vector or affect any internal CPU32 registers or SIM40 configuration registers, but does reset external devices.
- **4.3.2.4 SOFTWARE INTERRUPT VECTOR REGISTER (SWIV).** The SWIV contains the 8-bit vector that is returned by the SIM40 during an IACK cycle in response to an interrupt generated by the software watchdog. This register can be read or written at any time. This register is set to the uninitialized vector, \$0F, at reset.

(SWIV							\$020
	7	6	5	4	3	2	1	0
	SWIV ⁻	SWIV	SWIV	SWIV	SWIV:	SWIV	SWIV	SWIV
İ	RESET 0	0	0	0	1	1	1	1
					5	Super	visor	Only

4.3.2.5 SYSTEM PROTECTION CONTROL REGISTER (SYPCR). The SYPCR controls the system monitors, the prescaler for the software watchdog, and the bus monitor timing. This register can be read at any time, but can be written only once after reset.



SWE — Software Watchdog Enable

1=Software watchdog enabled

0=Software watchdog disabled

See 4.2.2.5 Software Watchdog for more information.


SWRI — Software Watchdog Reset/Interrupt Select

1=Software watchdog causes a system reset.

0=Software watchdog causes a level 7 interrupt to the CPU32.

SWT1, SWT0 — Software Watchdog Timing

These bits, along with the SWP bit in the PITR, control the divide ratio used to establish the timeout period for the software watchdog. The software watchdog timeout period is given by the following formula:



The software watchdog timeout period, listed in Table 4-7, gives the formula to derive the software watchdog timeout for any clock frequency. The timeout periods are listed for a 32.768-kHz crystal used with the VCO, and for a 16.777-MHz external oscillator.

Table 4-7. Deriving Software Watchdog Timeout

SWP	SWT1	SWT0	Software Timeout Period	32.768-kHz Crystal Period	16.777-MHz External Clock Period
0	0	0	2 ⁹ /EXTAL Input Frequency	15.6 ms	30 μs
0	0	1	2 ¹¹ /EXTAL Input Frequency	62.5 ms	122 µs
0	1	0	2 ¹³ /EXTAL Input Frequency	250 ms	488 μs
0	1	1	2 ¹⁵ /EXTAL Input Frequency	1 s	1.45 µs
1	0	0	2 ¹⁸ /EXTAL Input Frequency	8 s	15.6 µs
1	0	1	2 ²⁰ /EXTAL Input Frequency	32 s	62.5 µs
1	1	0	2 ²² /EXTAL Input Frequency	128 s	250 μs
1	1	1	2 ²⁴ /EXTAL Input Frequency	512 s	1 μs

NOTE

When the SWP and SWT bits are modified to select a software timeout other than the default, the software service sequence (\$55 followed by \$AA written to the software service register) must be performed before the new timeout period takes effect.

Refer to **4.2.2.5 Software Watchdog** for more information.

DBFE — Double Bus Fault Monitor Enable

1=Enable double bus fault monitor function

0=Disable double bus fault monitor function

For more information, see **4.2.2.3 Double Bus Fault Monitor** and **Section 5 CPU32**.

BME — Bus Monitor External Enable

1=Enable bus monitor function for an internal-to-external bus cycle.

0=Disable bus monitor function for an internal-to-external bus cycle.

For more information see 4.2.2.2 Internal Bus Monitor.

BMT — Bus Monitor Timing.

These bits select the timeout period for the bus monitor (see Table 4-8).

Table 4-8. BMT Encoding

BMT1	вмто	Bus Monitor Timeout Period
0	0	64 system clocks (CLKOUT)
0	1	32 system clocks
1	0	16 system clocks
1	1	8 system clocks

4.3.2.6 PERIODIC INTERRUPT CONTROL REGISTER (PICR). The PICR contains the interrupt level and the vector number for the periodic interrupt request. This register can be read or written at any time. Bits 15–11 are unimplemented and always return zero; a write to these bits has no effect.

PICR \$022

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	PIRQL	PIRQL	PIRQL	PIV7	PIV€	PIVŧ	PIV4	PIV	PIV2	PIV1	PIV(
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
												;	Supe	rvisor	Only

PIRQL2-PIRQL0 — Periodic Interrupt Request Level

These bits contain the periodic interrupt request level. Table 4-9 lists which interrupt request level is asserted during an IACK cycle when a periodic interrupt is generated. The periodic timer continues to run when the interrupt is disabled.

PIRQL2 PIRQL1 PIRQL0 Interrupt Request Level Periodic Interrupt Disabled 0 0 1 Interrupt Request Level 1 0 1 0 Interrupt Request Level 2 0 1 1 Interrupt Request Level 3 1 0 0 Interrupt Request Level 4 1 0 1 Interrupt Request Level 5 1 1 0 Interrupt Request Level 6 1 1 1 Interrupt Request Level 7

Table 4-9. PIRQL Encoding


NOTE:

Use caution with a level 7 interrupt encoding due to the SIM40's interrupt servicing order. See 4.2.2.7 Simultaneous Interrupts by Sources in the SIM40 for the servicing order.

PIV7-PIV0 — Periodic Interrupt Vector Bits 7-0

These bits contain the value of the vector generated during an IACK cycle in response to an interrupt from the periodic timer. When the SIM40 responds to the IACK cycle, the periodic interrupt vector from the PICR is placed on the bus. This vector number is multiplied by four to form the vector offset, which is added to the vector base register to obtain the address of the vector.

4.3.2.7 PERIODIC INTERRUPT TIMER REGISTER (PITR). The PITR contains control for prescaling the software watchdog and periodic timer as well as the count value for the periodic timer. This register can be read or written at any time. Bits 15–10 are not implemented and always return zero when read. A write does not affect these bits.



SWP — Software Watchdog Prescale

This bit controls the software watchdog clock source as shown in **4.3.2.5 System Protection Control Register (SYPCR)**.

1=Software watchdog clock prescaled by a value of 512

0=Software watchdog clock not prescaled

The SWP reset value is the inverse of the MODCK bit state on the rising edge of reset.

PTP — Periodic Timer Prescaler Control

This bit contains the prescaler control for the periodic timer.

1=Periodic timer clock prescaled by a value of 512


0=Periodic timer clock not prescaled

The PTP reset value is the inverse of the MODCK bit state on the rising edge of reset.

PITR7-PITR0 — Periodic Interrupt Timer Register Bits 7-0

The remaining bits of the PITR contain the count value for the periodic timer. A zero value turns off the periodic timer.

4.3.2.8 SOFTWARE SERVICE REGISTER (SWSR). The SWSR is the location to which the software watchdog servicing sequence is written. The software watchdog can be enabled or disabled by the SWE bit in the SYPCR. SWSR can be written at any time but returns all zeros when read.



4.3.3 Clock Synthesizer Control Register (SYNCR)

The SYNCR can be read or written only in supervisor mode. The reset state of SYNCR produces an operating frequency of 8.38-MHz, when the PLL is referenced to a 32.768-kHz reference signal. The system frequency is controlled by the frequency control bits in the upper byte of the SYNCR as follows:

$$FSYSTEM = FCRYSTAL (4(Y+1)2^{2W+X})$$

SYN	CR														\$004
15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
W	Х	Y5	Y4	Y3	Y2	Y1	Y0	RSVE	0	0	SLIMF	SLOC	RSTEN	STSIN	STEX
RESET 0	0	1	1	1	1	1	1	0	0	0	U	U	0	0	0
U = Unaffected by reset Supervisor Only												Only			

W — Frequency Control Bit

This bit controls the prescaler tap in the synthesizer feedback loop. Setting the bit increases the VCO speed by a factor of four, requiring a time delay for the VCO to relock (see equation for determining system frequency).

X — Frequency Control Bit

This bit controls a divide-by-two prescaler, which is not in the synthesizer feedback loop. Setting the bit doubles the system clock speed without changing the VCO speed, as specified in the equation for determining system frequency; therefore, no delay is incurred to relock the VCO.

Y5-Y0 — Frequency Control Bits

The Y-bits, with a value from 0–63, control the modulus downcounter in the synthesizer feedback loop, causing it to divide by the value of Y+1 (see the equation for determining system frequency). Changing these bits requires a time delay for the VCO to relock.

RSVD — Reserved

This bit is reserved for factory testing.

SLIMP — Limp Mode

1=A loss of input signal reference has been detected, and the VCO is running at approximately one-half the maximum speed (affected by the X-bit in the SYNCR register), determined from an internal voltage reference.

0=External input signal frequency is at VCO reference.

SLOCK — Synthesizer Lock

1=VCO has locked onto the desired frequency (or system clock is driven externally). 0=VCO is enabled, but has not yet locked.

RSTEN — Reset Enable

1=Loss of input signal causes a system reset.

0=Loss of input signal causes the VCO to operate at a nominal speed without external reference (limp mode), and the device continues to operate at that speed.

STSIM — Stop Mode System Integration Clock

1=When LPSTOP is executed, the SIM40 clock is driven from the VCO.

0=When LPSTOP is executed, the SIM40 clock is driven from an external crystal or oscillator, and the VCO is turned off to conserve power.

STEXT — Stop Mode External Clock

1=When the LPSTOP instruction is executed, the external clock pin (CLKOUT) is driven from the SIM40 clock as determined by the STSIM bit.

0=When the LPSTOP instruction is executed, the external clock is held low to conserve power.

4.3.4 Chip-Select Registers

The following paragraphs provide descriptions of the registers in the chip-select function, and an example of how to program the registers.

4.3.4.1 BASE ADDRESS REGISTERS. There are four 32-bit base address registers in the chip-select function, one for each chip-select signal.

Base	Addı	'ess	l								\$044	1, \$0∠	4C, \$(054, 🤄	\$05C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BA3	BA3(BA2	BA2	BA2	BA2	BA2	BA2	BA2	BA2:	BA2	BA2	BA1	BA1	BA1	BA1
RESET U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
												,	Super	rvisor	Only
Base	Addı	ess 2	2								\$046	5, \$04	4E, \$0	056, \$	\$05E
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BA1	BA1	BA1	BA1:	BA1	BA1(BA!	BA{	FC3	FC2	FC1	FC0	WF	FTE	NCS	V
RESET	U	U	U	U	U	U	U	U	U	U	U	U	U	0	0

BA31-BA8 — Base Address Bits 31-8

The base address field, the upper 24 bits of each base address register, selects the starting address for the chip select. The corresponding bits in AM31 – AM8 in the address mask register define the size of the block specified by the chip select. The base address field (and the function code field) is compared to the address on the address bus to determine if a chip select should be generated.

FC3-FC0 — Function Code Bits 3-0

The value programmed in this field causes a chip select to be asserted for a certain address space type. There are eight address spaces specified as either user or supervisor, program or data, and CPU. These bits should be used to allow access to one type of address space in the user program. If access to more than one type of address space is desired, the function code mask bits should be used in addition to the function code bits. To prevent access to CPU space, set the NCS bit.

NOTE:

Since FC3 is not implemented in the MC68330, the programmer must set FC3 to zero in this register.

WP — Write Protect

This bit can restrict write accesses to the address range in a base address register. An attempt to write to the range of addresses specified in a base address register that has this bit set returns BERR.

1=Only read accesses allowed

0=Either read or write allowed

FTE — Fast-Termination Enable

This bit causes the cycle to terminate early with an internal DSACKx, giving a fast two-clock external access. When clear, all external cycles are at least three clocks. If fast termination is enabled, the DD bits of the corresponding address mask register are overridden (see **Section 3 Bus Operation**).

1=Fast-termination cycle enabled (termination determined by PS bits)

0=Fast-termination cycle disabled (termination determined by DD and PS bits)

NCS — No CPU Space

This bit specifies whether or not a chip select will assert on a CPU space access cycle. If both supervisor data and program accesses are desired, while ignoring CPU space accesses, then this bit should be set. The NCS bit is cleared at reset.

1=Suppress the chip select when accessing CPU space

0=Asserts the chip select on CPU space accesses

V — Valid Bit

This bit indicates that the contents of its base address register and address mask register pair are valid. The programmed chip selects do not assert until the V-bit is set.

1=Contents valid

0=Contents not valid

4.3.4.2 ADDRESS MASK REGISTERS. There are four 32-bit address mask registers in the chip-select function, one for each chip-select signal.

Address Mask 1 \$040, \$048, \$050, \$058													\$058		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AM3	AM3	AM2	AM2	AM2	AM2	AM2	AM2	AM2	AM2	AM2	AM2	AM1!	A1M	AM1 [·]	AM1
RESET															
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
												(Super	rvisor	Only
Address Mask 2 \$042, \$04A, \$052, \$05A															
Addr	ess N	/lask	2								\$04	42, \$0	04A, S	\$052,	\$05A
Addre 15	ess N	/lask 2	2	11	10	9	8	7	6	5	\$0 ₄	42, \$0	04A, \$	\$052, 1	\$05A
				11 AM1	10 AM1	9 AM!	8 AM8	7 FCM3	6 FCM2	5 FCM1		, .	04A, 9	\$052, 1 PS1	\$05A 0 PS(
15	14	13	12					7 FCM:			4	3	2	1	0

AM31-AM8 — Address Mask Bits 31-8

The address mask field, the upper 24 bits of each address mask register, defines the chip select block size. The block size is equal to 2ⁿ, where

n = (number of 1's in the address mask register bits 31-8) + 8.

Any set bit masks the corresponding base address register bit (base address register bit becomes a don't care). By masking the address bits independently, external devices of different size address ranges can be used. Address mask bits can be set or cleared in any order in the field, allowing a resource to reside in more than one area of the address map. This field can be read or written at any time.

FCM3-FCM0 — Function Code Mask Bits 3-0

This field can be used to mask certain function code bits, allowing more than one address space type to be assigned to a chip select. Any set bit masks the corresponding function code bit.

NOTE:

Since FC3 is not implemented in the MC68330, the programmer must set FCM3 to zero in this register.

DD1, DD0 — DSACK Delay Bits 1 and 0

This field determines the number of wait states added before DSACKx is returned for that entry. Table 4-10 lists the encoding for the DD bits.

NOTE:

The port size field must be programmed for a DSACKx response, or the DD bits have no significance.

Table 4-10. DD Encoding

DD1	DD0	Response
0	0	Zero Wait State
0	1	One Wait State
1	0	Two Wait States
1	1	Three Wait States

PS1, PS0 — Port Size Bits 1 and 0

This field determines whether a given chip select responds with DSACKx and, if so, what port size is returned. Table 4-11 lists the encoding for the PS bits.

Table 4-11. PS Encoding

PS1	PS0	Mode
0	0	Reserved
0	1	16-Bit Port
1	0	8-Bit Port
1	1	External DSACKx Response

To use the external DSACKx pin, PS1-0 = 11 should be selected. The DD bits then have no significance.

4.3.4.3 CHIP SELECT REGISTERS PROGRAMMING EXAMPLE. The following is an example of programming a chip select at starting address \$40000, for a block size of 256K-bytes, accessing supervisor and user data spaces with a 16-bit port requiring two wait states. There will be no write protection, no fast termination, and no CPU space accesses.


base address 1 = \$0004base address 2 = \$0013

address mask 1 = \$0003 address mask 2 = \$FF49

4.3.5 External Bus Interface Control

The following paragraphs describe the registers that control the I/O pins used with the external bus interface. Refer to the **Section 3 Bus Operation** for more information about the external bus interface. For a list of pin numbers used with port A and port B, see the pinout diagram in **Section 9 Ordering Information and Mechanical Data. Section 2 Signal Descriptions** shows a block diagram of the port control circuits.

4.3.5.1 PORT A PIN ASSIGNMENT REGISTER 1 (PPARA1). PPARA1 selects between an address and discrete I/O function for the port A pins. Any set bit defines the corresponding pin to be an I/O pin, controlled by the port A data and data direction registers. Any cleared bit defines the corresponding pin to be an address bit as defined in the following register diagram. Bits set in this register override the configuration setting of PPARA2. The all-ones reset value of PPARA1 configures it as an input port. This register can be read or written at any time.



4.3.5.2 PORT A PIN ASSIGNMENT REGISTER 2 (PPARA2). PPARA2 selects between an address and IACKx function for the port A pins. Any set bit defines the corresponding pin to be an IACKx output pin. Any cleared bit defines the corresponding pin to be an address bit as defined in the register diagram. Any set bits in PPARA1 override the configuration set in PPARA2. Bit 0 has no function in this register because there is no level-zero interrupt. This register can be read or written at any time.

PF	PAR	A2						\$017
	7	6	5	4	3	2	1	0
1/	\CK	IACK	IACK:	IACK-	IACK:	IACK:	IACK	0
(A31	(A30	(A29	(A28	(A27	(A26	(A25	0
RE	SET							
	0	0	0	0	0	0	0	0
						Supe	ervisoi	Only

The IACKx signals are asserted if a bit in PPARA2 is set and the CPU32 services an external interrupt at the corresponding level. IACKx signals have the same timing as address strobes.

NOTE:

Upon reset, port A is configured as an input port.


4.3.5.3 PORT A DATA DIRECTION REGISTER (DDRA). DDRA controls the direction of the pin drivers when the pins are configured as I/O. Any set bit configures the corresponding pin as an output. Any cleared bit configures the corresponding pin as an input. This register affects only pins configured as discrete I/O. This register can be read or written at any time.

DDRA S						\$013		
7	6	5	4	3	2	1	0	
DD7	DD(DDŧ	DD₄	DD:	DD2	DD1	DD(
RESET 0	0	0	0	0	0	0	0	
				Supervisor/User				


4.3.5.4 PORT A DATA REGISTER (PORTA). PORTA affects only pins configured as discrete I/O. A write to the port A data register is stored in the internal data latch, and, if any port A pin is configured as an output, the value stored for that bit is driven on the pin. A read of the port A data register returns the value at the pin only if the pin is configured as discrete input. Otherwise, the value read is the value stored in the internal data latch. This register can be read or written at any time.

PORTA							\$011	
	7	6	5	4	3	2	1	0
	P7	P6	P5	P4	P3	P2	P1	P0
F	RESET	U	U	U	U	U	U	U

4.3.5.5 PORT B PIN ASSIGNMENT REGISTER (PPARB). PPARB is used to select between the interrupts and MODCK, and a discrete I/O port. Any set bit defines the corresponding pin to be an IRQ input. Any cleared bit defines the corresponding pin to be a discrete I/O pin. The MODCK signal has no function after reset. The PPARB is configured to all-ones at reset to provide for interrupt request inputs and MODCK. This register can be read or written at any time.



4.3.5.6 PORT B DATA DIRECTION REGISTER (DDRB). DDRB controls the direction of the pin drivers when the pins are configured as I/O. Any set bit configures the corresponding pin as an output. Any cleared bit configures the corresponding pin as an input. This register affects only pins configured as discrete I/O. This register can be read or written at any time.



4.3.5.7 PORT B DATA REGISTER (PORTB, PORTB1). This is a single register that can be accessed at two different addresses. The port B data register affects only those pins configured as discrete I/O. A write is stored in the internal data latch, and, if any port B pin is configured as an output, the value stored for that bit is driven on the pin. A read of this register returns the value stored in the register only if the pin is configured as a discrete output. Otherwise, the value read is the value of the pin. This register can be read or written at any time.

PORTB, PORTB1						\$019,	01B
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0
RESET U	U	U	U	U	U	U	U
Supervisor/Use							

SECTION 5 CPU32

The CPU32, the first-generation instruction processing module of the M68300 Family, is based on the industry-standard MC68000 core processor. It has many features of the MC68010 and MC68020 as well as unique features suited for high-performance processor applications. The CPU32 provides a significant performance increase over the MC68000 CPU, yet maintains source-code and binary-code compatibility with the M68000 Family.

5.1 OVERVIEW

The CPU32 is designed to interface to the intermodule bus (IMB), allowing interaction with other IMB submodules. In this manner, integrated processors can be developed that contain useful peripherals on-chip. This integration provides high-speed accesses among the IMB submodules, increasing system performance.

Another advantage of the CPU32 is low power consumption. The CPU32 is implemented in high-speed complementary metal-oxide semiconductor (HCMOS) technology, providing low power use during normal operation. During periods of inactivity, the low-power stop (LPSTOP) instruction can be executed, shutting down the CPU32 and other IMB modules, greatly reducing power consumption.

Ease of programming is an important consideration when using an integrated processor. The CPU32 instruction format reflects a predominate register-memory interaction philosophy. All data resources are available to all operations that require them. The programming model includes eight multifunction data registers and seven general-purpose addressing registers. The data registers readily support 8-bit (byte), 16-bit (word), and 32-bit (long-word) operand lengths for all operations. Address manipulation is supported by word and long-word operations. Although the program counter (PC) and stack pointers (SP) are special-purpose registers, they are also available for most data addressing activities. Ease of program checking and diagnosis is enhanced by trace and trap capabilities at the instruction level.

As processor applications become more complex and programs become larger, high-level language (HLL) will become the system designer's choice in programming languages. HLL aids in the rapid development of complex algorithms with less error, and is readily portable. The CPU32 instruction set will efficiently support HLL.

5.1.1 Features

Features of the CPU32 are as follows:

- Fully Upward-Object-Code Compatible with M68000 Family
- Virtual Memory Implementation
- Loop Mode of Instruction Execution
- Fast Multiply, Divide, and Shift Instructions
- Fast Bus Interface with Dynamic Bus Port Sizing
- Improved Exception Handling for Embedded Control Applications
- Additional Addressing Modes
 - Scaled Index
 - Address Register Indirect with Base Displacement and Index
 - Expanded PC Relative Modes
 - 32-Bit Branch Displacements
- Instruction Set Additions
 - High-Precision Multiply and Divide
 - Trap On Condition Codes
 - Upper and Lower Bounds Checking
- Enhanced Breakpoint Instruction
- Trace on Change of Flow
- Table Lookup and Interpolate Instruction
- LPSTOP Instruction
- Hardware Breakpoint Signal, Background Mode
- Fully Static Implementation

A block diagram of the CPU32 is shown in Figure 5-1. The major blocks depicted operate in a highly independent fashion that maximizes concurrences of operation while managing the essential synchronization of instruction execution and bus operation. The bus controller loads instructions from the data bus into the decode unit. The sequencer and control unit provide overall chip control, managing the internal buses, registers, and functions of the execution unit.

5.1.2 Virtual Memory

A system that supports virtual memory has a limited amount of high-speed physical memory that can be accessed directly by the processor and maintains an image of a much larger "virtual" memory on a secondary storage device. When the processor attempts to access a location in the virtual memory map that is not resident in physical memory, a page fault occurs. The access to that location is temporarily suspended while the necessary data is fetched from secondary storage and placed in physical memory. The CPU32 uses instruction restart, which requires that only a small portion of the internal machine state be saved. After correcting the page fault, the machine state is restored, and the instruction is refetched and restarted. This process is completely transparent to the application program.




Figure 5-1. CPU32 Block Diagram

5.1.3 Loop Mode Instruction Execution

The CPU32 has several features that provide efficient execution of program loops. One of these features is the DBcc looping primitive instruction. To increase the performance of the CPU32, a loop mode has been added to the processor. The loop mode is used by any single-word instruction that does not change the program flow. Loop mode is implemented in conjunction with the DBcc instruction. Figure 5-2 shows the required form of an instruction loop for the processor to enter loop mode.




Figure 5-2. Loop Mode Instruction Sequence

The loop mode is entered when the DBcc instruction is executed and the loop displacement is -4. Once in loop mode, the processor performs only the data cycles associated with the instruction and suppresses all instruction fetches. The termination condition and count are checked after each execution of the data operations of the looped instruction. The CPU32 automatically exits the loop mode on interrupts or other exceptions.

5.1.4 Vector Base Register

The vector base register (VBR) contains the base address of the 1024-byte exception vector table, which consists of 256 exception vectors. Exception vectors contain the

memory addresses of routines that begin execution at the completion of exception processing. These routines perform a series of operations appropriate for the corresponding exceptions. Because the exception vectors contain memory addresses, each consists of one long word, except for the reset vector. The reset vector consists of two long words: the address used to initialize the SSP and the address used to initialize the PC.

The address of an interrupt exception vector is derived from an 8-bit vector number and the VBR. The vector numbers for some exceptions are obtained from an external device; other numbers are supplied automatically by the processor. The processor multiplies the vector number by four to calculate the vector offset, which is added to the VBR. The sum is the memory address of the vector. All exception vectors are located in supervisor data space, except the reset vector, which is located in supervisor program space. Only the initial reset vector is fixed in the processor's memory map; once initialization is complete, there are no fixed assignments. Since the VBR provides the base address of the vector table, the vector table can be located anywhere in memory; it can even be dynamically relocated for each task that is executed by an operating system. Refer to **5.6 Exception Processing** for additional details.



5.1.5 Exception Handling

The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary internal copy of the status register (SR) is made, and the SR is set for exception processing. During the second step, the exception vector is determined. During the third step, the current processor context is saved. During the fourth step, a new context is obtained, and the processor then proceeds with instruction processing.

Exception processing saves the most volatile portion of the current context by pushing it on the supervisor stack. This context is organized in a format called the exception stack frame. This information always includes the SR and PC context of the processor when the exception occurred. To support generic handlers, the processor places the vector offset in the exception stack frame. The processor also marks the frame with a frame format. The format field allows the return-from-exception (RTE) instruction to identify what information is on the stack so that it may be properly restored.

5.1.6 Addressing Modes

Addressing in the CPU32 is register oriented. Most instructions allow the results of the specified operation to be placed either in a register or directly in memory; this flexibility eliminates the need for extra instructions to store register contents in memory.

The seven basic addressing modes are as follows:

- Register Direct
- Register Indirect
- Register Indirect with Index
- Program Counter Indirect with Displacement

- Program Counter Indirect with Index
- Absolute
- Immediate

Included in the register indirect addressing modes are the capabilities to postincrement, predecrement, and offset. The PC relative mode also has index and offset capabilities. In addition to these addressing modes, many instructions implicitly specify the use of the SR, SP and/or PC. Addressing is explained fully in **5.3 Data Organization and Addressing Capabilities**.

5.1.7 Instruction Set

The instruction set of the CPU32 is very similar to that of the MC68020 (see Table 5-1). Two new instructions have been added to facilitate embedded control applications: LPSTOP and table lookup and interpolate (TBL). The following M68020 instructions are not implemented on the CPU32:

BFxxx — Bit Field Instructions (BFCHG, BFCLR, BFEXTS, BFEXTU, BFFFO, BFINS, BFSET, BFTST)

CALLM, RTM — Call Module, Return Module

CAS, CAS2 — Compare and Set (Read-Modify-Write Instructions)

cpxxx — Coprocessor Instructions (cpBcc, cpDBcc, cpGEN, cpRESTORE, cpSAVE, cpScc, cpTRAPcc)

PACK, UNPK — Pack, Unpack BCD Instructions

The CPU32 traps on unimplemented instructions or illegal effective addressing modes, allowing user-supplied code to emulate unimplemented capabilities or to define special-purpose functions. However, Motorola reserves the right to use all currently unimplemented instruction operation codes for future M68000 core enhancements.

5.1.7.1 TABLE LOOKUP AND INTERPOLATE INSTRUCTIONS. To maximize throughput for real-time applications, reference data is often "particulated" and stored in memory for quick access. The storage of each data point would require an inordinate amount of memory. The table instruction requires only a sample of data points stored in the array, thus reducing memory requirements. Intermediate values are recovered with this instruction via linear interpolation. The results may be rounded by a round-to-nearest algorithm.

Table 5-1. Instruction Set Summary

Mnemonic	Description			
ABCD	Add Decimal with Extend			
ADD	Add			
ADDA	Add Address			
ADDI	Add Immediate			
ADDQ	Add Quick			
AND	Logical AND			
ANDI	Logical AND Immediate			
ASL	Arithmetic Shift Left			
ASR	Arithmetic Shift Right			
Bcc	Branch Conditionally (16 Tests)			
BCHG	Bit Test and Change			

Mnemonic	Description
MOVEA	Move Address
MOVE CCR	Move Condition Code Register
MOVE SR	Move to/from Status Register
MOVE USP	Move User Stack Pointer
MOVEC	Move Control Register
MOVEM	Move Multiple Registers
MOVEP	Move Peripheral Data
MOVEQ	Move Quick
MOVES	Move Alternate Address Space
MULS	Signed Multiply
MULU	Unsigned Multiply

BCLR	Bit Test and Clear			
BGND	Enter Background Mode			
BKPT	Breakpoint			
BRA	Branch Always			
BSET	Bit Test and Set			
BSR	Branch to Subroutine			
_	Bit Test			
BTST	=11.1441			
CHK	Check Register against Bounds			
CHK2	Check Register against Upper and Lower Bounds			
CLR	Clear Operand			
CMP	Compare			
CMPA	Compare Address			
CMPI	Compare Immediate			
СМРМ	Compare Memory			
CMP2	Compare Register against Upper			
	and Lower Bounds			
DBcc	Test Condition, Decrement and			
	Branch (16 Tests)			
DIVS, DIVSL	Signed Divide			
DIVU, DIVUL	Unsigned Divide			
EOR	Logical Exclusive OR			
EORI	Logical Exclusive OR Immediate			
EXG	Exchange Registers			
EXT, EXTB	Sign Extend			
ILLEGAL	Take Illegal Instruction Trap			
JMP	Jump			
JSR	Jump to Subroutine			
LEA	Load Effective Address			
LINK	Link and Allocate			
LPSTOP	Low-Power Stop			
LSL, LSR	Logical Shift Left and Right			
MOVE	Move			

NBCD	Negate Decimal with Extend				
NEG	Negate				
NEGX	Negate with Extend				
NOP	No Operation				
NOT	Ones Complement				
OR	Logical Inclusive OR				
ORI	Logical Inclusive OR Immediate				
PEA	Push Effective Address				
RESET	Reset External Devices				
ROL, ROR	Rotate Left and Right				
ROXL, ROXR	Rotate with Extend Left and Right				
RTD	Return and Deallocate				
RTE	Return from Exception				
RTR	Return and Restore				
RTS	Return from Subroutine				
SBCD	Subtract Decimal with Extend				
Scc	Set Conditionally				
STOP	Stop				
SUB	Subtract				
SUBA	Subtract Address				
SUBI	Subtract Immediate				
SUBQ	Subtract Quick				
SUBX	Subtract with Extend				
SWAP	Swap Data Register Halves				
TAS	Test and Set Operand				
TBLS, TBLSN	Table Lookup and Interpolate,				
	Signed				
TBLU, TBLUN	Table Lookup and Interpolate,				
1	Unsigned				
TRAPcc	Trap Conditionally (16 Tests)				
TRAPV	Trap on Overflow				
TST	Test				
UNLK	Unlink				

5.1.7.2 LOW-POWER STOP INSTRUCTION. In applications where power consumption is a consideration, the CPU32 forces the device into a low-power standby mode when immediate processing is not required. The low-power stop mode is entered by executing the LPSTOP instruction. The processor will remain in this mode until a user-specified (or higher) interrupt level or reset occurs.

5.1.8 Processing States

The processor is always in one of four processing states: normal, exception, halted, or background. The normal processing state is that associated with instruction execution; the bus is used to fetch instructions and operands and to store results. The exception processing state is associated with interrupts, trap instructions, tracing, and other exception conditions. The exception may be internally generated explicitly by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, a bus error, or a reset. The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. The background processing state is initiated by breakpoints, execution of special instructions, or a double bus fault. Background processing allows interactive debugging of the system via a simple serial interface. Refer to **5.5 Processing States** for details.

5.1.9 Privilege States

The processor operates at one of two levels of privilege — supervisor or user. The supervisor level has higher privileges than the user level. Not all instructions are permitted to execute in the lower privileged user level, but all instructions are available at the supervisor level. This scheme allows the supervisor to protect system resources from uncontrolled access. The processor uses the privilege level indicated by the S-bit in the status register to select either the user or supervisor privilege level and either the user stack pointer (USP) or supervisor stack pointer (SSP) for stack operations.

5.2 ARCHITECTURE SUMMARY

The CPU32 is upward source- and object-code compatible with the MC68000 and MC68010. It is downward source- and object-code compatible with the MC68020. Within the M68000 Family, architectural differences are limited to the supervisory operating state. User state programs can be executed unchanged on upward-compatible devices.

The major CPU32 features are as follows:

- 32-Bit Internal Data Path and Arithmetic Hardware
- 32-Bit Address Bus Supported by 32-Bit Calculations
- Rich Instruction Set
- Eight 32-Bit General-Purpose Data Registers
- Seven 32-Bit General-Purpose Address Registers
- Separate User and Supervisor Stack Pointers
- Separate User and Supervisor State Address Spaces
- Separate Program and Data Address Spaces
- Many Data Types
- Flexible Addressing Modes
- Full Interrupt Processing
- Expansion Capability

5.2.1 Programming Model

The CPU32 programming model consists of two groups of registers that correspond to the user and supervisor privilege levels. User programs can only use the registers of the user model. The supervisor programming model, which supplements the user programming model, is used by CPU32 system programmers who wish to protect sensitive operating system functions. The supervisor model is identical to that of MC68010 and later processors.

The CPU32 has eight 32-bit data registers, seven 32-bit address registers, a 32-bit PC, separate 32-bit SSP and USP, a 16-bit SR, two alternate function code registers, and a 32-bit VBR (see Figures 5-3 and 5-4).




Figure 5-3. User Programming Model




Figure 5-4. Supervisor Programming Model Supplement

5.2.2 Registers

Registers D7 to D0 are used as data registers for bit, byte (8-bit), word (16-bit), long-word (32-bit), and quad-word (64-bit) operations. Registers A6 to A0 and the USP and SSP are address registers that may be used as software SPs or base address registers. Register A7 (shown as A7 and A7' in Figures 5-3 and 5-4) is a register designation that applies to the USP in the user privilege level and to the SSP in the supervisor privilege level. In addition, address registers may be used for word and long-word operations. All of the 16 general-purpose registers (D7 to D0, A7 to A0) may be used as index registers.

The PC contains the address of the next instruction to be executed by the CPU32. During instruction execution and exception processing, the processor automatically increments the contents of the PC or places a new value in the PC, as appropriate.

The SR (see Figure 5-5) contains condition codes, an interrupt priority mask (three bits), and three control bits. Condition codes reflect the results of a previous operation. The codes are contained in the low byte (CCR) of the SR. The interrupt priority mask determines the level of priority an interrupt must have in order to be acknowledged. The control bits determine trace mode and privilege level. At user privilege level, only the CCR is available. At supervisor privilege level, software can access the full SR.

The VBR contains the base address of the exception vector table in memory. The displacement of an exception vector is added to the value in this register to access the vector table.

Alternate function code registers (SFC and DFC) contain 3-bit function codes. The CPU32 generates a function code each time it accesses an address. Specific codes are assigned to each type of access. The codes can be used to select eight dedicated 4G-byte address spaces. The MOVE instructions can use registers SFC and DFC to specify the function code of a memory address.




Figure 5-5. Status Register

5.2.3 Data Types

Six basic data types are supported:

- Bits
- Binary-Coded Decimal (BCD) Digits
- Byte Integers (8 bits)
- Word Integers (16 bits)
- Long-Word Integers (32 bits)
- Quad-Word Integers (64 bits)
- **5.2.3.1 ORGANIZATION IN REGISTERS.** The eight data registers can store data operands of 1, 8, 16, 32, and 64 bits and addresses of 16 or 32 bits. The seven address registers and the two SPs are used for address operands of 16 or 32 bits. The PC is 32 bits wide.
- **5.2.3.1.1 Data Registers.** Each data register is 32 bits wide. Byte operands occupy the low-order 8 bits, word operands, the low-order 16 bits, and long-word operands, the entire 32 bits. When a data register is used as either a source or destination operand, only the appropriate low-order byte or word (in byte or word operations, respectively) is used or changed the remaining high-order portion is neither used nor changed. The least significant bit (LSB) of a long-word integer is addressed as bit zero, and the most significant bit (MSB) is addressed as bit 31. Figure 5-6 shows the organization of various types of data in the data registers.

Quad-word data consists of two long words: for example, the product of 32-bit multiply or the quotient of 32-bit divide operations (signed and unsigned). Quad words may be organized in any two data registers without restrictions on order or pairing. There are no explicit instructions for the management of this data type; however, the MOVEM instruction can be used to move a quad word into or out of the registers.

BCD data represents decimal numbers in binary form. CPU32 BCD instructions use a format in which a byte contains two digits — the four LSB contain the low digit, and the four MSB contain the high digit. The ABCD, SBCD, and NBCD instructions operate on two BCD digits packed into a single byte.




Figure 5-6. Data Organization in Data Registers

5.2.3.1.2 Address Registers. Each address register and SP holds a 32-bit address. Address registers cannot be used for byte-sized operands. When an address register is used as a source operand, either the low-order word or the entire long-word operand is used, depending upon the operation size. When an address register is used as a destination operand, the entire register is affected, regardless of operation size. If the source operand is a word, it is first sign extended to 32 bits, and then used in the operation. Address registers can be used to support address computation. The instruction set includes instructions that add to, subtract from, compare, and move the contents of address registers. Figure 5-7 shows the organization of addresses in address registers.




Figure 5-7. Address Organization in Address Registers

5.2.3.1.3 Control Registers. The control registers contain control information for supervisor functions. The registers vary in size. With the exception of the user portion of the SR (CCR), they are accessed only by instructions at the supervisor privilege level.

The SR shown in Figure 5-5 is 16 bits wide. Only 11 bits of the SR are defined, and all undefined values are reserved by Motorola for future definition. The undefined bits are read as zeros and should be written as zeros for future compatibility. The lower byte of the SR is the CCR. Operations to the CCR can be performed at the supervisor or user privilege level. All operations to the SR and CCR are word-size operations. For all CCR operations, the upper byte is read as all zeros and is ignored when written, regardless of privilege level.

The alternate function code registers (SFC and DFC) are 32-bit registers with only bits 2—0 implemented. These bits contain address space values (FC2 to FC0) for the read or write operand of the MOVES instruction. The MOVEC instruction is used to transfer values to and from the alternate function code registers. These are long-word transfers — the upper 29 bits are read as zeros and are ignored when written.

5.2.3.2 ORGANIZATION IN MEMORY. Memory is organized on a byte-addressable basis. An address corresponds to a high-order byte. For example, the address (N) of a long-word data item is the address of the most significant byte of the high-order word. The address of the most significant byte of the low-order word is (N + 2), and the address of the least significant byte of the long word is (N + 3). The CPU32 requires data words and long words, as well as instruction words, to be aligned on word boundaries. Data misalignment is not supported. Figure 5-8 shows how operands and instructions are organized in memory. Note that (N + X) is below (N) — that is, address value increases as one moves down the page.

5.3 DATA ORGANIZATION AND ADDRESSING CAPABILITIES

The addressing mode of an instruction can specify the value of an operand (an immediate operand), a register that contains the operand (register direct addressing mode), or how the effective address of an operand in memory is derived. An assembler syntax has been defined for each addressing mode.

Figure 5-9 shows the general format of the single effective-address-instruction operation word. The effective address field specifies the addressing mode for an operand that can use one of the numerous defined modes. The designation is composed of two 3-bit fields, the mode field and the register field. The value in the mode field selects a mode or a set of modes. The register field specifies a register for the mode or a submode for modes that do not use registers.

Many instructions imply the addressing mode for only one of the operands. The formats of these instructions include appropriate fields for operands that use only a single addressing mode.




Figure 5-8. Memory Operand Addressing




Figure 5-9. Single Effective-Address-Instruction Operation Word

Additional information may be needed to specify an operand address. This information is contained in an additional word or words called the effective address extension, and is considered part of an instruction. Address extension formats are discussed in **5.3.4.4 Effective Address Encoding Summary**.

When an addressing mode uses a register, the register is specified by the register field of the operation word. Other fields within the instruction specify whether the selected register is an address or data register and how the register is to be used.

5.3.1 Program and Data References

An M68000 Family processor makes two classes of memory references, each of which has a complete, separate logical address space.

References to opcodes and extension words are program space references.

Operand reads and writes are primarily data space references. Operand reads are from data space in all but two cases — immediate operands embedded in the instruction stream and operands addressed relative to the current PC are program space references. All operand writes are to data space.

5.3.2 Notation Conventions

EA — Effective address

An — Address register n

Example: A3 is address register 3

Dn — Data register n

Example: D5 is data register 5

Rn — Any register, data or address

Xn.SIZE*SCALE — Index register n (data or address),

Index size (W for word, L for long word),

Scale factor (1, 2, 4, or 8 for byte, word, long-word or

quad-word scaling)

PC — Program counter

SR — Status register

SP — Stack pointer

CCR — Condition code register

USP — User stack pointer

SSP — Supervisor stack pointer

dn — Displacement value, n bits wide

bd — Base displacement

L — Long-word size

W — Word size

B — Byte size

5.3.3 Implicit Reference

Some instructions make implicit reference to the PC, the system SP, the USP, the SSP, or the SR. Table 5-2 shows the instructions and the registers involved:


Table 5-2. Implicit Reference Instructions

Instruction	Implicit Registers		
ANDI to CCR	SR		
ANDI to SR	SR		
BRA	PC		
BSR	PC, SP		
CHK (exception)	PC, SP		
CHK2 (exception)	SSP, SR		
DBcc	PC		
DIVS (exception)	SSP, SR		
DIVU (exception)	SSP, SR		
EORI to CCR	SR		
EORI to SR	SR		
JMP	PC		
JSR	PC, SP		
LINK	SP		
LPSTOP	SR		
MOVE CCR	SR		
MOVE SR	SR		
MOVE USP	USP		
ORI to CCR	SR		
ORI to SR	SR		
PEA	SP		
RTD	PC, SP		
RTE	PC, SP, SR		
RTR	PC, SP, SR		
RTS	PC, SP		
STOP	SR		
TRAP (exception)	SSP, SR		
TRAPV (exception)	SSP, SR		
UNLK	SP		


5.3.4 Effective Address

Most instructions specify the location of an operand by a field in the operation word called an effective address field or an effective address ($\langle EA \rangle$). An EA is composed of two 3-bit subfields: mode specification field and register specification field. Each of the address modes is selected by a particular value in the mode specification subfield of the EA. The EA field may require further information to fully specify the operand. This information, called the EA extension, is in a following word or words and is considered part of the instruction (see **5.3.1 Program and Data References**).


- **5.3.4.1 REGISTER DIRECT MODE.** These EA modes specify that the operand is in one of the 16 multifunction registers.
- **5.3.4.1.1 Data Register Direct.** In the data register direct mode, the operand is in the data register specified by the EA register field.




5.3.4.1.2 Address Register Direct. In the address register direct mode, the operand is in the address register specified by the EA register field.




- **5.3.4.2 MEMORY ADDRESSING MODES.** These EA modes specify the address of the memory operand.
- **5.3.4.2.1 Address Register Indirect.** In the address register indirect mode, the operand is in memory, and the address of the operand is in the address register specified by the register field.




5.3.4.2.2 Address Register Indirect with Postincrement. In the address register indirect with postincrement mode, the operand is in memory, and the address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four, depending on the size of the operand: byte, word, or long word. If the address register is the SP and the operand size is byte, the address is incremented by two rather than one to keep the SP aligned to a word boundary.



5.3.4.2.3 Address Register Indirect with Predecrement. In the address register indirect with predecrement mode, the operand is in memory, and the address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four, depending on the operand size: byte, word, or long word. If the address register is the SP and the operand size is byte, the address is decremented by two rather than one to keep the SP aligned to a word boundary.




5.3.4.2.4 Address Register Indirect with Displacement. In the address register indirect with displacement mode, the operand is in memory. The address of the operand is the sum of the address in the address register plus the sign-extended 16-bit displacement integer in the extension word. Displacements are always sign extended to 32 bits before being used in EA calculations.



5.3.4.2.5 Address Register Indirect with Index (8-Bit Displacement). This mode requires one extension word that contains the index register indicator and an 8-bit displacement. The index register indicator includes size and scale information. In this mode, the operand is in memory. The address of the operand is the sum of the contents of the address register, the sign-extended displacement value in the low-order eight bits of

the extension word, and the sign-extended contents of the index register (possibly scaled). The user must specify displacement, address register, and index register.



This address mode can have either of two different formats of extension. The brief format (8-bit displacement) requires one word of extension and provides fast indexed addressing. The full format (16- and 32-bit displacement) provides optional displacement size. Both forms use an index operand.


For brief format addressing, the address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low-order eight bits of the extension word, and the index operand. The reference is classed as a data reference, except for the JMP and JSR instructions. The index operand is specified "Ri.sz*scl".

"Ri" specifies a general data or address register used as an index register. The index operand is derived from the index register. The index register is a data register if bit [15] = 0 in the first extension word and an address register if bit [15] = 1. The index register number is given by extension word bits [14-12].


Index size is referred to as "sz". It may be either "W" or "L". Index size is given by bit [11] of the extension word. If bit [11] = 0, the index value is the sign-extended low-order word integer of the index register (W). If bit [11] = 1, the index value is the long integer in the index register (L).

The term "scl" refers to index scale selection and may be 1, 2, 4, or 8. The index value is scaled according to bits [10-9]. Codes 00, 01, 10, or 11 select index scaling of 1, 2, 4, or 8, respectively.


5.3.4.2.6 Address Register Indirect with Index (Base Displacement). The full format indexed addressing mode requires an index register indicator and an optional 16- or 32-bit sign-extended base displacement. The index register indicator includes size and scale information. In this mode, the operand is in memory. The address of the operand is the sum of the contents of the address register, the scaled contents of the sign-extended index register, and the base displacement.



- **5.3.4.3 SPECIAL ADDRESSING MODES.** These special addressing modes do not use the register field to specify a register number but rather to specify a submode.
- **5.3.4.3.1 Program Counter Indirect with Displacement.** In this mode, the operand is in memory. The address of the operand is the sum of the address in the PC and the sign-extended 16-bit displacement integer in the extension word. The value in the PC is the address of the extension word. The reference is a program space reference and is only allowed for read accesses.



5.3.4.3.2 Program Counter Indirect with Index (8-Bit Displacement). This mode is similar to the address register indirect with index (8-bit displacement) mode described in **5.3.4.2.5 Address Register Indirect with Index (8-Bit Displacement)**, but the PC is used as the base register.




The operand is in memory. The address of the operand is the sum of the address in the PC, the sign-extended displacement integer in the lower eight bits of the extension word, and the sized, scaled, and sign-extended index operand. The value in the PC is the address of the extension word. This reference is a program space reference and is only allowed for reads. The user must include the displacement, the PC, and the index register when specifying this addressing mode.


5.3.4.3.3 Program Counter Indirect with Index (Base Displacement). This mode is similar to the address register indirect with index (base displacement) mode described in **3.4.2.6 Address Register Indirect With Index (Base Displacement)**, but the PC is used as the base register. It requires an index register indicator and an optional 16- or 32-bit sign-extended base displacement.

The operand is in memory. The address of the operand is the sum of the contents of the PC, the scaled contents of the sign-extended index register, and the base displacement. The value of the PC is the address of the first extension word. The reference is a program space reference and is only allowed for read accesses.


In this mode, the PC, the index register, and the displacement are all optional. However, the user must supply the assembler notation "ZPC" (zero value is taken for the PC) to indicate that the PC is not used. This scheme allows the user to access the program space without using the PC in calculating the EA. The user can access the program space with a data register indirect access by placing ZPC in the instruction and specifying a data register (Dn) as the index register.



5.3.4.3.4 Absolute Short Address. In this addressing mode, the operand is in memory, and the address of the operand is in the extension word. The 16-bit address is sign extended to 32 bits before it is used.



5.3.4.3.5 Absolute Long Address. In this mode, the operand is in memory, and the address of the operand occupies the two extension words following the instruction word in memory. The first extension word contains the high-order part of the address; the low-order part of the address is the second extension word.



5.3.4.3.6 Immediate Data. In this addressing mode, the operand is in one or two extension words:

Byte Operation

The operand is in the low-order byte of the extension word.

Word Operation

The operand is in the extension word.

Long-Word Operation

The high-order 16 bits of the operand are in the first extension word; thelow-order 16 bits are in the second extension word.

GENERATION: OPERAND GIVEN
ASSEMBLER SYNTAX: #XXX
MODE: 1111
REGISTER: 100
NUMBER OF EXTENSION WORDS: 1 OR 2

5.3.4.4 EFFECTIVE ADDRESS ENCODING SUMMARY. Most addressing modes use one of the three formats shown in Figure 5-10. The single EA instruction is in the format of the instruction word. The mode field of this word selects the addressing mode. The register field contains the general register number or a value that selects the addressing mode when the mode field contains "111".

Some indexed or indirect modes use the instruction word followed by the brief format extension word. Other indexed or indirect modes consist of the instruction word and the full format of extension words. The longest instruction for the CPU32 contains six extension words. It is a MOVE instruction with full format extension words for both source and destination EA and a 32-bit base displacement for both addresses.

SINGLE EA INSTRUCTION FORMAT 10 7 15 14 13 12 11 9 **EFFECTIVE ADDRESS** Χ Χ Χ Χ Χ Χ Χ Χ Χ Χ MODE **REGISTER BRIEF FORMAT EXTENSION WORD**

15	14	12	11	10	9	8	7		0
D/A	REGIS	TER	W/L	SCA	ALE	0		DISPLACEMENT	

	FULL FORMAT EXTENSION WORD(S)													
15	14	12	11	10	9	8	7	6	5	4	3	2		0
D/A	REGIS	TER	W/L	SCA	ALE	1	BS	IS	BD S	SIZE	0		I/IS	
	BASE DISPLACEMENT (0, 1, OR 2 WORDS)													

Field	Definition	Field	Definition
Instruction Register Extensions Register D/A	General Register Number Index Register Number Index Register Type	BS	Base Register Suppress 0 = Base Register Added 1 = Base Register Suppressed
	0 = Dn 1 = An	IS	Index Suppressed 0 = Evaluate and Add Index Operand
W/L	Word/Long-Word Index Size 0 = Sign-Extended Word		1 = Suppress Index Operand Base Displacement Size
	1 = Long Word	BD SIZE	00 = Reserved
Scale	Scale Factor 00 = 1 01 = 2		01 = Null Displacement 10 = Word Displacement 11 = Long-Word Displacement
	10 = 4 11 = 8	I/IS *	Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress

^{*}Memory indirect addressing will cause illegal instruction trap; must be = 000 if IS = 1

Figure 5-10. EA Specification Formats

EA modes can be classified as follows:

Data A data addressing EA mode refers to data operands.

Memory A memory addressing EA mode refers to memory operands.

Alterable An alterable addressing EA mode refers to writable operands.

Control A control addressing EA mode refers to unsized memory operands

Categories are sometimes combined, forming new, more restrictive categories. Two examples are alterable memory or alterable data. The former refers to addressing modes that are both alterable and memory addresses; the latter refers to addressing modes that are both alterable and data addresses. Table 5-3 lists the categories to which each of the EA modes belong.

Table 5-3. Effective Addressing Mode Categories

Addressing Modes	Code	Register	Data	Memory	Control	Alterable	Syntax
Data Register Direct	000	reg. no.	Х	_	_	Х	Dn
Address Register Direct	001	reg. no.	_	_	_	Х	An
Address Register Indirect	010	reg. no.	Х	Х	Х	Х	(An)
Address Register Indirect with Postincrement	011	reg. no.	X	Х	_	X	(An) +
Address Register Indirect with Predecrement	100	reg. no.	Х	Х	_	X	– (An)
Address Register Indirect with Displacement	101	reg.no.	Х	Х	X	X	(d ₁₆ , An)
Address Register Indirect with Index (8-Bit Displacemment)	110	reg. no.	Х	Х	Х	X	(dg, An, Xn)
Address Register Indirect with Index (Base Displacement)	110	reg. no.	х	Х	X	X	(bd, An, Xn)
Absolute Short	111	000	Х	Х	Х	Х	(xxx).W
Absolute Long	111	001	X	Χ	Х	Х	(xxx).L
Program Counter Indirect with Displacement	111	010	Х	_	Х	Х	(d ₁₆ , PC)
Program Counter Indirect with Index (8-Bit Displacement)	111	011	х	_	X	X	(d ₈ , PC, Xn)
Program Counter Indirect with Index (Base Displacement)	111	011	Х	_	X	X	(bd, PC, Xn)
Immediate	111	100	Х	Х	_	_	#(data)

5.3.5 Programming View of Addressing Modes

Extensions to indexed addressing modes, indirection, and full 32-bit displacements provide additional programming capabilities for the CPU32. The following paragraphs describe addressing techniques and summarize addressing modes from a programming point of view.

5.3.5.1 ADDRESSING CAPABILITIES. In the CPU32, setting the base register suppress (BS) bit in the full format extension word (see Figure 5-10) suppresses use of the base address register in calculating the EA, allowing any index register to be used in place of the base register. Because any data register can be an index register, this provides a data register indirect form (Dn). This mode could also be called register indirect (Rn) because either a data register or an address register can be used to address memory — an extension of M68000 Family addressing capability.

The ability to specify the size and scale of an index register (Xn.SIZE * SCALE) in these modes provides additional addressing flexibility. When using the SIZE parameter, either the entire contents of the index register can be used, or the least significant word can be sign extended to provide a 32-bit index value (see Figure 5-11).



Figure 5-11. Using SIZE in the Index Selection

For the CPU32, the register indirect modes can be extended further. Because displacements can be 32 bits wide, they can represent absolute addresses or the results of expressions that contain absolute addresses. This scheme allows the general register indirect form to be (bd, Rn) or (bd, An, Rn) when the base register is not suppressed. Thus, an absolute address can be directly indexed by one or two registers (see Figure 5-12).




Figure 5-12. Using Absolute Address with Indexes

Setting the index register suppress bit (IS) in the full format extension word suppresses the index operand. The indirect suppressed index register mode uses the contents of register An as an index to the pointer located at the address specified by the displacement. The actual data item is at the address in the selected pointer.

An optional scaling function supports direct array subscripting. An index register can be left shifted by zero, one, two, or three bits before use in an EA calculation to scale for an array of elements of corresponding size. This method is much more efficient than using an arithmetic value in one of the general-purpose registers to multiply the index register by one, two, four, or eight .

Scaling does not add to the EA calculation time. However, when combined with the appropriate derived modes, scaling produces additional capabilities. Arrayed structures can be addressed absolutely and then subscripted; for example, (bd, Rn * SCALE). Optionally, an address register that contains a dynamic displacement can be included in the address calculation (bd, An, Rn * SCALE). Another variation that can be derived is (An, Rn * SCALE). In the first case, the array address is the sum of the contents of a

register and a displacement (see Figure 5-13). In the second example, An contains the address of an array and Rn contains a subscript.

SYNTAX: MOVE.W (A5,A6.L*SCALE),(A7)
WHERE:
A5 = ADDRESS OF ARRAY STRUCTURE
A6 = INDEX NUMBER OF ARRAY ITEM
A7 = STACK POINTER




Figure 5-13. Addressing Array Items

5.3.5.2 GENERAL ADDRESSING MODE SUMMARY. The addressing modes described in the previous paragraphs are derived from specific combinations of options in the indexing mode or a selection of two alternate addressing modes. For example, the addressing mode called register indirect (Rn) assembles as address register indirect if the

register is an address register. If Rn is a data register, the assembler uses address register indirect with index mode, with a data register as the indirect register, and suppresses the address register by setting the base suppress bit in the EA specification.

Assigning an address register as Rn provides higher performance than using a data register as Rn. Another case is (bd, An), which selects an addressing mode based on the size of the displacement. If the displacement is 16 bits or less, the address register indirect with displacement mode (d₁₆, An) is used. When a 32-bit displacement is required, the address register indirect with index (bd, An, Xn) is used with the index register suppressed.

It is useful to examine the derived addressing modes available to a programmer (without regard to the CPU32 EA mode actually encoded) because the programmer need not be concerned about these decisions. The assembler can choose the more efficient addressing mode to encode.

5.3.6 M68000 Family Addressing Capability

Programs can be easily transported from one member of the M68000 Family to another. The user object code of earlier members of the family is upwardly compatible with later members and can be executed without change. The address extension word(s) are encoded with information that allows the CPU32 to distinguish new additions to the basic M68000 Family architecture.

Earlier microprocessors have no knowledge of extension word formats implemented in later processors, and, while they do detect illegal instructions, they do not decode invalid encodings of the extension words as exceptions.

Address extension words for the early MC68000, MC68008, MC68010, and MC68020 microprocessors are shown in Figure 5-14.

The encoding for SCALE used by the CPU32 and the MC68020 is a compatible extension of the M68000 architecture. A value of zero for SCALE is the same encoding for both extension words; thus, software that uses this encoding is both upward and downward compatible across all processors in the product line. However, the other values of SCALE are not found in both extension formats; therefore, while software can be easily migrated in an upward-compatible direction, only nonscaled addressing is supported in a downward fashion. If the MC68000 were to execute an instruction that encoded a scaling factor, the scaling factor would be ignored and would not access the desired memory address.

MC68000/MC68008/MC68010

ADDRESS EXTENSION WORD




Figure 5-14. M68000 Family Address Extension Words

5.3.7 Other Data Structures

In addition to supporting the array data structure with the index addressing mode, M68000 processors also support stack and queue data structures with the address register indirect postincrement and predecrement addressing modes. A stack is a last-in-first-out (LIFO) list; a queue is a first-in-first-out (FIFO) list. When data is added to a stack or queue, it is pushed onto the structure; when it is removed, it is "popped" or pulled from the structure. The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through use of addressing modes.

5.3.7.1 SYSTEM STACK. Address register 7 (A7) is the system SP. The SP is either the SSP or the USP, depending on the state of the S-bit in the SR. If the S-bit indicates the supervisor state, the SSP is the SP, and the USP cannot be referenced as an address register. If the S-bit indicates the user state, the USP is the active SP, and the SSP cannot be referenced. Each system stack fills from high memory to low memory. The address mode –(SP) creates a new item on the active system stack, and the address mode (SP)+ deletes an item from the active system stack.

The PC is saved on the active system stack on subroutine calls and is restored from the active system stack on returns. On the other hand, both the PC and the SR are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code, and user programs may use the USP arbitrarily.


To keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus, byte data is pushed on or pulled from the system stack in the high-order half of the word; the low-order half is unchanged.

5.3.7.2 USER STACKS. The user can implement stacks with the address register indirect with postincrement and predecrement addressing modes. With address register An (n = 0 to 6), the user can implement a stack that is filled either from high to low memory or from low to high memory. Important considerations are as follows:

- Use the predecrement mode to decrement the register before its contents are used as the pointer to the stack.
- Use the postincrement mode to increment the register after its contents are used as the pointer to the stack.
- Maintain the SP correctly when byte, word, and long-word items are mixed in these stacks.


To implement stack growth from high to low memory, use –(An) to push data on the stack, (An)+ to pull data from the stack.

For this type of stack, after either a push or a pull operation, register An points to the top item on the stack. This scheme is illustrated as follows



To implement stack growth from low to high memory, use (An) + to push data on the stack, –(An) to pull data from the stack.

In this case, after either a push or pull operation, register An points to the next available space on the stack. This scheme is illustrated as follows:




5.3.7.3 QUEUES. Queues can be implemented using the address register indirect with postincrement or predecrement addressing modes. Queues are pushed from one end and pulled from the other, and use two registers. A queue filled either from high to low memory

or from low to high memory can be implemented with a pair (two of A0 to A6) of address registers. (An) is the "put" pointer and (Am) is the "get" pointer.

To implement growth of the queue from low to high memory, use (An)+ to put data into the queue, (Am)+ to get data from the queue.


After a "put" operation, the "put" register points to the next available queue space, and the unchanged "get" register points to the next item to be removed from the queue. After a "get" operation, the "get" register points to the next item to be removed from the queue, and the unchanged "put" register points to the next available queue space, which is illustrated as follows:



To implement a queue as a circular buffer, the relevant address register should be checked and (if necessary) adjusted before performing a "put" or "get" operation. The address register is adjusted by subtracting the buffer length (in bytes) from the register contents.

To implement growth of the queue from high to low memory, use –(An) to put data into the queue, –(Am) to get data from the queue.

After a "put" operation, the "put" register points to the last item placed in the queue, and the unchanged "get" address register points to the last item removed from the queue. After a "get" operation, the "get" register points to the last item removed from the queue, and the unchanged "put" register points to the last item placed in the queue, which is illustrated as follows:



To implement the queue as a circular buffer, the "get" or "put" operation should be performed first, and then the relevant address register should be checked and (if necessary) adjusted. The address register is adjusted by adding the buffer length (in bytes) to the register contents.

5.4 INSTRUCTION SET

This section describes the set of instructions provided in the CPU32 and demonstrates their use. Descriptions of the instruction format and the operands used by instructions are included. After a summary of the instructions by category, a detailed description of each instruction is listed in alphabetical order. Complete programming information is provided, as well as a description of condition code computation and an instruction format summary.

The CPU32 instructions include machine functions for all the following operations:

- Data Movement
- Arithmetic Operations
- Logical Operations
- · Shifts and Rotates
- Bit Manipulation
- Conditionals and Branches
- System Control

The large instruction set encompasses a complete range of capabilities and, combined with the enhanced addressing modes, provides a flexible base for program development.

5.4.1 M68000 Family Compatibility

It is the philosophy of the M68000 Family that all user-mode programs can execute unchanged on a more advanced processor and that supervisor-mode programs and exception handlers should require only minimal alteration.

The CPU32 can be thought of as an intermediate member of the M68000 Family. Object code from an MC68000 or MC68010 may be executed on the CPU32, and many of the instruction and addressing mode extensions of the MC68020 are also supported.

- **5.4.1.1 NEW INSTRUCTIONS.** Two instructions have been added to the M68000 instruction set for use in embedded control applications. These are the low-power stop (LPSTOP) and the table lookup and interpolation (TBL) commands.
- **5.4.1.1.1 Low-Power Stop (LPSTOP).** In applications where power consumption is a consideration, the CPU32 can force the device into a low-power standby mode when immediate processing is not required. The low-power mode is entered by executing the LPSTOP instruction. The processor remains in this mode until a user-specified or higher level interrupt, or a reset, occurs.
- **5.4.1.1.2 Table Lookup and Interpolation (TBL).** To maximize throughput for real-time applications, reference data is often precalculated and stored in memory for quick access. The storage of sufficient data points can require an inordinate amount of memory. The TBL instruction uses linear interpolation to recover intermediate values from a sample of data points, and thus conserves memory.

When the TBL instruction is executed, the CPU32 looks up two table entries bounding the desired result and performs a linear interpolation between them. Byte, word, and longword operand sizes are supported. The result can be rounded according to a round-to-nearest algorithm or returned unrounded along with the fractional portion of the calculated result (byte and word results only). This extra precision can be used to reduce cumulative

error in complex calculations. See **5.4.4 Using the Table Lookup and Interpolation Instructions** for examples.

5.4.1.2 UNIMPLEMENTED INSTRUCTIONS. The ability to trap on unimplemented instructions allows user-supplied code to emulate unimplemented capabilities or to define special-purpose functions. However, Motorola reserves the right to use all currently unimplemented instruction operation codes for future M68000 enhancements. See **5.6.2.8 Illegal or Unimplemented Instructions** for more details.

5.4.2 Instruction Format and Notation

All instructions consist of at least one word. Some instructions can have as many as seven words, as shown in Figure 5-15. The first word of the instruction, called the operation word, specifies instruction length and the operation to be performed. The remaining words, called extension words, further specify the instruction and operands. These words may be immediate operands, extensions to the effective address mode specified in the operation word, branch displacements, bit number, special register specifications, trap operands, or argument counts.




Figure 5-15. Instruction Word General Format

Besides the operation code, which specifies the function to be performed, an instruction defines the location of every operand for the function. Instructions specify an operand location in one of three ways:

• Register Specification A register field of the instruction contains the number of the

register.

Effective Address
 An effective address field of the instruction contains address

mode information.

• Implicit Reference The definition of an instruction implies the use of specific

registers.

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register is an address or data register and how it is to be used. **5.3 Data Organization and Addressing Capabilities** contains detailed register information.

Except where noted, the following notation is used in this section:

Data	Immediate data from an instruction
Destination	Destination contents
Source	Source contents
Vector	Location of exception vector
An	Any address register (A7 to A0)
Ax, Ay	Address registers used in computation
Dn	Any data register (D7 to D0)
Rc	Control register (VBR, SFC, DFC)
Rn	Any address or data register
Dh, Dl	Data registers, high- and low-order 32 bits of product
Dr, Dq	Data registers, division remainder, division quotient
Dx, Dy	Data registers, used in computation
Dym, Dyn	Data registers, table interpolation values
Xn	Index register
[An]	Address extension
CC	Condition code
d#	Displacement
	Example: d ₁₆ is a 16-bit displacement
⟨ea⟩	Effective address

#⟨data⟩	Immediate data; a literal integer
label	Assembly program label
list	List of registers
r 1	Example: D3–D0
[]	Bits of an operand
()	Examples: [7] is bit 7; [31:24] are bits 31 to 24
()	Contents of a referenced location Example: (Rn) refers to the contents of Rn
CCR	Condition code register (lower byte of SR)
OOK	X — extend bit
	N — negative bit
	Z — zero bit
	V — overflow bit
	C — carry bit
PC	Program counter
SP	Active stack pointer
SR	Status register
SSP	Supervisor stack pointer
USP FC	User stack pointer
DFC	Function code Destination function code register
SFC	Source function code register
	<u> </u>
+	Arithmetic addition or postincrement Arithmetic subtraction or predecrement
	Arithmetic Subtraction of predectement Arithmetic division or conjunction symbol
	•
× -	Arithmetic multiplication Equal to
=	•
≠	Not equal to
>	Greater than
≥	Greater than or equal to
<	Less than
≤	Less than or equal to
Λ	Logical AND
V	Logical OR
\oplus	Logical exclusive OR
~	Invert; operand is logically complemented
BCD	Binary coded decimal, indicated by subscript
	Example: Source ₁₀ is a BCD source operand.
LSW	Least significant word
MSW	Most significant word

In description of an operation, a destination operand is placed to the right of source operands, and is indicated by an arrow (\Rightarrow) .

5.4.3 Instruction Summary

{R/W}

The instructions form a set of tools to perform the following operations:

Read/write indicator

Data movement Bit manipulation

Integer arithmetic Binary-coded decimal arithmetic

Logic Program control
Shift and rotate System control

The complete range of instruction capabilities combined with the addressing modes described previously provide flexibility for program development. All CPU32 instructions are summarized in Table 5-4.

Table 5-4. Instruction Set Summary

Opcode	Operation	Syntax
ABCD	Source ₁₀ + Destination ₁₀ + X \Rightarrow Destination	ABCD Dy,Dx ABCD –(Ay),–(Ax)
ADD	Source + Destination ⇒ Destination	ADD (ea),Dn ADD Dn,(ea)
ADDA	Source + Destination ⇒ Destination	ADDA ⟨ea⟩,An
ADDI	Immediate Data + Destination ⇒ Destination	ADDI # ⟨data ⟩,⟨ea ⟩
ADDQ	Immediate Data + Destination ⇒ Destination	ADDQ # (data),(ea)
ADDX	Source + Destination + X ⇒ Destination	ADDX Dy,Dx ADDX –(Ay),–(Ax)
AND	Source Λ Destination \Rightarrow Destination	AND ⟨ea⟩,Dn AND Dn,⟨ea⟩
ANDI	Immediate Data Λ Destination \Rightarrow Destination	ANDI # ⟨data ⟩,⟨ea ⟩
ANDI to CCR	Source $\Lambda CCR \Rightarrow CCR$	ANDI # (data),CCR
ANDI to SR	If supervisor state the Source Λ SR \Rightarrow SR else TRAP	ANDI #⟨data⟩,SR

Table 5-4. Instruction Set Summary (Continued)

Opcode	Operation	Syntax
ASL,ASR	Destination Shifted by $\langle count \rangle \Rightarrow$ Destination	ASd Dx,Dy ASd #⟨data⟩,Dy ASd ⟨ea⟩
Bcc	If (condition true) then PC + d \Rightarrow PC	Bcc (label)
BCHG	~($\langle \text{number} \rangle$ of Destination) \Rightarrow Z; ~($\langle \text{number} \rangle$ of Destination) \Rightarrow $\langle \text{bit number} \rangle$ of Destination	BCHG Dn, (ea) BCHG #(data),(ea)
BCLR	\sim (⟨number⟩ of Destination) \Rightarrow Z; 0 \Rightarrow ⟨bit number⟩ of Destination	BCLR Dn,(ea) BCLR #(data),(ea)
BGND	If (background mode enabled) then enter background mode else Format/Vector offset ⇒ −(SSP) PC ⇒ −(SSP) SR ⇒ −(SSP) (Vector) ⇒ PC	BGND
BKPT	Run breakpoint acknowledge cycle; TRAP as illegal instruction	BKPT #⟨data⟩
BRA	$PC + d \Rightarrow PC$	BRA (label)
BSET	\sim (⟨number⟩ of Destination) \Rightarrow Z; 1 \Rightarrow ⟨bit number⟩ of Destination	BSET Dn, (ea) BSET #(data),(ea)
BSR	$SP-4 \Rightarrow SP; PC \Rightarrow (SP); PC + d \Rightarrow PC$	BSR (label)
BTST	$-(\langle number \rangle \text{ of Destination}) \Rightarrow Z;$	BTST Dn,(ea) BTST #(data),(ea)
CHK	If Dn < 0 or Dn > Source then TRAP	CHK (ea),Dn
CHK2	If Rn < lower bound or If Rn > upper bound then TRAP	CHK2 (ea),Rn
CLR	0 ⇒ Destination	CLR (ea)
CMP	Destination — Source ⇒ cc	CMP ⟨ea⟩,Dn
CMPA	Destination — Source	CMPA (ea),An
CMPI	Destination — Immediate Data	CMPI # (data),(ea)
СМРМ	Destination — Source ⇒ cc	CMPM (Ay)+,(Ax)+
CMP2	Compare Rn < lower-bound or Rn > upper-bound and Set Condition Codes	CMP2 ⟨ea⟩,Rn
DBcc	If condition false then (Dn – 1 \Rightarrow Dn; If Dn \neq –1 then PC + d \Rightarrow PC)	DBcc Dn, ⟨label⟩
DIVS DIVSL	Destination/Source ⇒ Destination	DIVS.W ⟨æ⟩,Dn 32/16 ⇒ 16r:16q DIVS.L ⟨æ⟩,Dq 32/32 ⇒ 32q DIVS.L ⟨æ⟩,Dr:Dq 64/32 ⇒ 32r:32q DIVSL.L ⟨æ⟩,Dr:Dq 32/32 ⇒ 32r:32q
DIVU DIVUL	Destination/Source ⇒ Destination	$\begin{array}{lll} \text{DIVU.W} & \langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
EOR	Source ⊕ Destination ⇒ Destination	EOR Dn,(ea)
EORI	Immediate Data ⊕ Destination ⇒ Destination	EORI #(data),(ea)

Table 5-4. Instruction Set Summary (Continued)

Opcode	Operation	Syntax
EORI to CCR	Source \oplus CCR \Rightarrow CCR	EORI #(data),CCR
EORI to SR	If supervisor state the Source \oplus SR \Rightarrow SR else TRAP	EORI #⟨data⟩,SR
EXG	Rx ⇔ Ry	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay,Dx
EXT EXTB	Destination Sign-Extended ⇒ Destination	EXT.W Dn extend byte to word EXT.L Dn extend word to long word EXTB.L Dn extend byte to long word
LLEGAL	$\begin{array}{l} \text{SSP-2} \Rightarrow \text{SSP; Vector Offset} \Rightarrow (\text{SSP}); \\ \text{SSP-4} \Rightarrow \text{SSP; PC} \Rightarrow (\text{SSP}); \\ \text{SSp-2} \Rightarrow \text{SSP; SR} \Rightarrow (\text{SSP}); \\ \text{Illegal Instruction Vector Address} \Rightarrow \text{PC} \end{array}$	ILLEGAL
JMP	Destination Address ⇒ PC	JMP (ea)
JSR	$SP-4 \Rightarrow SP; PC \Rightarrow (SP)$ Destination Address $\Rightarrow PC$	JSR (ea)
LEA	$\langle ea \rangle \Rightarrow An$	LEA (ea),An
LINK	$SP-4 \Rightarrow SP; An \Rightarrow (SP)$ $SP \Rightarrow An, SP+d \Rightarrow SP$	LINK An,#(displacement)
LPSTOP	If supervisor state Immediate Data ⇒ SR Interrupt Mask ⇒ External Bus Interface (EBI) STOP else TRAP	LPSTOP #⟨data⟩
LSL,LSR	Destination Shifted by ⟨count⟩ ⇒ Destination	LSd ¹ Dx,Dy LSd ¹ #(data),Dy LSd ¹ (ea)
MOVE	Source ⇒ Destination	MOVE (ea),(ea)
MOVEA	Source ⇒ Destination	MOVEA (ea),An
MOVE from CCR	CCR ⇒ Destination	MOVE CCR,⟨ea⟩
MOVE to CCR	Source ⇒ CCR	MOVE ⟨œ⟩,CCR
MOVE from SR	If supervisor state then SR ⇒ Destination else TRAP	MOVE SR,⟨ea⟩
MOVE to SR	If supervisor state then Source ⇒ SR else TRAP	MOVE (ea),SR
MOVE USP	If supervisor state then USP \Rightarrow An or An \Rightarrow USP else TRAP	MOVE USP,An MOVE An,USP
MOVEC	If supervisor state then $Rc \Rightarrow Rn \text{ or } Rn \Rightarrow Rc$ else TRAP	MOVEC Rc,Rn MOVEC Rn,Rc
MOVEM	Registers ⇒ Destination Source ⇒ Registers	MOVEM register list,⟨ea⟩ MOVEM ⟨ea⟩,register list

Table 5-4. Instruction Set Summary (Continued)

Opcode	Operation	Syntax
MOVEP	Source ⇒ Destination	MOVEP Dx,(d,Ay) MOVEP (d,Ay),Dx
MOVEQ	Immediate Data ⇒ Destination	MOVEQ #(data),Dn
MOVES	If supervisor state then Rn \Rightarrow Destination [DFC] or Source [SFC] \Rightarrow Rn else TRAP	MOVES Rn,⟨æ⟩ MOVES ⟨æ⟩,Rn
MULS	Source \times Destination \Rightarrow Destination	$\begin{array}{lll} \text{MULS.W} & \langle \text{ea} \rangle, \text{Dn} & 16 \times 16 \Rightarrow 32 \\ \text{MULS.L} & \langle \text{ea} \rangle, \text{Dl} & 32 \times 32 \Rightarrow 32 \\ \text{MULS.L} & \langle \text{ea} \rangle, \text{Dh:Dl} & 32 \times 32 \Rightarrow 64 \end{array}$
MULU	Source \times Destination \Rightarrow Destination	$\begin{array}{lll} \text{MULU.W } \langle \text{ea} \rangle, \text{Dn} & 16 \times 16 \Rightarrow 32 \\ \text{MULU.L } \langle \text{ea} \rangle, \text{DI} & 32 \times 32 \Rightarrow 32 \\ \text{MULU.L } \langle \text{ea} \rangle, \text{Dh:DI} & 32 \times 32 \Rightarrow 64 \end{array}$
NBCD	$0 - (Destination_{10}) - X \Rightarrow Destination$	NBCD (ea)
NEG	0 − (Destination) ⇒ Destination	NEG (ea)
NEGX	0 – (Destination) – X ⇒ Destination	NEGX (ea)
NOP	None	NOP
NOT	~Destination ⇒ Destination	NOT (ea)
OR	Source V Destination ⇒ Destination	OR (ea),Dn OR Dn, (ea)
ORI	Immediate Data V Destination ⇒ Destination	ORI # ⟨data⟩, ⟨ea⟩
ORI to CCR	Source V CCR \Rightarrow CCR	ORI #⟨data⟩,CCR
ORI to SR	If supervisor state then Source V SR ⇒ SR else TRAP	ORI #⟨data⟩,SR
PEA	$Sp-4 \Rightarrow SP; \langle ea \rangle \Rightarrow (SP)$	PEA (ea)
RESET	If supervisor state then Assert RESET else TRAP	RESET
ROL,ROR	Destination Rotated by ⟨count ⟩⇒ Destination	ROd ¹ Rx,Dy ROd ¹ #(data),Dy ROd ¹ ⟨ea⟩
ROXL,ROXR	Destination Rotated with X by $\langle count \rangle \Rightarrow Destination$	ROXd ¹ Rx,Dy ROXd ¹ #⟨data⟩,Dy ROXd ¹ ⟨æa⟩
RTD	$(SP) \Rightarrow PC; SP + 4 + d \Rightarrow SP$	RTD #(displacement)
RTE	If supervisor state the (SP) \Rightarrow SR; SP + 2 \Rightarrow SP; (SP) \Rightarrow PC; SP + 4 \Rightarrow SP; restore state and deallocate stack according to (SP) else TRAP	RTE
RTR	$(SP) \Rightarrow CCR; SP + 2 \Rightarrow SP;$ $(SP) \Rightarrow PC; SP + 4 \Rightarrow SP$	RTR
RTS	$(SP) \Rightarrow PC; SP + 4 \Rightarrow SP$	RTS

Table 5-4. Instruction Set Summary (Concluded)

Opcode	Operation	Syntax
SBCD	$Destination_{10} - Source_{10} - X \Rightarrow Destination$	SBCD Dx,Dy SBCD –(Ax),–(Ay)
Scc	If Condition True then 1s ⇒ Destination else 0s ⇒ Destination	Scc (ea)
STOP	If supervisor state then Immediate Data ⇒ SR; STOP else TRAP	STOP #(data)
SUB	Destination – Source ⇒ Destination	SUB (ea),Dn SUB Dn,(ea)
SUBA	Destination – Source ⇒ Destination	SUBA (ea),An
SUBI	Destination – Immediate Data ⇒ Destination	SUBI #(data),(ea)
SUBQ	Destination – Immediate Data ⇒ Destination	SUBQ #(data),(ea)
SUBX	Destination – Source – X ⇒ Destination	SUBX Dx,Dy SUBX –(Ax),–(Ay)
SWAP	Register [31:16] ⇔ Register [15:0]	SWAP Dn
TAS	Destination Tested ⇒ Condition Codes; 1 ⇒ bit 7 of Destination	TAS (ea)
TBLS		TBLS.(size) (ea), Dx TBLS.(size) Dym:Dyn, Dx
TBLSN	$ENTRY(n)*256+\{(ENTRY(n+1)-ENTRY(n))*Dx[7:0]\} \Rightarrow Dx$	TBLSN.⟨size⟩ ⟨ea⟩,Dx TBLSN.⟨size⟩ Dym:Dyn, Dx
TBLU	$ENTRY(n)+\{(ENTRY(n+1)-ENTRY(n))*Dx[7:0]\}/256 \Rightarrow Dx$	TBLU. ⟨size⟩ ⟨ea⟩,Dx TBLU. ⟨size⟩ Dym:Dyn, Dx
TBLUN	$ENTRY(n) \bullet 256 + \{(ENTRY(n+1) - ENTRY(n)) \bullet Dx[7:0]\} \Rightarrow Dx$	TBLUN.(size) (@),Dx TBLUN.(size) Dym:Dyn,Dx
TRAP	$\begin{split} & SSP-2 \Rightarrow SSP; Format/Offset \Rightarrow (SSP); \\ & SSP-4 \Rightarrow SSP; PC \Rightarrow (SSP); SSP-2 \Rightarrow SSP; \\ & SR \Rightarrow (SSP); Vector \; Address \Rightarrow PC \end{split}$	TRAP #(vector)
TRAPcc	If cc then TRAP	TRAPcc TRAPcc.W # (data) TRAPcc.L # (data)
TRAPV	If V then TRAP	TRAPV
TST	Destination Tested ⇒ Condition Codes	TST (ea)
UNLK	$An \Rightarrow SP; (SP) \Rightarrow An; SP + 4 \Rightarrow SP$	UNLK An

NOTE 1: d is direction, L or R.

5.4.3.1 CONDITION CODE REGISTER. The CCR portion of the SR contains five bits that indicate the result of a processor operation. Table 5-5 lists the effect of each instruction on these bits. The carry bit and the multiprecision extend bit are separate in the M68000 Family to simplify programming techniques that use them. Refer to Table 5-9 as an example.

Table 5-5. Condition Code Computations

Operations	X	N	Z	V	С	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry $Z = Z \Lambda Rm \Lambda \Lambda R0$
ADD, ADDI, ADDQ	*	*	*	?	?	$V = Sm \ \Lambda \ Dm \ \Lambda \ Rm \ V \ Sm \ \Lambda \ Dm \ \Lambda \ Rm$ $C = Sm \ \Lambda \ Dm \ V \ Rm \ \Lambda \ Dm \ V \ Sm \ \Lambda \ Rm$
ADDX	*	*	?	?	?	$V = Sm \ \Lambda \ Dm \ \Lambda \ Rm \ V \ Sm \ \Lambda \ Dm \ \Lambda \ Rm$ $C = Sm \ \Lambda \ Dm \ V \ Rm \ \Lambda \ Dm \ V \ Sm \ \Lambda \ Rm$ $Z = Z \ \Lambda \ Rm \ \Lambda \dots \Lambda \ R0$
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	_	*	*	0	0	
CHK	-	*	U	U	U	
CHK2, CMP2	_	U	?	U	?	Z = (R = LB) V (R = UB) C = (LB < UB) Λ (IR < LB) V (R > UB) V (UB < LB) Λ (R > UB) Λ (R < LB)
SUB, SUBI, SUBQ	*	*	*	?	?	$V = Sm \ \Lambda \ Dm \ \Lambda \ Rm \ V \ Sm \ \Lambda \ Dm \ \Lambda \ Rm \\ C = Sm \ \Lambda \ Dm \ V \ Rm \ \Lambda \ Dm \ V \ Sm \ \Lambda \ Rm$
SUBX	*	*	?	?	?	$V = Sm \ \Lambda \ Dm \ \Lambda \ Rm \ V \ Sm \ \Lambda \ Dm \ \Lambda \ Rm$ $C = Sm \ \Lambda \ Dm \ V \ Rm \ \Lambda \ Dm \ V \ Sm \ \Lambda \ Rm$ $Z = Z \ \Lambda \ Rm \ \Lambda \dots \Lambda \ R0$
CMP, CMPI, CMPM	_	*	*	?	?	$V = Sm \ \Lambda \ Dm \ \Lambda \ Rm \ V \ Sm \ \Lambda \ Dm \ \Lambda \ Rm \\ C = Sm \ \Lambda \ Dm \ V \ Rm \ \Lambda \ Dm \ V \ Sm \ \Lambda \ Rm$
DIVS, DIVU	_	*	*	?	0	V = Division Overflow
MULS, MULU	_	*	*	?	0	V = Multiplication Overflow
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow $Z = Z \Lambda Rm \Lambda \Lambda R0$
NEG	*	*	*	?	?	V = Dm Λ Rm C = Dm V Rm
NEGX	*	*	?	?	?	$V = Dm \Lambda Rm$ C = Dm V Rm $Z = Z \Lambda Rm \Lambda \Lambda R0$
ASL	*	*	*	?	?	V = Dm Λ (Dm - 1 V V Dm - r) V Dm Λ (Dm-1 V +Dm - r) C = Dm - r + 1
ASL (r = 0)	_	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = Dm - r + 1
LSR (r = 0)	_	*	*	0	0	
ROXL (r = 0)	_	*	*	0	?	C = X
ROL	_	*	*	0	?	C = Dm - r + 1
ROL (r = 0)	_	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C = Dr - 1
ASR, LSR $(r = 0)$	_	*	*	0	0	
ROXR $(r = 0)$	_	*	*	0	?	C = X

Table 5-5. Condition Code Computations (Continued)

Operations	X	N	Z	٧	С	Special Definition
ROR	_	*	*	0	?	C = Dr - 1

ROR (r	= 0)		_	*	*	0	0				
NOTE:	Th	e following notat	ions ap	ply to	this tab	ole only	·.				
_	=	Not affected						,	Sm	=	Source operand MSB
U	=	Undefined						I	Dm	=	Destination operand MSB
?	=	See special defin	ition					I	Rm	=	Result operand MSB
*	=	General case						I	R	=	Register tested
X	=	С						ı	n	=	Bit Number
Ν	=	Rm						ı	r	=	Shift count
Z	=	$Rm\Lambda\dots\LambdaR0$						I	LB	=	Lower bound
Λ	=	Boolean AND						l	UB	=	Upper bound
V	=	Boolean OR						1	Rm	=	NOT Rm

5.4.3.2 DATA MOVEMENT INSTRUCTIONS. The MOVE instruction is the basic means of transferring and storing address and data. MOVE instructions transfer byte, word, and long-word operands from memory to memory, memory to register, register to memory, and register to register. Address movement instructions (MOVE or MOVEA) transfer word and long-word operands and ensure that only valid address manipulations are executed.

In addition to the general MOVE instructions, there are several special data movement instructions — move multiple registers (MOVEM), move peripheral data (MOVEP), move quick (MOVEQ), exchange registers (EXG), load effective address (LEA), push effective address (PEA), link stack (LINK), and unlink stack (UNLK). Table 5-6 is a summary of the data movement operations.

Table 5-6. Data Movement Operations

Instruction	Operand Syntax	Operand Size	Operation	
EXG	Rn, Rn	32	$Rn \Rightarrow Rn$	
LEA	⟨ea⟩, An	32	⟨ea⟩⇒ An	
LINK	An, #⟨d⟩	16, 32	$SP-4 \Rightarrow SP, An \Rightarrow (SP); SP \Rightarrow An, SP+d \Rightarrow SP$	
MOVE	⟨ea⟩, ⟨ea⟩	8, 16, 32	Source ⇒ Destination	
MOVEA	⟨ea⟩, An	16, 32 ⇒ 32	Source ⇒ Destination	
MOVEM	list, 〈ea〉 〈ea〉, list	16, 32 16, 32 ⇒ 32	Listed registers ⇒ Destination Source ⇒ Listed registers	
MOVEP	Dn, (d ₁₆ , An) (d ₁₆ , An), Dn	16, 32	Dn [31 : 24] \Rightarrow (An + d); Dn [23 : 16] \Rightarrow (An + d + 2); Dn [15 : 8] \Rightarrow (An + d + 4); Dn [7 : 0] \Rightarrow (An + d + 6) (An + d) \Rightarrow Dn [31 : 24]; (An + d + 2) \Rightarrow Dn [23 : 16]; (An + d + 4) \Rightarrow Dn [15 : 8]; (An + d + 6) \Rightarrow Dn [7 : 0]	
MOVEQ	#(data), Dn	8 ⇒ 32	Immediate Data ⇒ Destination	
PEA	⟨ea⟩	32	$SP-4\Rightarrow SP; \langle ea \rangle \Rightarrow SP$	
UNLK	An	32	$An \Rightarrow SP; (SP) \Rightarrow An, SP + 4 \Rightarrow SP$	

5.4.3.3 INTEGER ARITHMETIC OPERATIONS. The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP, CMPM, CMP2), clear (CLR), and negate (NEG). The instruction set includes ADD, CMP, and SUB instructions for both address and data operations with all operand sizes valid for data operations. Address operands consist of 16 or 32 bits. The clear and negate instructions apply to all sizes of data operands.

Signed and unsigned MUL and DIV instructions include:

- Word multiply to produce a long-word product
- Long-word multiply to produce a long-word or quad-word product
- Division of a long-word dividend by a word divisor (word quotient and word remainder)
- Division of a long-word or quad-word dividend by a long-word divisor (long-word quotient and long-word remainder)

A set of extended instructions provides multiprecision and mixed-size arithmetic. These instructions are add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX). Refer to Table 5-7 for a summary of the integer arithmetic operations.

Table 5-7. Integer Arithmetic Operations

Instruction	Operand Syntax	Operand Size	Operation
ADD	Dn, ⟨ea⟩ ⟨ea⟩, Dn	8, 16, 32 8, 16, 32	Source + Destination ⇒ Destination
ADDA	⟨ea⟩, An	16, 32	Source + Destination ⇒ Destination
ADDI	#(data), (ea)	8, 16, 32	Immediate Data + Destination ⇒ Destination
ADDQ	#(data), (ea)	8, 16, 32	Immediate Data + Destination ⇒ Destination
ADDX	Dn, Dn - (An), - (An)	8, 16, 32 8, 16, 32	Source + Destination + X ⇒ Destination
CLR	⟨ea⟩	8, 16, 32	0 ⇒ Destination
CMP	⟨ea⟩, Dn	8, 16, 32	(Destination – Source), CCR shows results
СМРА	⟨ea⟩, An	16, 32	(Destination – Source), CCR shows results
CMPI	#(data), (ea)	8, 16, 32	(Destination – Immediate Data), CCR shows results
СМРМ	(An) +, (An) +	8, 16, 32	(Destination – Source), CCR shows results
CMP2	⟨ea⟩, Rn	8, 16, 32	Lower bound ≤ Rn ≤ Upper Bound, CCR shows results
DIVS/DIVU DIVSL/DIVUL	⟨æ⟩, Dn ⟨æ⟩, Dr : Dq ⟨æ⟩, Dq ⟨æ⟩, Dr : Dq	$32/16 \Rightarrow 16:16$ $64/32 \Rightarrow 32:32$ $32/32 \Rightarrow 32$ $32/32 \Rightarrow 32:32$	Destination / Source ⇒ Destination (signed or unsigned)
EXT	Dn Dn	8 ⇒ 16 16 ⇒ 32	Sign Extended Destination ⇒ Destination
EXTB	Dn	8 ⇒ 32	Sign Extended Destination ⇒ Destination
MULS/MULU	⟨ea⟩, Dn ⟨ea⟩, Dl ⟨ea⟩, Dh : Dl	$16 \times 16 \Rightarrow 32$ $32 \times 32 \Rightarrow 32$ $32 \times 32 \Rightarrow 64$	Source * Destination ⇒ Destination (signed or unsigned)
NEG	⟨ea⟩	8, 16, 32	0 – Destination ⇒ Destination
NEGX	⟨ea⟩	8, 16, 32	0 – Destination – X ⇒ Destination
SUB	⟨ea⟩, Dn Dn, ⟨ea⟩	8, 16, 32	Destination – Source ⇒ Destination
SUBA	⟨ea⟩, An	16, 32	Destination – Source ⇒ Destination
SUBI	#(data), (ea)	8, 16, 32	Destination – Immediate Data ⇒ Destination
SUBQ	#(data), (ea)	8, 16, 32	Destination – Immediate Data ⇒ Destination
SUBX	Dn, Dn - (An), - (An)	8, 16, 32 8, 16, 32	Destination – Source – X ⇒ Destination
TBLS/TBLU	⟨æ⟩, Dn Dym : Dyn, Dn	8, 16, 32	$\begin{array}{l} Dyn - Dym \Rightarrow Temp \\ (Temp * Dn \ [7 : 0]) \Rightarrow Temp \\ (Dym * 256) + Temp \Rightarrow Dn \end{array}$
TBLSN/TBLUN	⟨æ⟩, Dn Dym : Dyn, Dn	8, 16, 32	$\begin{array}{l} \text{Dyn} - \text{Dym} \Rightarrow \text{Temp} \\ \text{(Temp} * \text{Dn [7 : 0]) / 256} \Rightarrow \text{Temp} \\ \text{Dym} + \text{Temp} \Rightarrow \text{Dn} \end{array}$

5.4.3.4 LOGIC INSTRUCTIONS. The logical operation instructions (AND, OR, EOR, and NOT) perform logical operations with all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. The TST instruction arithmetically compares the operand with zero, placing the result in the CCR. Table 5-8 summarizes the logical operations.

Table 5-8. Logic Operations

Instruction	Operand Syntax	Operand Size	Operation	
AND	⟨ea⟩, Dn Dn, ⟨ea⟩	8, 16, 32 8, 16, 32	Source Λ Destination \Rightarrow Destination	
ANDI	#(data), (ea)	8, 16, 32	Immediate Data Λ Destination \Rightarrow Destination	
EOR	Dn, ⟨ea⟩	8, 16, 32	Source ⊕ Destination ⇒ Destination	
EORI	#(data), (ea)	8, 16, 32	Immediate Data ⊕ Destination ⇒ Destination	
NOT	⟨ea⟩	8, 16, 32	Destination ⇒ Destination	
OR	⟨ea⟩, Dn Dn, ⟨ea⟩	8, 16, 32 8, 16, 32	Source V Destination ⇒ Destination	
ORI	#(data), (ea)	8, 16, 32	Immediate Data V Destination ⇒ Destination	
TST	⟨ea⟩	8, 16, 32	Source – 0,to set condition codes	

5.4.3.5 SHIFT AND ROTATE INSTRUCTIONS. The arithmetic shift instructions, ASR and ASL, and logical shift instructions, LSR and LSL, provide shift operations in both directions. The ROR, ROL, ROXR, and ROXL instructions perform rotate (circular shift) operations, with and without the extend bit. All shift and rotate operations can be performed on either registers or memory.

Register shift and rotate operations shift all operand sizes. The shift count may be specified in the instruction operation word (to shift from 1 to 8 places) or in a register (modulo 64 shift count).

Memory shift and rotate operations shift word-length operands one bit position only. The SWAP instruction exchanges the 16-bit halves of a register. Performance of shift/rotate instructions is enhanced so that use of the ROR and ROL instructions with a shift count of eight allows fast byte swapping. Table 5-9 is a summary of the shift and rotate operations.

Operand **Operand Size** Instruction Operation **Syntax** ASL Dn, Dn 8, 16, 32 X/C 0 #(data), Dn 8, 16, 32 ⟨ea⟩ 16 **ASR** Dn, Dn 8, 16, 32 X/C #(data), Dn 8, 16, 32 ⟨ea⟩ 16 Dn, Dn 8, 16, 32 LSL #(data), Dn 8, 16, 32 ⟨ea⟩ 16 LSR Dn, Dn 8, 16, 32 X/C #(data), Dn 8, 16, 32 ⟨ea⟩ 16 **ROL** Dn. Dn 8. 16. 32 #(data), Dn 8, 16, 32 С ⟨ea⟩ 16 Dn, Dn 8, 16, 32 ROR #(data), Dn 8, 16, 32 С ⟨ea⟩ 16 **ROXL** Dn, Dn 8, 16, 32 #(data), Dn 8, 16, 32 С Χ ⟨ea⟩ 16 ROXR Dn. Dn 8. 16. 32 #(data), Dn 8, 16, 32 С Χ > ⟨ea⟩ 16 **SWAP** Dn 16 MSW LSW

Table 5-9. Shift and Rotate Operations

5.4.3.6 BIT MANIPULATION INSTRUCTIONS. Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). All bit manipulation operations can be performed on either registers or memory. The bit number is specified as immediate data or in a data register. Register operands are 32 bits long, and memory operands are 8 bits long. Table 5-10 is a summary of bit manipulation instructions.

Table 5-10. Bit Manipulation Operations

Instruction	Operand Syntax	Operand Size	Operation
BCHG	Dn, 〈ea〉 #⟨data⟩, ⟨ea⟩	8, 32 8, 32	~((bit number) of destination) \Rightarrow Z \Rightarrow bit of destination
BCLR	Dn, 〈ea〉 #⟨data⟩, ⟨ea⟩	8, 32 8, 32	~((\(\text{bit number} \) of destination) \Rightarrow Z; 0 \Rightarrow bit of destination
BSET	Dn, ⟨ea⟩ #⟨data⟩, ⟨ea⟩	8, 32 8, 32	~((bit number) of destination) \Rightarrow Z; 1 \Rightarrow bit of destination

BTST	Dn, ⟨ea⟩ #⟨data⟩, ⟨ea⟩	8, 32 8, 32	\sim ((bit number) of destination) \Rightarrow Z
------	---------------------------	----------------	--

5.4.3.7 BINARY-CODED DECIMAL (BCD) INSTRUCTIONS. Five instructions support operations on BCD numbers. The arithmetic operations on packed BCD numbers are add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 5-11 is a summary of the BCD operations.

Table 5-11. Binary-Coded Decimal Operations

Instruction	Operand Syntax	Operand Size	Operation
ABCD	Dn, Dn - (An), - (An)	8 8	Source ₁₀ + Destination ₁₀ + $X \Rightarrow$ Destination
NBCD	⟨ e a⟩	8 8	0 – Destination ₁₀ – X ⇒ Destination
SBCD	Dn, Dn - (An), - (An)	8 8	$Destination_{10} - Source_{10} - X \Rightarrow Destination$

5.4.3.8 PROGRAM CONTROL INSTRUCTIONS. A set of subroutine call and return instructions and conditional and unconditional branch instructions perform program control operations. Table 5-12 summarizes these instructions.

Table 5-12. Program Control Operations

Instruction	Operand Syntax	Operand Size	Operation		
		Condi	itional		
Bcc	⟨label⟩	8, 16, 32	If condition true, then PC + d \Rightarrow PC		
DBcc	Dn, ⟨label⟩	16	If condition false, then $Dn - 1 \Rightarrow PC$; if $Dn \neq (-1)$, then $PC + d \Rightarrow PC$		
Scc	⟨ea⟩	8	If condition true, then destination bits are set to 1; else destination bits are cleared to 0		
Unconditional					
BRA	⟨label⟩	8, 16, 32	$PC + d \Rightarrow PC$		
BSR	⟨label⟩	8, 16, 32	$SP-4 \Rightarrow SP; PC \Rightarrow (SP); PC + d \Rightarrow PC$		
JMP	⟨ea⟩	none	Destination ⇒ PC		
JSR	⟨ea⟩	none	$SP-4 \Rightarrow SP; PC \Rightarrow (SP); destination \Rightarrow PC$		
NOP	none	none	PC + 2 ⇒ PC		
		Retu	urns		
RTD	#(d)	16	$(SP) \Rightarrow PC; SP + 4 + d \Rightarrow SP$		
RTR	none	none	$(SP) \Rightarrow CCR; SP + 2 \Rightarrow SP; (SP) \Rightarrow PC; SP + 4 \Rightarrow SP$		
RTS	none	none	$(SP) \Rightarrow PC; SP + 4 \Rightarrow SP$		

To specify conditions for change in program control, condition codes must be substituted for the letters "cc" in conditional program control opcodes. Condition test mnemonics are given below. Refer to **5.4.3.10 Condition Tests** for detailed information on condition codes.

HI — High VC — Overflow clear LE — Less or equal VS — Overflow set

5.4.3.9 SYSTEM CONTROL INSTRUCTIONS. Privileged instructions, trapping instructions, and instructions that use or modify the CCR provide system control operations. All of these instructions cause the processor to flush the instruction pipeline. Table 5-13 summarizes the instructions. The preceding list of condition tests also applies to the TRAPcc instruction. Refer to **5.4.3.10 Condition Tests** for detailed information on condition codes.

^{*}Not applicable to the Bcc instruction

Table 5-13. System Control Operations

Instruction	Operand Syntax	Operand Size	Operation
		Privil	eged
ANDI	#(data), SR	16	Immediate Data Λ SR \Rightarrow SR
EORI	#⟨data⟩, SR	16	Immediate Data \oplus SR \Rightarrow SR
MOVE	⟨ea⟩, SR SR, ⟨ea⟩	16 16	Source \Rightarrow SR SR \Rightarrow Destination
MOVEA	USP, An An, USP	32 32	$\begin{array}{c} USP \Rightarrow An \\ An \Rightarrow USP \end{array}$
MOVEC	Rc, Rn Rn, Rc	32 32	$Rc \Rightarrow Rn$ $Rn \Rightarrow Rc$
MOVES	Rn, ⟨ea⟩ ⟨ea⟩, Rn	8, 16, 32	Rn ⇒ Destination using DFC Source using SFC ⇒ Rn
ORI	#(data), SR	16	Immediate Data V SR ⇒ SR
RESET	none	none	Assert RESET line
RTE	none	none	$(SP) \Rightarrow SR; SP + 2 \Rightarrow SP; (SP) \Rightarrow PC; SP + 4 \Rightarrow SP;$ restore stack according to format
STOP	#(data)	16	Immediate Data ⇒ SR; STOP
LPSTOP	#(data)	none	$\mbox{Immediate Data} \Rightarrow \mbox{SR; interrupt mask} \Rightarrow \mbox{EBI; STOP}$
		Trap Ge	nerating
ВКРТ	#(data)	none	If breakpoint cycle acknowledged, then execute returned operation word, else trap as illegal instruction.
BGND	none	none	If background mode enabled, then enter background mode, else format/vector offset ⇒ − (SSP); PC ⇒ − (SSP); SR ⇒ − (SSP); (vector) ⇒ PC
CHK	⟨ea⟩, Dn	16, 32	If Dn < 0 or Dn < (ea), then CHK exception
CHK2	⟨ea⟩, Rn	8, 16, 32	If Rn < lower bound or Rn > upper bound, then CHK exception
ILLEGAL	none	none	$SSP - 2 \Rightarrow SSP$; vector offset \Rightarrow (SSP); $SSP - 4 \Rightarrow SSP$; PC \Rightarrow (SSP); $SSP - 2 \Rightarrow SSP$; SR \Rightarrow (SSP); Ilegal instruction vector address \Rightarrow PC
TRAP	#(data)	none	$SSP-2 \Rightarrow SSP$; format/vector offset \Rightarrow (SSP); $SSP-4 \Rightarrow SSP$; $PC \Rightarrow (SSP)$; $PC \Rightarrow (SSP)$; $PC \Rightarrow (SSP)$; vector address $PC \Rightarrow PC$
TRAPcc	none #(data)	none 16, 32	If cc true, then TRAP exception
TRAPV	none	none	If V set, then overflow TRAP exception
		Condition Co	ode Register
ANDI	#(data), CCR	8	Immediate Data Λ CCR \Rightarrow CCR
EORI	#(data), CCR	8	Immediate Data \oplus CCR \Rightarrow CCR
MOVE	⟨ea⟩, CCR CCR, ⟨ea⟩	16 16	Source ⇒ CCR CCR ⇒ Destination
ORI	#(data), CCR	8	Immediate Data V CCR ⇒ CCR

5.4.3.10 CONDITION TESTS. Conditional program control instructions and the TRAPcc instruction execute on the basis of condition tests. A condition test is the evaluation of a logical expression related to the state of the CCR bits. If the result is 1, the condition is

true. If the result is 0, the condition is false. For example, the T condition is always true, and the EQ condition is true only if the Z-bit condition code is true. Table 5-14 lists each condition test.

Table 5-14. Condition Tests

Mnemonic	Condition	Encoding	Test
Т	True	0000	1
F*	False	0001	0
HI	High	0010	C•Z
LS	Low or Same	0011	C+Z
CC	Carry Clear	0100	С
CS	Carry Set	0101	С
NE	Not Equal	0110	Z
EQ	Equal	0111	Z
VC	Overflow Clear	1000	V
VS	Overflow Set	1001	V
PL	Plus	1010	N
MI	Minus	1011	N
GE	Greater or Equal	1100	N • V + N • V
LT	Less Than	1101	N • V + N • V
GT	Greater Than	1110	$N \bullet V \bullet Z + N \bullet V \bullet Z$
Æ	Less or Equal	1111	Z+ N • V + N • V

^{*} Not available for the Bcc instruction.

N = Boolean NOT N

5.4.4 Using the Table Lookup and Interpolation Instructions.

There are four table lookup and interpolate instructions. TBLS returns a signed, rounded byte, word, or long-word result. TBLSN returns a signed, unrounded byte, word, or long-word result. TBLU returns an unsigned, rounded byte, word, or long-word result. TBLUN returns an unsigned, unrounded byte, word, or long-word result. All four instructions support two types of interpolation data: an n-element table stored in memory, and a two-element range stored in a pair of data registers. The latter form provides a means of performing surface (3D) interpolation between two previously calculated linear interpolations.

The following examples show how to compress tables and use fewer interpolation levels between table entries. Example 1 (see Figure 5-16) demonstrates table lookup and interpolation for a 257-entry table, allowing up to 256 interpolation levels between entries. Example 2 (see Figure 5-17) reduces table length for the same data to four entries. Example 3 (see Figure 5-18) demonstrates use of an 8-bit independent variable with an instruction.

Two additional examples show how TBLSN can reduce cumulative error when multiple table lookup and interpolation operations are used in a calculation. Example 4

^{• =} Boolean AND

^{+ =} Boolean OR

demonstrates addition of the results of three table interpolations. Example 5 illustrates use of TBLSN in surface interpolation.

5.4.4.1 TABLE EXAMPLE 1: STANDARD USAGE. The table consists of 257 word entries. As shown in Figure 5-16, the function is linear within the range $32768 \le X \le 49152$. Table entries within this range are as given in Table 5-15.

Table 5-15. Standard Usage Entries

Entry Number	X Value	Y Value
128*	32768	1311
162	41472	1659
163	41728	1669
164	41984	1679
165	42240	1690
192*	49152	1966

^{*}These values are the end points of the range. All entries between these points fall on the line.




Figure 5-16. Table Example 1

The table instruction is executed with the following bit pattern in Dx:




Table Entry Offset \Rightarrow Dx [8:15] = \$A3 = 163

Interpolation Fraction
$$\Rightarrow$$
 Dx [0:7] = \$80 = 128

Using this information, the table instruction calculates dependent variable Y:

$$Y = 1669 + (128 (1679 - 1669)) / 256 = 1674$$

5.4.4.2 TABLE EXAMPLE 2: COMPRESSED TABLE. In Example 2 (see Figure 5-17), the data from Example 1 has been compressed by limiting the maximum value of the independent variable. Instead of the range $0 \le X = 65535$, X is limited to $0 \le X \le 1023$. The table has been compressed to only five entries, but up to 256 levels of interpolation are allowed between entries.




Figure 5-17. Table Example 2

NOTE

Extreme table compression with many levels of interpolation is possible only with highly linear functions. The table entries within the range of interest are listed in Table 5-16.

Table 5-16. Compressed Table Entries

Entry Number	X Value	Y Value
2	512	1311
3	786	1966

Since the table is reduced from 257 to 5 entries, independent variable X must be scaled appropriately. In this case the scaling factor is 64, and the scaling is done by a single instruction:

Thus, Dx now contains the following bit pattern:




Table Entry Offset
$$\Rightarrow$$
 Dx [8:15] = \$02 = 2
Interpolation Fraction \Rightarrow Dx [0:7] = \$8E = 142

Using this information, the table instruction calculates dependent variable Y:

$$Y = 1331 + (142 (1966 - 1311)) / 256 = 1674$$

The function chosen for Examples 1 and 2 is linear between data points. If another function been been used, interpolated values might not have been identical.

5.4.4.3 TABLE EXAMPLE 3: 8-BIT INDEPENDENT VARIABLE. This example shows how to use a table instruction within an interpolation subroutine. Independent variable X is calculated as an 8-bit value, allowing 16 levels of interpolation on a 17-entry table. X is passed to the subroutine, which returns an 8-bit result. The subroutine uses the data listed in Table 5-17, based on the function shown in Figure 5-18.





Figure 5-18. Table Example 3

Table 5-17. 8-Bit Independent Variable Entries

X (Subroutine)	X (Instruction)	Y
0	0	0
1	256	16
2	512	32
3	768	48
4	1024	64
5	1280	80
6	1536	96
7	1792	112
8	2048	128
9	2304	112
10	2560	96
11	2816	80
12	3072	64
13	3328	48
14	3584	32
15	3840	16
16	4096	0

The first column is the value passed to the subroutine, the second column is the value expected by the table instruction, and the third column is the result returned by the subroutine.

The following value has been calculated for independent variable X:



Since X is an 8-bit value, the upper four bits are used as a table offset and the lower four bits are used as an interpolation fraction. The following results are obtained from the subroutine:

Table Entry Offset
$$\Rightarrow$$
 Dx [4:7] = \$B = 11
Interpolation Fraction \Rightarrow Dx [0:3] = \$D = 13


Thus, Y is calculated as follows:

$$Y = 80 + (13 (64 - 80)) / 16 = 67$$

If the 8-bit value for X were used directly by the table instruction, interpolation would be incorrectly performed between entries 0 and 1. Data must be shifted to the left four places before use:

The new range for X is $0 \le X \le 4096$; however, since a left shift fills the least significant digits of the word with zeros, the interpolation fraction can only have one of 16 values.

After the shift operation, Dx contains the following value:



Execution of the table instruction using the new value in Dx yields:

Table Entry Offset
$$\Rightarrow$$
 Dx [8:15] = \$0B = 11
Interpolation Fraction \Rightarrow Dx [0:7] = \$D0 = 208

Thus, Y is calculated as follows:

$$Y = 80 + (208 (64 - 80)) / 256 = 67$$

5.4.4.4 TABLE EXAMPLE 4: MAINTAINING PRECISION. In this example, three table lookup and interpolation (TLI) operations are performed and the results are summed. The calculation is done once with the result of each TLI rounded before addition and once with only the final result rounded. Assume that the result of the three interpolations are as follows (a "." indicates the binary radix point).

First, the results of each TLI are rounded with the TBLS round-to-nearest-even algorithm. The following values would be returned by TBLS:

TLI # 1	0010	0000	
TLI # 2	0011	1111	
TLI # 3	0000	0001	

Summing, the following result is obtained:

0010 0000 . 0011 1111 . 0000 0001 . 0110 0000 .

Now, using the same TLI results, the sum is first calculated and then rounded according to the same algorithm:

Rounding yields:

0110 0001.

The second result is preferred. The following code sequence illustrates how addition of a series of table interpolations can be performed without loss of precision in the intermediate results:

```
LO:
    TBLSN.B
                   ⟨ea⟩, Dx
    TBLSN.B
                   ⟨ea⟩, Dx
    TBLSN.B
                   ⟨ea⟩, DI
    ADD.L
                   Dx, Dm
                                Long addition avoids problems with carry
                   Dm, DI
    ADD.L
    ASR.L
                   #8, DI
                                Move radix point
    BCC.B
                                Fraction MSB in carry
                   L1
    ADDQ.B
                   #1, DI
L1: . . .
```

5.4.4.5 TABLE EXAMPLE 5: SURFACE INTERPOLATIONS. The various forms of table can be used to perform surface (3D) TLIs. However, since the calculation must be split into a series of 2D TLIs, the possibility of losing precision in the intermediate results is possible. The following code sequence, incorporating both TBLS and TBLSN, eliminates this possibility.

```
LO:
    MOVE.W
                   Dx, DI
                               Copy entry number and fraction number
    TBLSN.B
                   ⟨ea⟩, Dx
    TBLSN.B
                   ⟨ea⟩. DI
    TBLS.W
                   Dx:Dl, Dm
                               Surface interpolation, with round
    ASR.L
                   #8. Dm
                               Read just the result
                               No round necessary
    BCC.B
                   L1
    ADDQ.B
                   #1, DI Half round up
L1: . . .
```

Before execution of this code sequence, Dx must contain fraction and entry numbers for the two TLI, and Dm must contain the fraction for surface interpolation. The $\langle ea \rangle$ fields in the TBLSN instructions point to consecutive columns in a 3D table. The TBLS size parameter must be word if the TBLSN size parameter is byte, and must be long word if TBLSN is word. Increased size is necessary because a larger number of significant digits is needed to accommodate the scaled fractional results of the 2D TLI.

5.4.5 Nested Subroutine Calls

The LINK instruction pushes an address onto the stack, saves the stack address at which the address is stored, and reserves an area of the stack for use. Using this instruction in a series of subroutine calls will generate a linked list of stack frames.

The UNLK instruction removes a stack frame from the end of the list by loading an address into the SP and pulling the value at that address from the stack. When the instruction operand is the address of the link address at the bottom of a stack frame, the effect is to remove the stack frame from both the stack and the linked list.

5.4.6 Pipeline Synchronization with the NOP Instruction

Although the no operation (NOP) instruction performs no visible operation, it does force synchronization of the instruction pipeline, since all previous instructions must complete execution before the NOP begins.

5.5 PROCESSING STATES

This section describes the processing states of the CPU32. It includes a functional description of the bits in the supervisor portion of the SR and an overview of actions taken by the processor in response to exception conditions.

5.5.1 State Transitions

The processor is in normal, background, or exception state unless halted.

When the processor fetches instructions and operands or executes instructions, it is in the normal processing state. The stopped condition, which the processor enters when a STOP or LPSTOP instruction is executed, is a variation of the normal state in which no further bus cycles are generated.

Background state is an alternate operational mode used for system debugging. Refer to **5.7 Development Support** for more information.

Exception processing refers specifically to the transition from normal processing of a program to normal processing of system routines, interrupt routines, and other exception handlers. Exception processing includes the stack operations, the exception vector fetch, and the filling of the instruction pipeline caused by an exception. Exception processing ends when execution of an exception handler routine begins. Refer to **5.6 Exception Processing** for comprehensive information.

A catastrophic system failure occurs if the processor detects a bus error or generates an address error while in the exception processing state. This type of failure halts the processor. For example, if a bus error occurs during exception processing caused by a bus error, the CPU32 assumes that the system is not operational and halts.

The halted condition should not be confused with the stopped condition. After the processor executes a STOP or LPSTOP instruction, execution of instructions can resume when a trace, interrupt, or reset exception occurs.

5.5.2 Privilege Levels

To protect system resources, the processor can operate with either of two levels of access — user or supervisor. Supervisor level is more privileged than user level. All instructions are available at the supervisor level, but execution of some instructions is not permitted at the user level. There are separate SPs for each level. The S-bit in the SR indicates privilege level and determines which SP is used for stack operations. The processor identifies each bus access (supervisor or user mode) via function codes to enforce supervisor and user access levels.

In a typical system, most programs execute at the user level. User programs can access only their own code and data areas and are restricted from accessing other information. The operating system executes at the supervisor privilege level, has access to all resources, performs the overhead tasks for the user level programs, and coordinates their activities.

5.5.2.1 SUPERVISOR PRIVILEGE LEVEL. If the S-bit in the SR is set, supervisor privilege level applies, and all instructions are executable. The bus cycles generated for instructions executed in supervisor level are normally classified as supervisor references, and the values of the function codes on FC2–FC0 refer to supervisor address spaces.

All exception processing is performed at the supervisor level. All bus cycles generated during exception processing are supervisor references, and all stack accesses use the SSP.

Instructions that have important system effects can only be executed at supervisor level. For instance, user programs are not permitted to execute STOP, LPSTOP, or RESET instructions. To prevent a user program from gaining privileged access, except in a controlled manner, instructions that can alter the S-bit in the SR are privileged. The TRAP #n instruction provides controlled user access to operating system services.

5.5.2.2 USER PRIVILEGE LEVEL. If the S-bit in the SR is cleared, the processor executes instructions at the user privilege level. The bus cycles for an instruction executed at the user privilege level are classified as user references, and the values of the function codes on FC2–FC0 specify user address spaces. While the processor is at the user level, implicit references to the system SP and explicit references to address register seven (A7) refer to the USP.

5.5.2.3 CHANGING PRIVILEGE LEVEL. To change from user privilege level to supervisor privilege level, a condition that causes exception processing must occur. When exception processing begins, the current values in the SR, including the S-bit, are saved on the supervisor stack, and then the S-bit is set, enabling supervisory access. Execution continues at supervisor level until exception processing is complete.

To return to user access level, a system routine must execute one of the following instructions: MOVE to SR, ANDI to SR, EORI to SR, ORI to SR, or RTE. These instructions execute only at supervisor privilege level and can modify the S-bit of the SR. After these instructions execute, the instruction pipeline is flushed, then refilled from the appropriate address space.

The RTE instruction causes a return to a program that was executing when an exception occurred. When RTE is executed, the exception stack frame saved on the supervisor stack can be restored in either of two ways.

If the frame was generated by an interrupt, breakpoint, trap, or instruction exception, the SR and PC are restored to the values saved on the supervisor stack, and execution resumes at the restored PC address, with access level determined by the S-bit of the restored SR.

If the frame was generated by a bus error or an address error exception, the entire processor state is restored from the stack.

5.6 EXCEPTION PROCESSING

An exception is a special condition that pre-empts normal processing. Exception processing is the transition from normal mode program execution to execution of a routine that deals with an exception. The following paragraphs discuss system resources related to exception handling, exception processing sequence, and specific features of individual exception processing routines.

5.6.1 Exception Vectors

An exception vector is the address of a routine that handles an exception. The VBR contains the base address of a 1024-byte exception vector table, which consists of 256 exception vectors. Sixty-four vectors are defined by the processor, and 192 vectors are reserved for user definition as interrupt vectors. Except for the reset vector, each vector in the table is one long word in length. The reset vector is two long words in length. Refer to Table 5-18 for information on vector assignment.

Table 5-18. Exception Vector Assignments

Vector		Vector Offse	et	Assignment				
Number	Dec	Hex	Space					
0	0	000	SP	Reset: Initial Stack Pointer				
1	4	004	SP	Reset: Initial Program Counter				
2	8	008	SD	Bus Error				
3	12	00C	SD	Address Error				
4	16	010	SD	Illegal Instruction				
5	20	014	SD	Zero Division				
6	24	018	SD	CHK, CHK2 Instructions				
7	28	01C	SD	TRAPcc, TRAPV Instructions				
8	32	020	SD	Privilege Violation				
9	36	024	SD	Trace				
10	40	028	SD	Line 1010 Emulator				
11	44	02C	SD	Line 1111 Emulator				
12	48	030	SD	Hardware Breakpoint				
13	52	034	SD	(Reserved for Coprocessor Protocol Violation)				
14	56	038	SD	Format Error				
15	60	03C	SD	Uninitialized Interrupt				
16–23	64	040	SD	(Unassigned, Reserved)				
	92	05C		_				
24	96	060	SD	Spurious Interrupt				
25	100	064	SD	Level 1 Interrupt Autovector				
26	104	068	SD	Level 2 Interrupt Autovector				
27	108	06C	SD	Level 3 Interrupt Autovector				
28	112	070	SD	Level 4 Interrupt Autovector				
29	116	074	SD	Level 5 Interrupt Autovector				
30	120	078	SD	Level 6 Interrupt Autovector				
31	124	07C	SD	Level 7 Interrupt Autovector				
32–47	128 188	080 0BC	SD	Trap Instruction Vectors (0–15)				
48–58	192 232	0C0 0E8	SD	(Reserved for Coprocessor)				
59–63	236 252	0EC 0FC	SD	(Unassigned, Reserved) —				
64–255	256 1020	100 3FC	SD	User-Defined Vectors (192)				

CAUTION

Because there is no protection on the 64 processordefined vectors, external devices can access vectors reserved for internal purposes. This practice is strongly discouraged. All exception vectors, except the reset vector, are located in supervisor data space. The reset vector is located in supervisor program space. Only the initial reset vector is fixed in the processor memory map. When initialization is complete, there are no fixed assignments. Since the VBR stores the vector table base address, the table can be located anywhere in memory. It can also be dynamically relocated for each task executed by an operating system.

Each vector is assigned an 8-bit number. Vector numbers for some exceptions are obtained from an external device; others are supplied by the processor. The processor multiplies the vector number by four to calculate vector offset, then adds the offset to the contents of the VBR. The sum is the memory address of the vector.

5.6.1.1 TYPES OF EXCEPTIONS. An exception can be caused by internal or external events.

An internal exception can be generated by an instruction or by an error. The TRAP, TRAPcc, TRAPV, BKPT, CHK, CHK2, RTE, and DIV instructions can cause exceptions during normal execution. Illegal instructions, instruction fetches from odd addresses, word or long-word operand accesses from odd addresses, and privilege violations also cause internal exceptions.

Sources of external exception include interrupts, breakpoints, bus errors, and reset requests. Interrupts are peripheral device requests for processor action. Breakpoints are used to support development equipment. Bus error and reset are used for access control and processor restart.

5.6.1.2 EXCEPTION PROCESSING SEQUENCE. For all exceptions other than a reset exception, exception processing occurs in the following sequence. Refer to **5.6.2.1 Reset** for details of reset processing.

As exception processing begins, the processor makes an internal copy of the SR. After the copy is made, the processor state bits in the SR are changed — the S-bit is set, establishing supervisor access level, and bits T1 and T0 are cleared, disabling tracing. For reset and interrupt exceptions, the interrupt priority mask is also updated.

Next, the exception number is obtained. For interrupts, the number is fetched from CPU space \$F (the bus cycle is an interrupt acknowledge). For all other exceptions, internal logic provides a vector number.

Next, current processor status is saved. An exception stack frame is created and placed on the supervisor stack. All stack frames contain copies of the SR and the PC for use by RTE. The type of exception and the context in which the exception occurs determine what other information is stored in the stack frame.

Finally, the processor prepares to resume normal execution of instructions. The exception vector offset is determined by multiplying the vector number by four, and the offset is added to the contents of the VBR to determine displacement into the exception vector table. The exception vector is loaded into the PC. If no other exception is pending, the processor will resume normal execution at the new address in the PC.

5.6.1.3 EXCEPTION STACK FRAME. During exception processing, the most volatile portion of the current context is saved on the top of the supervisor stack. This context is organized in a format called the exception stack frame.

The exception stack frame always includes the contents of SR and PC at the time the exception occurred. To support generic handlers, the processor also places the vector offset in the exception stack frame and marks the frame with a format code. The format field allows an RTE instruction to identify stack information so that it can be properly restored.

The general form of the exception stack frame is illustrated in Figure 5-19. Although some formats are peculiar to a particular M68000 Family processor, format 0000 is always legal and always indicates that only the first four words of a frame are present. See **5.6.4 CPU32 Stack Frames** for a complete discussion of exception stack frames.




Figure 5-19. Exception Stack Frame

5.6.1.4 MULTIPLE EXCEPTIONS. Each exception has been assigned a priority based on its relative importance to system operation. Priority assignments are shown in Table 5-19. Group 0 exceptions have the highest priorities. Group 4 exceptions have the lowest priorities. Exception processing for exceptions that occur simultaneously is done by priority, from highest to lowest.

It is important to be aware of the difference between exception processing mode and execution of an exception handler. Each exception has an assigned vector that points to an associated handler routine. Exception processing includes steps described in **5.6.1.2 Exception Processing Sequence**, but does not include execution of handler routines, which is done in normal mode.

When the CPU32 completes exception processing, it is ready to begin either exception processing for a pending exception or execution of a handler routine. Priority assignment governs the order in which exception processing occurs, not the order in which exception handlers are executed.

Table 5-19. Exception Priority Groups

Group/ Priority	Exception and Relative Priority	Characteristics
0	Reset	Aborts all processing (instruction or exception); does not save old context.
1.1 1.2	Address Error Bus Error	Suspends processing (instruction or exception); saves internal context.
2	BKPT#n, CHK, CHK2, Division by Zero, RTE, TRAP#n, TRAPcc, TRAPV	Exception processing is a part of instruction execution.
3	Illegal Instruction, Line A, Unimplemented Line F, Privilege Violation	Exception processing begins before instruction execution.
4.1 4.2 4.3	Trace Hardware Breakpoint Interrupt	Exception processing begins when current instruction or previous exception processing is complete.

As a general rule, when simultaneous exceptions occur, the handler routines for lower priority exceptions are executed before the handler routines for higher priority exceptions. For example, consider the arrival of an interrupt during execution of a TRAP instruction, while tracing is enabled. Trap exception processing (2) is done first, followed immediately by exception processing for the trace (4.1), and then by exception processing for the interrupt (4.3). Each exception places a new context on the stack. When the processor resumes normal instruction execution, it is vectored to the interrupt handler, which returns to the trace handler that returns to the trap handler.

There are special cases to which the general rule does not apply. The reset exception will always be the first exception handled since reset clears all other exceptions. It is also possible for high-priority exception processing to begin before low-priority exception processing is complete. For example, if a bus error occurs during trace exception processing, the bus error will be processed and handled before trace exception processing is completed.

5.6.2 Processing of Specific Exceptions

The following paragraphs provide details concerning sources of specific exceptions, how each arises, and how each is processed.

5.6.2.1 RESET. Assertion of RESET by external hardware or assertion of the internal RESET signal by an internal module causes a reset exception. The reset exception has the highest priority of any exception. Reset is used for system initialization and for recovery from catastrophic failure. The reset exception aborts any processing in progress when it is recognized, and that processing cannot be recovered. Reset performs the following operations:

- 1. Clears T0 and T1 in the SR to disable tracing
- 2. Sets the S-bit in the SR to establish supervisor privilege
- 3. Sets the interrupt priority mask to the highest priority level (%111)
- 4. Initializes the VBR to zero (\$0000000)
- 5. Generates a vector number to reference the reset exception vector
- Loads the first long word of the vector into the interrupt SP
- 7. Loads the second long word of the vector into the PC

8. Fetches and initiates decode of the first instruction to be executed

Figure 5-20 is a flowchart of the reset exception




Figure 5-20. Reset Operation Flowchart

After initial instruction prefetches, normal program execution begins at the address in the PC. The reset exception does not save the value of either the PC or the SR.

If a bus error or address error occurs during reset exception processing sequence, a double bus fault occurs. The processor halts, and the HALT signal is asserted to indicate the halted condition.

Execution of the RESET instruction does not cause a reset exception nor does it affect any internal CPU register, but it does cause the CPU32 to assert the RESET signal, resetting all internal and external peripherals.

5.6.2.2 BUS ERROR. A bus error exception occurs when an assertion of the BERR signal is acknowledged. The BERR signal can be asserted by one of three sources:

- 1. External logic by assertion of the BERR input pin
- 2. Direct assertion of the internal BERR signal by an internal module
- Direct assertion of the internal BERR signal by the on-chip hardware watchdog after detecting a no-response condition

Bus error exception processing begins when the processor attempts to use information from an aborted bus cycle.

When the aborted bus cycle is an instruction prefetch, the processor will not initiate exception processing unless the prefetched information is used. For example, if a branch instruction flushes an aborted prefetch, that word is not accessed, and no exception occurs.

When the aborted bus cycle is a data access, the processor initiates exception processing immediately, except in the case of released operand writes. Released write bus errors are delayed until the next instruction boundary or until another operand access is attempted.

Exception processing for bus error exceptions follows the regular sequence, but context preservation is more involved than for other exceptions because a bus exception can be initiated while an instruction is executing. Several bus error stack format organizations are utilized to provide additional information regarding the nature of the fault.

First, any register altered by a faulted-instruction EA calculation is restored to its initial value. Then a special status word (SSW) is placed on the stack. The SSW contains specific information about the aborted access — size, type of access (read or write), bus cycle type, and function code. Finally, fault address, bus error exception vector number, PC value, and a copy of the SR are saved.

If a bus error occurs during exception processing for a bus error, an address error, a reset, or while the processor is loading stack information during RTE execution, the processor halts. This simplifies isolation of catastrophic system failure by preventing processor interaction with stacks and memory. Only assertion of RESET can restart a halted processor.

5.6.2.3 ADDRESS ERROR. Address error exceptions occur when the processor attempts to access an instruction, word operand, or long-word operand at an odd address. The effect is much the same as an internally generated bus error. The exception processing sequence is the same as that for bus error, except that the vector number refers to the address error exception vector.

Address error exception processing begins when the processor attempts to use information from the aborted bus cycle.

If the aborted cycle is a data space access, exception processing begins when the processor attempts to use the data, except in the case of a released operand write.

Released write exceptions are delayed until the next instruction boundary or attempted operand access.

An address exception on a branch to an odd address is delayed until the PC is changed. No exception occurs if the branch is not taken. In this case, the fault address and return PC value placed in the exception stack frame are the odd address, and the current instruction PC points to the instruction that caused the exception.

If an address error occurs during exception processing for a bus error, another address error, or a reset, the processor halts.

5.6.2.4 INSTRUCTION TRAPS. Traps are exceptions caused by instructions. They arise from either processor recognition of abnormal conditions during instruction execution or from use of specific trapping instructions. Traps are generally used to handle abnormal conditions that arise in control routines.

The TRAP instruction, which always forces an exception, is useful for implementing system calls for user programs. The TRAPcc, TRAPV, CHK, and CHK2 instructions force exceptions when a program detects a run-time error. The DIVS and DIVU instructions force an exception if a division operation is attempted with a divisor of zero.

Exception processing for traps follows the regular sequence. If tracing is enabled when an instruction that causes a trap begins execution, a trace exception will be generated by the instruction, but the trap handler routine will not be traced (the trap exception will be processed first, then the trace exception).

The vector number for the TRAP instruction is internally generated — part of the number comes from the instruction itself. The trap vector number, PC value, and a copy of the SR are saved on the supervisor stack. The saved PC value is the address of the instruction that follows the instruction which generated the trap. For all instruction traps other than TRAP, a pointer to the instruction causing the trap is also saved in the fifth and sixth words of the exception stack frame.

5.6.2.5 SOFTWARE BREAKPOINTS. To support hardware emulation, the CPU32 must provide a means of inserting breakpoints into target code and of announcing when a breakpoint is reached.

The MC68000 and MC68008 can detect an illegal instruction inserted at a breakpoint when the processor fetches from the illegal instruction exception vector location. Since the VBR on the CPU32 allows relocation of exception vectors, the exception vector address is not a reliable indication of a breakpoint. CPU32 breakpoint support is provided by extending the function of a set of illegal instructions (\$4848–\$484F).

When a breakpoint instruction is executed, the CPU32 performs a read from CPU space \$0, at a location corresponding to the breakpoint number. If this bus cycle is terminated by BERR, the processor performs illegal instruction exception processing. If the bus cycle is terminated by DSACKx, the processor uses the data returned to replace the breakpoint in the instruction pipeline and begins execution of that instruction. See **Section 3 Bus Operation** for a description of CPU space operations.

5.6.2.6 HARDWARE BREAKPOINTS. The CPU32 recognizes hardware breakpoint requests. Hardware breakpoint requests do not force immediate exception processing, but

are left pending. An instruction breakpoint is not made pending until the instruction corresponding to the request is executed.

A pending breakpoint can be acknowledged between instructions or at the end of exception processing. To acknowledge a breakpoint, the CPU performs a read from CPU space \$0 at location \$1E (see **Section 3 Bus Operation)**.

If the bus cycle terminates normally, instruction execution continues with the next instruction, as if no breakpoint request occurred. If the bus cycle is terminated by BERR, the CPU begins exception processing. Data returned during this bus cycle is ignored.

Exception processing follows the regular sequence. Vector number 12 (offset \$30) is internally generated. The PC of the currently executing instruction, the PC of the next instruction to execute, and a copy of the SR are saved on the supervisor stack.

5.6.2.7 FORMAT ERROR. The processor checks certain data values for control operations. The validity of the stack format code and, in the case of a bus cycle fault format, the version number of the processor that generated the frame are checked during execution of the RTE instruction. This check ensures that the program does not make erroneous assumptions about information in the stack frame.

If the format of the control data is improper, the processor generates a format error exception. This exception saves a four-word format exception frame and then vectors through vector table entry number 14. The stacked PC is the address of the RTE instruction that discovered the format error.

5.6.2.8 ILLEGAL OR UNIMPLEMENTED INSTRUCTIONS. An instruction is illegal if it contains a word bit pattern that does not correspond to the bit pattern of the first word of a legal CPU32 instruction, if it is a MOVEC instruction that contains an undefined register specification field in the first extension word, or if it contains an indexed addressing mode extension word with bits 5-4 = 00 or bits $3-0 \neq 0000$.

If an illegal instruction is fetched during instruction execution, an illegal instruction exception occurs. This facility allows the operating system to detect program errors or to emulate instructions in software.

Word patterns with bits 15-12 = 1010 (referred to as A-line opcodes) are unimplemented instructions. A separate exception vector (vector 10, offset \$28) is given to unimplemented instructions to permit efficient emulation.

Word patterns with bits 15–12 = 1111 (referred to as F-line opcodes) are used for M68000 Family instruction set extensions. They can generate an unimplemented instruction exception caused by the first extension word of the instruction or by the addressing mode extension word. A separate F-line emulation vector (vector 11, offset \$2C) is used for the exception vector.

All unimplemented instructions are reserved for use by Motorola for enhancements and extensions to the basic M68000 architecture. Opcode pattern \$4AFC is defined to be illegal on all M68000 Family members. Those customers requiring the use of an unimplemented opcode for synthesis of "custom instructions," operating system calls, etc., should use this opcode.

Exception processing for illegal and unimplemented instructions is similar to that for traps. The instruction is fetched and decoding is attempted. When the processor determines that execution of an illegal instruction is being attempted, exception processing begins. No registers are altered.

Exception processing follows the regular sequence. The vector number is generated to refer to the illegal instruction vector or, in the case of an unimplemented instruction, to the corresponding emulation vector. The illegal instruction vector number, current PC, and a copy of the SR are saved on the supervisor stack, with the saved value of the PC being the address of the illegal or unimplemented instruction.

5.6.2.9 PRIVILEGE VIOLATIONS. To provide system security, certain instructions can be executed only at the supervisor access level. An attempt to execute one of these instructions at the user level will cause an exception. The privileged exceptions are as follows:

- AND Immediate to SR
- EOR Immediate to SR
- LPSTOP
- MOVE from SR
- MOVE to SR
- MOVE USP
- MOVEC
- MOVES
- OR Immediate to SR
- RESET
- RTE
- STOP

Exception processing for privilege violations is nearly identical to that for illegal instructions. The instruction is fetched and decoded. If the processor determines that a privilege violation has occurred, exception processing begins before instruction execution.

Exception processing follows the regular sequence. The vector number (8) is generated to reference the privilege violation vector. Privilege violation vector offset, current PC, and SR are saved on the supervisor stack. The saved PC value is the address of the first word of the instruction causing the privilege violation.

5.6.2.10 TRACING. To aid in program development, M68000 processors include a facility to allow tracing of instruction execution. CPU32 tracing also has the ability to trap on changes in program flow. In trace mode, a trace exception is generated after each instruction executes, allowing a debugging program to monitor the execution of a program under test. The T1 and T0 bits in the supervisor portion of the SR are used to control tracing.

When T[1:0] = 00, tracing is disabled, and instruction execution proceeds normally (see Table 5-20).

Table 5-20. Tracing Control

T1	T0	Tracing Function
0	0	No tracing
0	1	Trace on change of flow
1	0	Trace on instruction execution
1	1	(Undefined; reserved)

When T[1:0] = 01 at the beginning of instruction execution, a trace exception will be generated if the PC changes sequence during execution. All branches, jumps, subroutine calls, returns, and SR manipulations can be traced in this way. No exception occurs if a branch is not taken.

When T[1:0] = 10 at the beginning of instruction execution, a trace exception will be generated when execution is complete. If the instruction is not executed, either because an interrupt is taken or because the instruction is illegal, unimplemented, or privileged, an exception is not generated.

At the present time, T[1:0] = 11 is an undefined condition. It is reserved by Motorola for future use.

Exception processing for trace starts at the end of normal processing for the traced instruction and before the start of the next instruction. Exception processing follows the regular sequence (tracing is disabled so that the trace exception itself is not traced). A vector number is generated to reference the trace exception vector. The address of the instruction that caused the trace exception, the trace exception vector offset, the current PC, and a copy of the SR are saved on the supervisor stack. The saved value of the PC is the address of the next instruction to be executed.

A trace exception can be viewed as an extension to the function of any instruction. If a trace exception is generated by an instruction, the execution of that instruction is not complete until the trace exception processing associated with it is also complete:

If an instruction is aborted by a bus error or address error exception, trace exception processing is deferred until the suspended instruction is restarted and completed normally. An RTE from a bus error or address error will not be traced because of the possibility of continuing the instruction from the fault.

If an instruction is executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception.

If an instruction forces an exception, the forced exception is processed before the trace exception.

If an instruction is executed and a breakpoint is pending upon completion of the instruction, the trace exception is processed before the breakpoint.

If an attempt is made to execute an illegal, unimplemented, or privileged instruction while tracing is enabled, no trace exception will occur because the instruction is not executed. This is particularly important to an emulation routine that performs an instruction function, adjusts the stacked PC to beyond the unimplemented instruction, and then returns. The SR on the stack must be checked to determine if tracing is on

before the return is executed. If tracing is on, trace exception processing must be emulated so that the trace exception handler can account for the emulated instruction.

Tracing also affects normal operation of the STOP and LPSTOP instructions. If either begins execution with T1 set, a trace exception will be taken after the instruction loads the SR. Upon return from the trace handler routine, execution will continue with the instruction following STOP (LPSTOP), and the processor will not enter the stopped condition.

5.6.2.11 INTERRUPTS. There are seven levels of interrupt priority and 192 assignable interrupt vectors within each exception vector table. Careful use of multiple vector tables and hardware chaining will permit a virtually unlimited number of peripherals to interrupt the processor.

Interrupt recognition and subsequent processing are based on internal interrupt request signals (IRQ7–IRQ1) and the current priority set in SR priority mask I[2:0]. Interrupt request level zero (IRQ7–IRQ1 negated) indicates that no service is requested. When an interrupt of level one through six is requested via IRQ6–IRQ1, the processor compares the request level with the interrupt mask to determine whether the interrupt should be processed. Interrupt requests are inhibited for all priority levels less than or equal to the current priority. Level seven interrupts are nonmaskable.

IRQ7-IRQ1 are synchronized and debounced by input circuitry on consecutive rising edges of the processor clock. To be valid, an interrupt request must be held constant for at least two consecutive clock periods.

Interrupt requests do not force immediate exception processing, but are left pending. A pending interrupt is detected between instructions or at the end of exception processing — all interrupt requests must be held asserted until they are acknowledged by the CPU. If the priority of the interrupt is greater than the current priority level, exception processing begins.

Exception processing occurs as follows. First, the processor makes an internal copy of the SR. After the copy is made, the processor state bits in the SR are changed — the S-bit is set, establishing supervisor access level, and bits T1 and T0 are cleared, disabling tracing. Priority level is then set to the level of the interrupt, and the processor fetches a vector number from the interrupting device (CPU space \$F). The fetch bus cycle is classified as an interrupt acknowledge, and the encoded level number of the interrupt is placed on the address bus.

If an interrupting device requests automatic vectoring, the processor generates a vector number (25 to 31) determined by the interrupt level number.

If the response to the interrupt acknowledge bus cycle is a bus error, the interrupt is taken to be spurious, and the spurious interrupt vector number (24) is generated.

The exception vector number, PC, and SR are saved on the supervisor stack. The saved value of the PC is the address of the instruction that would have executed if the interrupt had not occurred.

Priority level seven interrupt is a special case. Level seven interrupts are nonmaskable interrupts (NMI). Level seven requests are transition sensitive to eliminate redundant servicing and resultant stack overflow. Transition sensitive means that the level seven input must change state before the CPU will detect an interrupt.

An NMI is generated each time the interrupt request level changes to level seven (regardless of priority mask value), and each time the priority mask changes from seven to a lower number while the request level remains at seven.

Many M68000 peripherals provide for programmable interrupt vector numbers to be used in the system interrupt request/acknowledge mechanism. If the vector number is not initialized after reset and if the peripheral must acknowledge an interrupt request, the peripheral should return the uninitialized interrupt vector number (15).

See **Section 4 System Integration Module** for detailed information on interrupt acknowledge cycles.

5.6.2.12 RETURN FROM EXCEPTION. When exception stacking operations for all pending exceptions are complete, the processor begins execution of the handler for the last exception processed. After the exception handler has executed, the processor must restore the system context in existence prior to the exception. The RTE instruction is designed to accomplish this task.

When RTE is executed, the processor examines the stack frame on top of the supervisor stack to determine if it is valid and determines what type of context restoration must be performed. See **5.6.4 CPU32 Stack Frames** for a description of stack frames.

For a normal four-word frame, the processor updates the SR and PC with data pulled from the stack, increments the SSP by eight, and resumes normal instruction execution. For a six-word frame, the SR and PC are updated from the stack, the active SSP is incremented by 12, and normal instruction execution resumes.

For a bus fault frame, the format value on the stack is first checked for validity. In addition, the version number on the stack must match the version number of the processor that is attempting to read the stack frame. The version number is located in the most significant byte (bits [15:8]) of the internal register word at location SP + \$14 in the stack frame. The validity check ensures that stack frame data will be properly interpreted in multiprocessor systems.

If a frame is invalid, a format error exception is taken. If it is inaccessible, a bus error exception is taken. Otherwise, the processor reads the entire frame into the proper internal registers, de-allocates the stack (12 words), and resumes normal processing. Bus error frames for faults during exception processing require the RTE instruction to rewrite the faulted stack frame. If an error occurs during any of the bus cycles required by rewrite, the processor halts.

If a format error occurs during RTE execution, the processor creates a normal four-word fault stack frame below the frame that it was attempting to use. If a bus error occurs, a bus-error stack frame will be created. The faulty stack frame remains intact, so that it may be examined and repaired by an exception handler or used by a different type of processor (e.g., an MC68010, MC68020, or a future M68000 processor) in a multiprocessor system.

5.6.3 Fault Recovery

There are four phases of recovery from a fault: recognizing the fault, saving the processor state, repairing the fault (if possible), and restoring the processor state. Saving and restoring the processor state are described in the following paragraphs.

The stack contents are identified by the SSW. In addition to identifying the fault type represented by the stack frame, the SSW contains the internal processor state corresponding to the fault.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TP	MV	0	TR	B1	B0	RR	RM	IN	RW	LG	SI	Z		FUNC	

TP BERR frame type

MV MOVEM in progress

TR Trace pending

B1 Breakpoint channel 1 pending

B0 Breakpoint channel 0 pending

RR Rerun write cycle after RTE

RM Faulted cycle was read-modify-write

IN Instruction/other

RW Read/write of faulted bus cycle

LG Original operand size was long word

SIZ Remaining size of faulted bus cycle

FUNC Function code of faulted bus cycle

The TP field defines the class of the faulted bus operation. Two BERR exception frame types are defined. One is for faults on prefetch and operand accesses, and the other is for faults during exception frame stacking:

0=Operand or prefetch bus fault

1=Exception processing bus fault

MV is set when the operand transfer portion of the MOVEM instruction is in progress at the time of a bus fault. If a prefetch bus fault occurs while prefetching the MOVEM opcode and extension word, both the MV and IN bits will be set.

0=MOVEM was not in progress when fault occurred

1=MOVEM in progress when fault occurred

TR indicates that a trace exception was pending when a bus error exception was processed. The instruction that generated the trace will not be restarted upon return from the exception handler. This includes MOVEM and released write bus errors indicated by the assertion of either MV or RR in the SSW.

0=Trace not pending

1=Trace pending

B1 indicates that a breakpoint exception was pending on channel 1 (external breakpoint source) when a bus error exception was processed. Pending breakpoint status is stacked, regardless of the type of bus error exception.

0=Breakpoint not pending

1=Breakpoint pending

B0 indicates that a breakpoint exception was pending on channel 0 (internal breakpoint source) when the bus error exception was processed. Pending breakpoint status is stacked, regardless of the type of bus error exception.

0=Breakpoint not pending 1=Breakpoint pending

RR will be set if the faulted bus cycle was a released write. A released write is one that is overlapped. If the write is completed (rerun) in the exception handler, the RR bit should be cleared before executing RTE. The bus cycle will be rerun if the RR bit is set upon return from the exception handler.

0=Faulted cycle was read, RMW, or unreleased write 1=Faulted cycle was a released write

Faulted RMW bus cycles set the RM bit. RM is ignored during unstacking.

0=Faulted cycle was non-RMW cycle 1=Faulted cycle was either the read or write of an RMW cycle

Instruction prefetch faults are distinguished from operand (both read and write) faults by the IN bit. If IN is cleared, the error was on an operand cycle; if IN is set, the error was on an instruction prefetch. IN is ignored during unstacking.

0=Operand 1=Prefetch

Read and write bus cycles are distinguished by the RW bit. Read bus cycles will set this bit, and write bus cycles will clear it. RW is reloaded into the bus controller if the RR bit is set during unstacking.

0=Faulted cycle was an operand write 1=Faulted cycle was a prefetch or operand read

The LG bit indicates an original operand size of long word. LG is cleared if the original operand was a byte or word — SIZ will indicate original (and remaining) size. LG is set if the original was a long word — SIZ will indicate the remaining size at the time of fault. LG is ignored during unstacking.

0=Original operand size was byte or word 1=Original operand size was long word

The SSW SIZ field shows operand size remaining when a fault was detected. This field does not indicate the initial size of the operand, nor does it necessarily indicate the proper status of a dynamically sized bus cycle. Dynamic sizing occurs on the external bus and is transparent to the CPU. Byte size is shown only when the original operand was a byte. The field is reloaded into the bus controller if the RR bit is set during unstacking. The SIZ field is encoded as follows:

00 — Long word

01 — Byte

10 — Word

11 — Unused, reserved

The function code for the faulted cycle is stacked in the FUNC field of the SSW, which is a copy of [FC2:FC0] for the faulted bus cycle. This field is reloaded into the bus controller if the RR bit is set during unstacking. All unused bits are stacked as zeros and are ignored during unstacking. Further discussion of the SSW is included in **5.6.3.1 Types of Faults**.

5.6.3.1 TYPES OF FAULTS. An efficient implementation of instruction restart dictates that faults on some bus cycles be treated differently than faults on other bus cycles. The CPU32 defines four fault types: released write faults, faults during exception processing, faults during MOVEM operand transfer, and faults on any other bus cycle.

5.6.3.1.1 Type I — **Released Write Faults.** CPU32 instruction pipelining can cause a final instruction write to overlap the execution of a following instruction. A write that is overlapped is called a released write. Since the machine context for the instruction that queued the write is lost as soon as the following instruction starts, it is impossible to restart the faulted instruction.

Released write faults are taken at the next instruction boundary. The stacked PC is that of the next unexecuted instruction. If a subsequent instruction attempts an operand access while a released write fault is pending, the instruction is aborted and the write fault is acknowledged. This action prevents stale data from being used by the instruction.

The SSW for a released write fault contains the following bit pattern:

15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
0	0	0	TR	B1	В0	1	0	0	0	LG	S	ΙZ		FUNC	

TR, B1, and B0 are set if the corresponding exception is pending when the BERR exception is taken. Status regarding the faulted bus cycle is reflected in the SSW LG, SIZ, and FUNC fields.

The remainder of the stack contains the PC of the next unexecuted instruction, the current SR, the address of the faulted memory location, and the contents of the data buffer which was to be written to memory. This data is written on the stack in the format depicted in Figure 5-21.

5.6.3.1.2 Type II — **Prefetch, Operand, RMW, and MOVEP Faults.** The majority of BERR exceptions are included in this category — all instruction prefetches, all operand reads, all RMW cycles, and all operand accesses resulting from execution of MOVEP (except the last write of a MOVEP Rn, (ea) or the last write of MOVEM, which are type I faults). The TAS, MOVEP, and MOVEM instructions account for all operand writes not considered released.

All type II faults cause an immediate exception that aborts the current instruction. Any registers that were altered as the result of an EA calculation (i.e., postincrement or predecrement) are restored prior to processing the bus cycle fault.

The SSW for faults in this category contains the following bit pattern:

15	14	13	12	11	10	9	8	7	6	5	4	3	2		0	
0	0	0	0	В1	В0	0	RM	IN	RW	LG	S	Z		FUNC		

The trace pending bit is always cleared, since the instruction will be restarted upon return from the handler. Saving a pending exception on the stack causes a trace exception to be taken prior to restarting the instruction. If the exception handler does not alter the stacked SR trace bits, the trace is requeued when the instruction is started.

The breakpoint pending bits are stacked in the SSW, even though the instruction is restarted upon return from the handler. This avoids problems with bus state analyzer equipment that has been programmed to breakpoint only the first access to a specific location or to count accesses to that location. If this response is not desired, the exception handler can clear the bits before return. The RM, IN, RW, LG, FUNC, and SIZ fields all reflect the type of bus cycle that caused the fault. If the bus cycle was an RMW, the RM bit will be set and the RW bit will show whether the fault was on a read or write.

5.6.3.1.3 Type III — Faults During MOVEM Operand Transfer. Bus faults that occur as a result of MOVEM operand transfer are classified as type III faults. MOVEM instruction prefetch faults are type II faults.

Type III faults cause an immediate exception that aborts the current instruction. None of the registers altered during execution of the faulted instruction are restored prior to execution of the fault handler. This includes any register predecremented as a result of the effective address calculation or any register overwritten during instruction execution. Since postincremented registers are not updated until the end of an instruction, the register retains its pre-instruction value unless overwritten by operand movement.

The SSW for faults in this category contains the following bit pattern:

15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
0	1	0	TR	B1	B0	RR	0	IN	RW	LG	s	ΙZ		FUNC	

MV is set, indicating that MOVEM should be continued from the point where the fault occurred upon return from the exception handler. TR, B1, and B0 are set if a corresponding exception is pending when the BERR exception is taken. IN is set if a bus fault occurs while prefetching an opcode or an extension word during instruction restart. RW, LG, SIZ, and FUNC all reflect the type of bus cycle that caused the fault. All write faults have the RR bit set to indicate that the write should be rerun upon return from the exception handler.

The remainder of the stack frame contains sufficient information to continue MOVEM with operand transfer following a faulted transfer. The address of the next operand to be transferred, incremented or decremented by operand size, is stored in the faulted address location (\$08). The stacked transfer counter is set to 16 minus the number of transfers attempted (including the faulted cycle). Refer to Figure 5-21 for the stacking format.

5.6.3.1.4 Type IV — **Faults During Exception Processing.** The fourth type of fault occurs during exception processing. If this exception is a second address or bus error, the machine halts in the "double bus fault" condition. However, if the exception is one that causes a four- or six-word stack frame to be written, a bus cycle fault frame is written below the faulted exception stack frame.

The SSW for a fault within an exception contains the following bit pattern:

15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
1	0	0	TR	B1	B0	0	0	0	1	LG	SI	Z		FUNC	

TR, B1, and B0 are set if a corresponding exception is pending when the BERR exception is taken.

The contents of the faulted exception stack frame are included in the bus fault stack frame. The pre-exception SR and the format/vector word of the faulted frame are stacked. The type of exception can be determined from the format/vector word. If the faulted exception stack frame contains six words, the PC of the instruction that caused the initial exception is also stacked. This data is placed on the stack in the format shown in Figure 5-22. The return address from the initial exception is stacked for RTE.

5.6.3.2 CORRECTING A FAULT. Fault correction methods are discussed in the following paragraphs.

There are two ways to complete a faulted released write bus cycle. The first is to use a software handler. The second is to rerun the bus cycle via RTE.

Type II fault handlers must terminate with RTE, but specific requirements must also be met before an instruction is restarted.

There are three varieties of type III operand fault recovery. The first is completion of an instruction in software. The second is conversion to type II with restart via RTE. The third is continuation from the fault via RTE.

5.6.3.2.1 Type I — **Completing Released Writes via Software.** To complete a bus cycle in software, a handler must first read the SSW function code field to determine the appropriate address space, then access the fault address pointer on the stack, and then transfer data from the stacked image of the output buffer to the fault address.

Because the CPU32 has a 16-bit internal data bus, long operands require two bus accesses. A fault during the second access of a long operand causes the LG bit in the SSW to be set. The SIZ field indicates remaining operand size. If operand coherency is important, the complete operand must be rewritten. After a long operand is rewritten, the RR bit must be cleared. Failure to clear the RR bit can cause RTE to rerun the bus cycle. Following rewrite, it is not necessary to adjust the PC (or other stack contents) before executing RTE.

5.6.3.2.2 Type I — **Completing Released Writes via RTE.** An exception handler can use the RTE instruction to complete a faulted bus cycle. When RTE executes, the fault address, data output buffer, PC, and SR are restored from the stack. Any pending breakpoint or trace exceptions, as indicated by TR, B1, and B0 in the stacked SSW, are requeued during SSW restoration. The RR bit in the SSW is checked during the unstacking operation; if it is set, the RW, FUNC, and SIZ fields are restored and the released write cycle is rerun.

To maintain long-word operand coherence, stack contents must be adjusted prior to RTE execution. The fault address must be decremented by two if LG is set and SIZ indicates a remaining byte or word. SIZ must be set to long. All other fields should be left unchanged. The bus controller uses the modified fault address and SIZ field to rerun the complete released write cycle.

Manipulating the stacked SSW can cause unpredictable results because RTE checks only the RR bit to determine if a bus cycle must be rerun. Inadvertent alteration of the control bits could cause the bus cycle to be a read instead of a write or could cause access to a different address space than the original bus cycle. If the rerun bus cycle is a read, returned data will be ignored.

- **5.6.3.2.3 Type II Correcting Faults via RTE.** Instructions aborted because of a type II fault are restarted upon return from the exception handler. A fault handler must establish safe restart conditions. If a fault is caused by a nonresident page in a demand-paged virtual memory configuration, the fault address must be read from the stack, and the appropriate page retrieved. An RTE instruction terminates the exception handler. After unstacking the machine state, the instruction is refetched and restarted.
- **5.6.3.2.4 Type III Correcting Faults via Software.** Sufficient information is contained in the stack frame to complete MOVEM in software. After the cause of the fault is corrected, the faulted bus cycle must be rerun. Perform the following procedures to complete an instruction through software:

A. Setup for Rerun

Read the MOVEM opcode and extension from locations pointed to by stackframe PC and PC + 2. The EA need not be recalculated since the next operand address is saved in the stack frame. However, the opcode EA field must be examined to determine how to update the address register and PC when the instruction is complete.

Adjust the mask to account for operands already transferred. Subtract the stacked operand transfer count from 16 to obtain the number of operands transferred. Scan the mask using this count value. Each time a set bit is found, clear it and decrement the counter. When the count is zero, the mask is ready for use.

Adjust the operand address. If the predecrement addressing mode is in effect, subtract the operand size from the stacked value; otherwise, add the operand size to the stacked value.

B. Rerun Instruction

Scan the mask for set bits. Read/write the selected register from/to the operand address as each bit is found.

As each operand is transferred, clear the mask bit and increment (decrement) the operand address. When all bits in the mask are cleared, all operands have been transferred.

If the addressing mode is predecrement or postincrement, update the register to complete the execution of the instruction.

If TR is set in the stacked SSW, create a six-word stack frame.and execute the trace handler. If either B1 or B0 is set in the SSW, create another six-word stack frame and execute the hardware breakpoint handler.

De-allocate the stack and return control to the faulted program.

5.6.3.2.5 Type III — Correcting Faults by Conversion and Restart. In some situations it may be necessary to rerun all the operand transfers for a faulted instruction rather than continue from a faulted operand. Clearing the MV bit in the stacked SSW converts a type III fault into a type II fault. Consequently, MOVEM, like all other type II exceptions, will be restarted upon return from the exception handler. When a fault occurs after an operand has transferred, that transfer is not "undone". However, these memory locations are

accessed a second time when the instruction is restarted. If a register used in an EA calculation is overwritten before a fault occurs, an incorrect EA is calculated upon instruction restart.

5.6.3.2.6 Type III — **Correcting Faults via RTE.** The preferred method of MOVEM bus fault recovery is to correct the cause of the fault and then execute an RTE instruction without altering the stack contents.

The RTE recognizes that MOVEM was in progress when a fault occurred, restores the appropriate machine state, refetches the instruction, repeats the faulted transfer, and continues the instruction.

MOVEM is the only instruction continued upon return from an exception handler. Although the instruction is refetched, the EA is not recalculated, and the mask is rescanned the same number of times as before the fault; modifying the code prior to RTE can cause unexpected results.

5.6.3.2.7 Type IV — **Correcting Faults via Software.** BERR exceptions can occur during exception processing while the processor is fetching an exception vector or while it is stacking. The same stack frame and SSW are used in both cases, but each has a distinct fault address. The stacked faulted exception format/vector word identifies the type of faulted exception and the contents of the remainder of the frame. A fault address corresponding to the vector specified in the stacked format/vector word indicates that the processor could not obtain the address of the exception handler.

A BERR exception handler should execute RTE after correcting a fault. RTE restores the internal machine state, fetches the address of the original exception handler, recreates the original exception stack frame, and resumes execution at the exception handler address.

If the fault is intractable, the exception handler should rewrite the faulted exception stack frame at SP + \$14 + \$06 and then jump directly to the original exception handler. The stack frame can be generated from the information in the BERR frame: the pre-exception SR (SP + \$0C), the format/vector word (SP + \$0E), and, if the frame being written is a sixword frame, the PC of the instruction causing the exception (SP + \$10). The return PC value is available at SP + \$02.

A stacked fault address equal to the current SP may indicate that, although the first exception received a BERR while stacking, the BERR exception stacking was successfully completed. This occurrence is extremely improbable, but the CPU32 supports recovery from it. Once the exception handler determines that the fault has been corrected, recovery can proceed as described previously. If the fault cannot be corrected, move the supervisor stack to another area of memory, copy all valid stack frames to the new stack, create a faulted exception frame on top of the stack, and resume execution at the exception handler address.

5.6.4 CPU32 Stack Frames

The CPU32 generates three different stack frames: four-word frames, six-word frames, and twelve-word BERR frames.

5.6.4.1 FOUR-WORD STACK FRAME. This stack frame is created by interrupt, format error, TRAP #n, illegal instruction, A-line and F-line emulator trap, and privilege violation

exceptions. Depending on the exception type, the PC value is either the address of the next instruction to be executed or the address of the instruction that caused the exception (see Figure 5-21).




Figure 5-21. Format \$0 — Four-Word Stack Frame

5.6.4.2 SIX-WORD STACK FRAME. This stack frame (see Figure 5-22) is created by instruction-related traps, which include CHK, CHK2, TRAPcc, TRAPV, and divide-by-zero, and by trace exceptions. The faulted instruction PC value is the address of the instruction that caused the exception. The next PC value (the address to which RTE returns) is the address of the next instruction to be executed.




Figure 5-22. Format \$2 — Six-Word Stack Frame

Hardware breakpoints also utilize this format. The faulted instruction PC value is the address of the instruction executing when the breakpoint was sensed. Usually this is the address of the instruction that caused the breakpoint, but, because released writes can overlap following instructions, the faulted instruction PC may point to an instruction following the instruction that caused the breakpoint. The address to which RTE returns is the address of the next instruction to be executed.

5.6.4.3 BERR STACK FRAME. This stack frame is created when a bus cycle fault is detected. The CPU32 BERR stack frame differs significantly from the equivalent stack frames of other M68000 Family members. The only internal machine state required in the CPU32 stack frame is the bus controller state at the time of the error and a single register.

Bus operation in progress at the time of a fault is conveyed by the SSW.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TP	MV	0	TR	B1	В0	RR	RM	IN	RW	LG	S	ΙZ	FUNC		

The BERR stack frame is 12 words in length. There are three variations of the frame, each distinguished by different values in the SSW TP and MV fields.

An internal transfer count register appears at location SP + \$14 in all BERR stack frames. The register contains an 8-bit microcode revision number, and, for type III faults, an 8-bit transfer count. Register format is shown in Figure 5-23.

15 8 7 0

MICROCODE REVISION NUMBER TRANSFER COUNT	MICROCODE REVISION NUMBER	TRANSFER COUNT
--	---------------------------	----------------

Figure 5-23. Internal Transfer Count Register

The microcode revision number is checked before a BERR stack frame is restored via RTE. In a multiprocessor system, this check ensures that a processor using stacked information is at the same revision level as the processor that created it.

The transfer count is ignored unless the MV bit in the stacked SSW is set. If the MV bit is set, the least significant byte of the internal register is reloaded into the MOVEM transfer counter during RTE execution.

For faults occurring during normal instruction execution (both prefetches and non-MOVEM operand accesses) SSW [TP:MV] = 00. Stack frame format is shown in Figure 5-24.

Faults that occur during the operand portion of the MOVEM instruction are identified by SSW [TP:MV] = 01. Stack frame format is shown in Figure 5-25.

When a bus error occurs during exception processing, SSW [TP:MV] = 10. The frame shown in Figure 5-26 is written below the faulting frame. Stacking begins at the address pointed to by SP - 6 (SP value is the value before initial stacking on the faulted frame).

The frame can have either four or six words, depending on the type of error. Four-word stack frames do not include the faulted instruction PC (the internal transfer count register is located at SP + \$10 and the SSW is located at SP + \$12).

The fault address of a dynamically sized bus cycle is the address of the upper byte, regardless of the byte that caused the error.




Figure 5-24. Format \$C — BERR Stack for Prefetches and Operands

	15					0						
$SP \Rightarrow$	STATUS REGISTER											
+\$02	2 RETURN PROGRAM COUNTER HIGH											
	RETURN PROGRAM COUNTER LOW											
+\$06	1	1	0	0	VECTOR OFFSET							
+\$08 FAULTED ADDRESS HIGH												

		FAULTED ADDRESS LOW								
		DBUF HIGH								
		DBUF LOW								
CURRENT INSTRUCTION PROGRAM COUNTER HIGH										
		CURRENT INSTRUCTION PROGRAM COUNTER LOW								
INTERNAL TRANSFER COUNT REGISTER										
0	1	SPECIAL STATUS WORD								
	0	0 1								

Figure 5-25. Format \$C — BERR Stack on MOVEM Operand

	15				0									
$SP \Rightarrow$					STATUS REGISTER									
+\$02				NEXT	INSTRUCTION PROGRAM COUNTER HIGH									
	\$02 NEXT INSTRUCTION PROGRAM COUNTER HIGH NEXT INSTRUCTION PROGRAM COUNTER LOW													
+\$06	1	1 1 0 0 VECTOR OFFSET												
+\$08		FAULTED ADDRESS HIGH												
					FAULTED ADDRESS LOW									
+\$0C					PRE-EXCEPTION STATUS REGISTER									
				FAUL	TED EXCEPTION FORMAT/VECTOR WORD									
+\$10	F/	AULTE	D INST	RUCT	ION PROGRAM COUNTER HIGH (SIX WORD FRAME ONLY)									
	F.	AULTE	D INSTI	RUCT	ION PROGRAM COUNTER LOW (SIX WORD FRAME ONLY)									
+\$14				IN	ITERNAL TRANSFER COUNT REGISTER									
+\$16	1	0			SPECIAL STATUS WORD									

Figure 5-26. Format \$C — Four- and Six-Word BERR Stack

5.7 DEVELOPMENT SUPPORT

All M68000 Family members have the following special features that facilitate applications development:

Trace on Instruction Execution — All M68000 processors include an instruction-by-instruction tracing facility to aid in program development. The MC68020, MC68030, and CPU32 can also trace those instructions that change program flow. In trace mode, an exception is generated after each instruction is executed, allowing a debugger program to monitor execution of a program under test. See **5.6.2.10 Tracing** for more information.

Breakpoint Instruction — An emulator can insert software breakpoints into target code to indicate when a breakpoint occurs. On the MC68010, MC68020, MC68030, and CPU32, this function is provided via illegal instructions (\$4848–\$484F) that serve as breakpoint instructions. See **5.6.2.5 Software Breakpoints** for more information.

Unimplemented Instruction Emulation — When an attempt is made to execute an illegal instruction, an illegal instruction exception occurs. Unimplemented instructions (F-line, A-line) utilize separate exception vectors to permit efficient emulation of unimplemented instructions in software. See **5.6.2.8 Illegal or Unimplemented Instructions** for more information.

5.7.1 CPU32 Integrated Development Support

In addition to standard MC68000 Family capabilities, the CPU32 has features to support advanced integrated system development. These features include background debug mode, deterministic opcode tracking, hardware breakpoints, and internal visibility in a single-chip environment.

5.7.1.1 BACKGROUND DEBUG MODE (BDM) OVERVIEW. Microprocessor systems generally provide a debugger, implemented in software, for system analysis at the lowest level. The BDM on the CPU32 is unique because the debugger is implemented in CPU microcode.

BDM incorporates a full set of debug options — registers can be viewed and/or altered, memory can be read or written, and test features can be invoked.

A resident debugger simplifies implementation of an in-circuit emulator. In a common setup (see Figure 5-27), emulator hardware replaces the target system processor. A complex, expensive pod-and-cable interface provides a communication path between target system and emulator.




Figure 5-27. In-Circuit Emulator Configuration

By contrast, an integrated debugger supports use of a bus state analyzer (BSA) for incircuit emulation. The processor remains in the target system (see Figure 5-28) and the interface is simplified. The BSA monitors target processor operation and the on-chip debugger controls the operating environment. Emulation is much closer to target hardware; thus many interfacing problems (i.e., limitations on high-frequency operation, AC and DC parametric mismatches, and restrictions on cable length) are minimized.




Figure 5-28. Bus State Analyzer Configuration

5.7.1.2 DETERMINISTIC OPCODE TRACKING OVERVIEW. CPU32 function code outputs are augmented by two supplementary signals that monitor the instruction pipeline. The instruction fetch (IFETCH) output signal identifies bus cycles in which data is loaded into the pipeline and signals pipeline flushes. The instruction pipe (IPIPE) output signal

indicates when each mid-instruction pipeline advance occurs and when instruction execution begins. These signals allow a BSA to synchronize with instruction stream activity. Refer to **5.7.3 Deterministic Opcode Tracking** for complete information.

5.7.1.3 ON-CHIP HARDWARE BREAKPOINT OVERVIEW. An external breakpoint input and an on-chip hardware breakpoint capability permit breakpoint trap on any memory access. Off-chip address comparators will not detect breakpoints on internal accesses unless show cycles are enabled. Breakpoints on prefetched instructions, which are flushed from the pipeline before execution, are not acknowledged, but operand breakpoints are always acknowledged. Acknowledged breakpoints can initiate either exception processing or BDM. See **5.6.2.6 Hardware Breakpoints** for more information.

5.7.2 Background Debug Mode

BDM is an alternate CPU32 operating mode. During BDM, normal instruction execution is suspended, and special microcode performs debugging functions under external control. Figure 5-29 is a BDM block diagram.

BDM can be initiated in several ways — by externally generated breakpoints, by internal peripheral breakpoints, by the background instruction (BGND), or by catastrophic exception conditions. While in BDM, the CPU32 ceases to fetch instructions via the parallel bus and communicates with the development system via a dedicated, high-speed, SPI-type serial command interface.




Figure 5-29. BDM Block Diagram

5.7.2.1 ENABLING BDM. Accidentally entering BDM in a nondevelopment environment could lock up the CPU32 since the serial command interface would probably not be available. For this reason, BDM is enabled during reset via the breakpoint (BKPT) signal.

BDM operation is enabled when BKPT is asserted (low) at the rising edge of RESET. BDM remains enabled until the next system reset. A high BKPT signal on the trailing edge of RESET disables BDM. BKPT is relatched on each rising transition of RESET. BKPT is synchronized internally and must be held low for at least two clock cycles prior to negation of RESET.

BDM enable logic must be designed with special care. If hold time on BKPT (after the trailing edge of RESET) extends into the first bus cycle following reset, this bus cycle could be tagged with a breakpoint. Refer to **Section 3 Bus Operation** for timing information.

5.7.2.2 BDM SOURCES. When BDM is enabled, any of several sources can cause the transition from normal mode to BDM. These sources include external breakpoint hardware, the BGND instruction, a double bus fault, and internal peripheral breakpoints. If BDM is not enabled when an exception condition occurs, the exception is processed normally. Table 5-21 summarizes the processing of each source for both enabled and disabled cases. As depicted in the table, the BKPT instruction never causes a transition into BDM.

Source	BDM Enabled	BDM Disabled
BKPT	Background	Breakpoint Exception
Double Bus Fault	Background	Halted
BGND Instruction	Background	Illegal Instruction
BKPT Instruction	Opcode Substitution/ Illegal Instruction	Opcode Substitution/ Illegal Instruction

Table 5-21. BDM Source Summary

- **5.7.2.2.1 External BKPT Signal.** Once enabled, BDM is initiated whenever assertion of BKPT is acknowledged. If BDM is disabled, a breakpoint exception (vector \$0C) is acknowledged. The BKPT input has the same timing relationship to the data strobe trailing edge as does read cycle data. There is no breakpoint acknowledge bus cycle when BDM is entered.
- **5.7.2.2.2 BGND Instruction.** An illegal instruction, \$4AFA, is reserved for use by development tools. The CPU32 defines \$4AFA (BGND) to be a BDM entry point when BDM is enabled. If BDM is disabled, an illegal instruction trap is acknowledged. Illegal instruction traps are discussed in **5.6.2.8 Illegal or Unimplemented Instructions**.
- **5.7.2.2.3 Double Bus Fault.** The CPU32 normally treats a double bus fault (two bus faults in succession) as a catastrophic system error and halts. When this condition occurs during initial system debug (a fault in the reset logic), further debugging is impossible until the problem is corrected. In BDM, the fault can be temporarily bypassed so that its origin can be isolated and eliminated.

5.7.2.3 ENTERING BDM. When the processor detects a breakpoint or a double bus fault, or decodes a BGND instruction, it suspends instruction execution and asserts the FREEZE output. FREEZE assertion is the first indication that the processor has entered BDM. Once FREEZE has been asserted, the CPU enables the serial communication hardware and awaits a command.

The CPU writes a unique value indicating the source of BDM transition into temporary register A (ATEMP) as part of the process of entering BDM. A user can poll ATEMP and determine the source (see Table 5-22) by issuing a read system register command (RSREG). ATEMP is used in most debugger commands for temporary storage — it is imperative that the RSREG command be the first command issued after transition into BDM.

Source	ATEMP [31:16]	ATEMP [15:0]
Double Bus Fault	SSW*	\$FFFF
BGND Instruction	\$0000	\$0001
Hardware Breakpoint	\$0000	\$0000

Table 5-22. Polling the BDM Entry Source

A double bus fault during initial SP/PC fetch sequence is distinguished by a value of \$FFFFFFF in the current instruction PC. At no other time will the processor write an odd value into this register.

- **5.7.2.4 COMMAND EXECUTION.** Figure 5-30 summarizes BDM command execution. Commands consist of one 16-bit operation word and can include one or more 16-bit extension words. Each incoming word is read as it is assembled by the serial interface. The microcode routine corresponding to a command is executed as soon as the command is complete. Result operands are loaded into the output shift register to be shifted out as the next command is read. This process is repeated for each command until the CPU returns to normal operating mode.
- **5.7.2.5 BACKGROUND MODE REGISTERS.** BDM processing uses three special-purpose registers to track program context during development. A description of each register follows.
- **5.7.2.5.1 Fault Address Register (FAR).** The FAR contains the address of the faulting bus cycle immediately following a bus or address error. This address remains available until overwritten by a subsequent bus cycle. Following a double bus fault, the FAR contains the address of the last bus cycle. The address of the first fault (if one occurred) is not visible to the user.
- **5.7.2.5.2 Return Program Counter (RPC).** The RPC points to the location where fetching will commence after transition from background mode to normal mode. This register should be accessed to change the flow of a program under development. Changing the RPC to an odd value will cause an address error when normal mode prefetching begins.
- **5.7.2.5.3 Current Instruction Program Counter (PCC).** The PCC holds a pointer to the first word of the last instruction executed prior to transition into background mode. Due to instruction pipelining, the instruction pointed to may not be the instruction which caused the transition. An example is a breakpoint on a released write. The bus cycle may overlap

^{*}SSW is described in detail in 5.6.3 Fault Recovery.

as many as two subsequent instructions before stalling the instruction sequencer. A breakpoint asserted during this cycle will not be acknowledged until the end of the instruction executing at completion of the bus cycle. PCC will contain \$00000001 if BDM is entered via a double bus fault immediately out of reset.




Figure 5-30. BDM Command Execution Flowchart

5.7.2.6 RETURNING FROM BDM. BDM is terminated when a resume execution (GO) or call user code (CALL) command is received. Both GO and CALL flush the instruction pipeline and prefetch instructions from the location pointed to by the RPC.

The return PC and the memory space referred to by the SR SUPV bit reflect any changes made during BDM. FREEZE is negated prior to initiating the first prefetch. Upon negation of FREEZE, the serial subsystem is disabled, and the signals revert to IPIPE/IFETCH functionality.

5.7.2.7 SERIAL INTERFACE. Communication with the CPU32 during BDM occurs via a dedicated serial interface, which shares pins with other development features. The BKPT

signal becomes the serial clock (DSCLK); serial input data (DSI) is received on IFETCH, and serial output data (DSO) is transmitted on IPIPE.

The serial interface uses a full-duplex synchronous protocol similar to the serial peripheral interface (SPI) protocol. The development system serves as the master of the serial link since it is responsible for the generation of DSCLK. If DSCLK is derived from the CPU32 system clock, development system serial logic is unhindered by the operating frequency of the target processor. Operable frequency range of the serial clock is from DC to one-half the processor system clock frequency.

The serial interface operates in full-duplex mode i.e., data is transmitted and received simultaneously by both master and slave devices. In general, data transitions occur on the falling edge of DSCLK and are stable by the following rising edge of DSCLK. Data is transmitted MSB first and is latched on the rising edge of DSCLK.

The serial data word is 17 bits wide — 16 data bits and a status/control (S/C) bit.



Bit 16 indicates the status of CPU-generated messages as shown in Table 5-23.

Encoding Data Message Type Valid Data Transfer 0 XXXX **FFFF** Command Complete; Status OK 0 1 0000 Not Ready with Response; Come Again BERR Terminated Bus Cycle; Data Invalid 1 0001 Illegal Command 1 **FFFF**

Table 5-23. CPU Generated Message Encoding

Command and data transfers initiated by the development system should clear bit 16. The current implementation ignores this bit; however, Motorola reserves the right to use this bit for future enhancements.

5.7.2.7.1 CPU Serial Logic. CPU serial logic, shown in the left-hand portion of Figure 5-31, consists of transmit and receive shift registers and of control logic that includes synchronization, serial clock generation circuitry, and a received bit counter.

Both DSCLK and DSI are synchronized to on-chip clocks, thereby minimizing the chance of propagating metastable states into the serial state machine. Data is sampled during the high phase of CLKOUT. At the falling edge of CLKOUT, the sampled value is made available to internal logic. If there is no synchronization between CPU32 and development system hardware, the minimum hold time on DSI with respect to DSCLK is one full period of CLKOUT.




Figure 5-31. Debug Serial I/O Block Diagram

The serial state machine begins a sequence of events based on the rising edge of the synchronized DSCLK (see Figure 5-32). Synchronized serial data is transferred to the input shift register, and the received bit counter is decremented. One-half clock period later, the output shift register is updated, bringing the next output bit to the DSO signal. DSO changes relative to the rising edge of DSCLK and does not necessarily remain stable until the falling edge of DSCLK.

One clock period after the synchronized DSCLK has been seen internally, the updated counter value is checked. If the counter has reached zero, the receive data latch is updated from the input shift register. At this same time, the output shift register is reloaded with the "not ready/come again" response. Once the receive data latch has been loaded, the CPU is released to act on the new data. Response data overwrites the "not ready" response when the CPU has completed the current operation.

Data written into the output shift register appears immediately on the DSO signal. In general, this action changes the state of the signal from a high ("not ready" response status bit) to a low (valid data status bit) logic level. However, this level change only occurs if the command completes successfully. Error conditions overwrite the "not ready" response with the appropriate response that also has the status bit set.




Figure 5-32. Serial Interface Timing Diagram

A user can use the state change on DSO to signal hardware that the next serial transfer may begin. A timeout of sufficient length to trap error conditions that do not change the state of DSO should also be incorporated into the design. Hardware interlocks in the CPU prevent result data from corrupting serial transfers in progress.

5.7.2.7.2 Development System Serial Logic. The development system, as the master of the serial data link, must supply the serial clock. However, normal and BDM operations could interact if the clock generator is not properly designed.

Breakpoint requests are made by asserting BKPT to the low state in either of two ways. The primary method is to assert BKPT during a single bus cycle for which an exception is desired. Another method is to assert BKPT, then continue to assert it until the CPU32 responds by asserting FREEZE. This method is useful for forcing a transition into BDM when the bus is not being monitored. Each method requires a slightly different serial logic design to avoid spurious serial clocks.

Figure 5-33 represents the timing required for asserting BKPT during a single bus cycle.




Figure 5-33. BKPT Timing for Single Bus Cycle

Figure 5-34 depicts the timing of the BKPT/FREEZE method. In both cases, the serial clock is left high after the final shift of each transfer. This technique eliminates the possibility of accidentally tagging the prefetch initiated at the conclusion of a BDM session. As mentioned previously, all timing within the CPU is derived from the rising edge of the clock; the falling edge is effectively ignored.




Figure 5-34. BKPT Timing for Forcing BDM

Figure 5-35 represents a sample circuit providing for both BKPT assertion methods. As the name implies, FORCE_BGND is used to force a transition into BDM by the assertion of BKPT. FORCE_BGND can be a short pulse or can remain asserted until FREEZE is asserted. Once asserted, the set-reset latch holds BKPT low until the first SHIFT_CLK is applied.




Figure 5-35. BKPT/DSCLK Logic Diagram

BKPT_TAG should be timed to the bus cycles since it is not latched. If extended past the assertion of FREEZE, the negation of BKPT_TAG appears to the CPU32 as the first DSCLK.

DSCLK, the gated serial clock, is normally high, but it pulses low for each bit to be transferred. At the end of the seventeenth clock period, it remains high until the start of the next transmission. Clock frequency is implementation dependent and may range from DC to the maximum specified frequency. Although performance considerations might dictate a hardware implementation, software solutions can be used, provided serial bus timing is maintained.

5.7.2.8 COMMAND SET. The following paragraphs describe the command set available in BDM.

5.7.2.8.1 Command Format. The following standard bit format is utilized by all BDM commands.

15	10	9	8	7	6	5	4	3	2	0		
OPERATION		0	R/W	OP S	SIZE	0	0	A/D	REG	ISTER		
EXTENSION WORD(S)												

Operation Field:

The operation field specifies the commands. This 6-bit field provides for a maximum of 64 unique commands.

R/W Field:

The R/W field specifies the direction of operand transfer. When the bit is set, the transfer is from CPU to development system. When the bit is clear, data is written to the CPU or to memory from the development system.

Operand Size:

For sized operations, this field specifies the operand data size. All addresses are expressed as 32-bit absolute values. The size field is encoded as listed in Table 5-24.

Encoding	Operand Size
00	Byte
01	Word
10	Long
11	Reserved

Table 5-24 Size Field Encoding

Address/Data (A/D) Field:

The A/D field is used by commands that operate on address and data registers. It determines whether the register field specifies a data or address register. One indicates an address register; zero indicates a data register. For other commands, this field may be interpreted differently.

Register Field:

In most commands, this field specifies the register number for operations performed on an address or data register.

Extension Word(s) (as required):

At this time, no command requires an extension word to specify fully the operation to be performed, but some commands require extension words for addresses or immediate data. Addresses require two extension words because only absolute long addressing is permitted. Immediate data can be either one or two words in length — byte and word data each require a single extension word, long-word data requires two words. Both operands and addresses are transferred most significant word first.

5.7.2.8.2 Command Sequence Diagram. A command sequence diagram (see Figure 5-36)illustrates the serial bus traffic for each command. Each bubble in the diagram represents a single 17-bit transfer across the bus. The top half in each diagram corresponds to the data transmitted by the development system to the CPU; the bottom half corresponds to the data returned by the CPU in response to the development system commands. Command and result transactions are overlapped to minimize latency.

The cycle in which the command is issued contains the development system command mnemonic (in this example, read memory location). During the same cycle, the CPU responds with either the lowest order results of the previous command or with a command complete status (if no results were required).

During the second cycle, the development system supplies the high-order 16 bits of the memory address. The CPU returns a "not ready" response unless the received command was decoded as unimplemented, in which case the response data is the illegal command encoding. If an illegal command response occurs, the development system should retransmit the command.

NOTE

The "not ready" response can be ignored unless a memory bus cycle is in progress. Otherwise, the CPU can accept a new serial transfer with eight system clock periods.

In the third cycle, the development system supplies the low-order 16 bits of a memory address. The CPU always returns the "not ready" response in this cycle. At the completion of the third cycle, the CPU initiates a memory read operation. Any serial transfers that begin while the memory access is in progress return the "not ready" response.

Results are returned in the two serial transfer cycles following the completion of memory access. The data transmitted to the CPU during the final transfer is the opcode for the following command. Should a memory access generate either a bus or address error, an error status is returned in place of the result data.




Figure 5-36. Command-Sequence-Diagram Example


5.7.2.8.3 Command Set Summary. The BDM command set is summarized in Table 5-25. Subsequent paragraphs contain detailed descriptions of each command.

Table 5-25. BDM Command Summary

Command	Mnemonic	Description
Read A/D Register	RAREG/RDREG	Read the selected address or data register and return the results via the serial interface.
Write A/D Register	WAREG/WDREG	The data operand is written to the specified address or data register.
Read System Register	RSREG	The specified system control register is read. All registers that can be read in supervisor mode can be read in BDM.
Write System Register	WSREG	The operand data is written into the specified system control register.
Read Memory Location	READ	Read the sized data at the memory location specified by the longword address. The source function code (SFC) register determines the address space accessed.
Write Memory Location	WRITE	Write the operand data to the memory location specified by the long-word address. The destination function code (DFC) register determines the address space accessed.
Dump Memory Block	DUMP	Used in conjunction with the READ command to dump large blocks of memory. An initial READ is executed to set up the starting address of the block and to retrieve the first result. Subsequent operands are retrieved with the DUMP command.
Fill Memory Block	FILL	Used in conjunction with the WRITE command to fill large blocks of memory. An initial WRITE is executed to set up the starting address of the block and to supply the first operand. Subsequent operands are written with the FILL command.
Resume Execution	GO	The pipeline is flushed and refilled before resuming instruction execution at the return PC.
Call User Code	CALL	Current PC is stacked at the location of the current SP. Instruction execution begins at user patch code.
Reset Peripherals	RST	Asserts RESET for 512 clock cycles. The CPU is not reset by this command. Synonymous with the CPU RESET instruction.
No Operation	NOP	NOP performs no operation and may be used as a null command.

5.7.2.8.4 Read A/D Register (RAREG/RDREG). Read the selected address or data register and return the results via the serial interface.

Command Format:



Command Sequence:



Operand Data:

None

Result Data:


The contents of the selected register are returned as a long-word value. The data is returned most significant word first.

5.7.2.8.5 Write A/D Register (WAREG/WDREG). The operand (long-word) data is written to the specified address or data register. All 32 bits of the register are altered by the write.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	0
0	0	1	0	0	0	0	0	1	0	0	0	A/D	REGISTER	

Command Sequence:



Operand Data:

Long-word data is written into the specified address or data register. The data is supplied most significant word first.

Result Data:

Command complete status (\$0FFFF) is returned when register write is complete.

5.7.2.8.6 Read System Register (RSREG). The specified system control register is read. All registers that can be read in supervisor mode can be read in BDM. Several internal temporary registers are also accessible.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3		0
0	0	1	0	0	1	0	0	1	0	0	0		REGISTER	

Command Sequence:



Operand Data:

None

Result Data:

Always returns 32 bits of data, regardless of the size of the register being read. If the register is less than 32 bits, the result is returned zero extended.

Register Field:

The system control register is specified by the register field (see Table 5-26).

Table 5-26. Register Field for RSREG and WSREG


System Register	Select Code
Return Program Counter (RPC)	0000
Current Instruction Program Counter (PCC)	0001
Status Register (SR)	1011
User Stack Pointer (USP)	1100
Supervisor Stack Pointer (SSP)	1101
Source Function Code Register (SFC)	1110
Destination Function Code Register (DFC)	1111
Temporary Register A (ATEMP)	1000
Fault Address Register (FAR)	1001
Vector Base Register (VBR)	1010

5.7.2.8.7 Write System Register (WSREG). Operand data is written into the specified system control register. All registers that can be written in supervisor mode can be written in BDM. Several internal temporary registers are also accessible.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3		0
0	0	1	0	0	1	0	0	1	0	0	0		REGISTER	

Command Sequence:



Operand Data:

The data to be written into the register is always supplied as a 32-bit long word. If the register is less than 32 bits, the least significant word is used.

Result Data:

"Command complete" status is returned when register write is complete.

Register Field:


The system control register is specified by the register field (see Table 5-26). The FAR is a read-only register — any write to it is ignored.

5.7.2.8.8 Read Memory Location (READ). Read the sized data at the memory location specified by the long-word address. Only absolute addressing is supported. The SFC register determines the address space accessed. Valid data sizes include byte, word, or long word.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	1	1	0	0	1	OP S	SIZE	0	0	0	0	0	0	

Command Sequence:



Operand Data:

The single operand is the long-word address of the requested memory location.

Result Data:

The requested data is returned as either a word or long word. Byte data is returned in the least significant byte of a word result, with the upper byte cleared. Word results return 16 bits of significant data; long-word results return 32 bits.


A successful read operation returns data bit 16 cleared. If a bus or address error is encountered, the returned data is \$10001.

5.7.2.8.9 Write Memory Location (WRITE). Write the operand data to the memory location specified by the long-word address. The DFC register determines the address space accessed. Only absolute addressing is supported. Valid data sizes include byte, word, and long word.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	0	OP S	SIZE	0	0	0	0	0	0

Command Sequence:



Operand Data:

Two operands are required for this instruction. The first operand is a long-word absolute address that specifies a location to which the operand data is to be written. The second operand is the data. Byte data is transmitted as a 16-bit word, justified in the least significant byte; 16- and 32-bit operands are transmitted as 16 and 32 bits, respectively.

Result Data:

Successful write operations return a status of \$0FFFF. Bus or address errors on the write cycle are indicated by the assertion of bit 16 in the status message and by a data pattern of \$0001.

5.7.2.8.10 Dump Memory Block (DUMP). DUMP is used in conjunction with the READ command to dump large blocks of memory. An initial READ is executed to set up the starting address of the block and to retrieve the first result. Subsequent operands are retrieved with the DUMP command. The initial address is incremented by the operand size (1, 2, or 4) and saved in a temporary register. Subsequent DUMP commands use this address, increment it by the current operand size, and store the updated address back in the temporary register.

NOTE


The DUMP command does not check for a valid address in the temporary register — DUMP is a valid command only when preceded by another DUMP or by a READ command. Otherwise, the results are undefined. The NOP command can be used for intercommand padding without corrupting the address pointer.


The size field is examined each time a DUMP command is given, allowing the operand size to be altered dynamically.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	1	1	1	0	1	OP SIZ	E	0	0	0	0	0	0	

Command Sequence:





Operand Data:

None

Result Data:

Requested data is returned as either a word or long word. Byte data is returned in the least significant byte of a word result. Word results return 16 bits of significant data; long-word results return 32 bits. Status of the read operation is returned as in the READ command: \$0xxxx for success, \$10001 for bus or address errors.

5.7.2.8.11 Fill Memory Block (FILL). FILL is used in conjunction with the WRITE command to fill large blocks of memory. An initial WRITE is executed to set up the starting address of the block and to supply the first operand. Subsequent operands are written with the FILL command. The initial address is incremented by the operand size (1, 2, or 4) and is saved in a temporary register. Subsequent FILL commands use this address, increment it by the current operand size, and store the updated address back in the temporary register.

NOTE


The FILL command does not check for a valid address in the temporary register — FILL is a valid command only when preceded by another FILL or by a WRITE command. Otherwise, the results are undefined. The NOP command can be used for intercommand padding without corrupting the address pointer.


The size field is examined each time a FILL command is given, allowing the operand size to be altered dynamically.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	1	1	1	0	0	OP S	SIZE	0	0	0	0	0	0	

Command Sequence:





Operand Data:

A single operand is data to be written to the memory location. Byte data is transmitted as a 16-bit word, justified in the least significant byte; 16- and 32-bit operands are transmitted as 16 and 32 bits, respectively.

Result Data:

Status is returned as in the WRITE command: \$0FFFF for a successful operation and \$10001 for a bus or address error during write.

5.7.2.8.12 Resume Execution (GO). The pipeline is flushed and refilled before normal instruction execution is resumed. Prefetching begins at the return PC and current privilege level. If either the PC or SR is altered during BDM, the updated value of these registers is used when prefetching commences.


NOTE

The processor exits BDM when a bus error or address error occurs on the first instruction prefetch from the new PC — the error is trapped as a normal mode exception. The stacked value of the current PC may not be valid in this case, depending on the state of the machine prior to entering BDM. For address error, the PC does not reflect the true return PC. Instead, the stacked fault address is the (odd) return PC.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	

Command Sequence:



Operand Data:

None

Result Data:

None

5.7.2.8.13 Call User Code (CALL). This instruction provides a convenient way to patch user code. The return PC is stacked at the location pointed to by the current SP. The stacked PC serves as a return address to be restored by the RTS command that terminates the patch routine. After stacking is complete, the 32-bit operand data is loaded into the PC. The pipeline is flushed and refilled from the location pointed to by the new PC. BDM is exited, and normal mode instruction execution begins.

NOTE


If a bus error or address error occurs during return address stacking, the CPU returns an error status via the serial interface and remains in BDM.

If a bus error or address error occurs on the first instruction prefetch from the new PC, the processor exits BDM and the error is trapped as a normal mode exception. The stacked value of the current PC may not be valid in this case, depending on the state of the machine prior to entering BDM. For address error, the PC does not reflect the true return PC. Instead, the stacked fault address is the (odd) return PC.

Command Format:

_	-		_		11	-	_	-		_	-		-			-
	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Command Sequence:



Operand Data:

The 32-bit operand data is the starting location of the patch routine, which is the initial PC upon exiting BDM.

Result Data:

None

As an example, consider the following code segment. It is supposed to output a character to an asynchronous communications interface adaptor. Note that the routine fails to check the transmit data register empty (TDRE) flag.

CHKSTAT:	MOVE.B BEQ.B MOVE.B	ACIAS,D0 CHKSTAT DATA,ACIAD	Move ACIA status to D0 Loop till condition true Output data
	•		
	•		
MISSING:	ANDI.B RTS	#2,D0	Check for TDRE Return to in-line code

BDM and the CALL command can be used to patch the code as follows:


- 1. Breakpoint user program at CHKSTAT
- 2. Enter BDM
- 3. Execute CALL command to MISSING
- 4. Exit BDM
- 5. Execute MISSING code
- 6. Return to user program

5.7.2.8.14 Reset Peripherals (RST). RST asserts RESET for 512 clock cycles. The CPU is not reset by this command. This command is synonymous with the CPU RESET instruction.

Command Format:

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

Command Sequence:



Operand Data:

None

Result Data:

The "command complete" response (\$0FFFF) is loaded into the serial shifter after negation of RESET.

5.7.2.8.15 No Operation (NOP). NOP performs no operation and may be used as a null command where required.

Command Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ì

Command Sequence:



Operand Data:

None

Result Data:

The "command complete" response (\$0FFFF) is returned during the next shift operation.

5.7.2.8.16 Future Commands. Unassigned command opcodes are reserved by Motorola for future expansion. All unused formats within any revision level will perform a NOP and return the ILLEGAL command response.

5.7.3 Deterministic Opcode Tracking

The CPU32 utilizes deterministic opcode tracking to trace program execution. Two signals, IPIPE and IFETCH, provide all information required to analyze instruction pipeline operation.

5.7.3.1 INSTRUCTION FETCH (IFETCH). IFETCH indicates which bus cycles are accessing data to fill the instruction pipeline. IFETCH is pulse-width modulated to multiplex two indications on a single pin. Asserted for a single clock cycle, IFETCH indicates that the data from the current bus cycle is to be routed to the instruction pipeline. IFETCH held low for two clock cycles indicates that the instruction pipeline has been flushed. The data from the bus cycle is used to begin filling the empty pipeline. Both user and supervisor mode fetches are signaled by IFETCH.

Proper tracking of bus cycles via the IFETCH signal on a fast bus requires a simple state machine. On a two-clock bus, IFETCH may signal a pipeline flush with associated prefetch followed immediately by a second prefetch. That is, IFETCH remains asserted for three clocks, two clocks indicating the flush/fetch and a third clock signaling the second fetch. These two operations are easily discerned if the tracking logic samples IFETCH on the two rising edges of CLKOUT, which follow the address strobe (data strobe during show cycles) falling edge. Three-clock and slower bus cycles allow time for negation of the signal between consecutive indications and do not experience this operation.

5.7.3.2 INSTRUCTION PIPE (IPIPE). The internal instruction pipeline can be modeled as a three-stage FIFO (see Figure 5-37). Stage A is an input buffer — data can be used out of stages B and C. IPIPE signals advances of instructions in the pipeline.

Instruction register A (IRA) holds incoming words as they are prefetched. No decoding takes place in the buffer. Instruction register B (IRB) provides initial decoding of the opcode and decoding of extension words; it is a source of immediate data. Instruction register C (IRC) supplies residual opcode decoding during instruction execution.




Figure 5-37. Functional Model of Instruction Pipeline

Assertion of IPIPE for a single clock cycle indicates the use of data from IRB. Regardless of the presence of valid data in IRA, the contents of IRB are invalidated when IPIPE is asserted. If IRA contains valid data, the data is copied into IRB (IRA \Rightarrow IRB), and the IRB stage is revalidated.

Assertion of IPIPE for two clock cycles indicates the start of a new instruction and subsequent replacement of data in IRC. This action causes a full advance of the pipeline (IRB \Rightarrow IRC and IRA \Rightarrow IRB). IRA is refilled during the next instruction fetch bus cycle.

Data loaded into IRA propagates automatically through subsequent empty pipeline stages. Signals that show the progress of instructions through IRB and IRC are necessary to accurately monitor pipeline operation. These signals are provided by IRA and IRB validity bits. When a pipeline advance occurs, the validity bit of the stage being loaded is set, and the validity bit of the stage supplying the data is negated.

Because instruction execution is not timed to bus activity, IPIPE is synchronized with the system clock and not the bus. Figure 5-38 illustrates the timing in relation to the system clock.




Figure 5-38. Instruction Pipeline Timing Diagram

IPIPE should be sampled on the falling edge of the clock. The assertion of IPIPE for a single cycle after one or more cycles of negation indicates use of the data in IRB (advance of IRA into IRB). Assertion for two clock cycles indicates that a new instruction has started (both IRB \Rightarrow IRC and IRA \Rightarrow IRB transfers have occurred). Loading IRC always indicates that an instruction is beginning execution — the opcode is loaded into IRC by the transfer.

In some cases, instructions using immediate addressing begin executing and initiate a second pipeline advance at the same time. IPIPE will not be negated between the two indications, which implies the need for a state machine to track the state of IPIPE. The state machine can be resynchronized during periods of inactivity on the signal.

5.7.3.3 OPCODE TRACKING DURING LOOP MODE. IPIPE and IFETCH continue to work normally during loop mode. IFETCH indicates all instruction fetches up through the point that data begins recirculating within the instruction pipeline. IPIPE continues to signal the start of instructions and the use of extension words even though data is being recirculated internally. IFETCH returns to normal operation with the first fetch after exiting loop mode.

5.8 INSTRUCTION EXECUTION TIMING

This section describes the instruction execution timing of the CPU32. External clock cycles are used to provide accurate execution and operation timing guidelines, but not exact timing for every possible circumstance. This approach is used because exact execution

time for an instruction or operation depends on concurrence of independently scheduled resources, on memory speeds, and on other variables.

An assembly language programmer or compiler writer can use the information in this section to predict the performance of the CPU32. Additionally, timing for exception processing is included so that designers of multitasking or real-time systems can predict task-switch overhead, maximum interrupt latency, and similar timing parameters. Instruction timing is given in clock cycles to eliminate clock frequency dependency.

5.8.1 Resource Scheduling

The CPU32 contains several independently scheduled resources. The organization of these resources within the CPU32 is shown in Figure 5-39. Some variation in instruction execution timing results from concurrent resource utilization. Because resource scheduling is not directly related to instruction boundaries, it is impossible to make an accurate prediction of the time required to complete an instruction without knowing the entire context within which the instruction is executing.

- **5.8.1.1 MICROSEQUENCER.** The microsequencer either executes microinstructions or awaits completion of accesses necessary to continue microcode execution. The microsequencer supervises the bus controller, instruction execution, and internal processor operations such as calculation of EA and setting of condition codes. It also initiates instruction word prefetches after a change of flow and controls validation of instruction words in the instruction pipeline.
- **5.8.1.2 INSTRUCTION PIPELINE.** The CPU32 contains a two-word instruction pipeline where instruction opcodes are decoded. Each stage of the pipeline is initially filled under microsequencer control and subsequently refilled by the prefetch controller as it empties.

Stage A of the instruction pipeline is a buffer. Prefetches completed on the bus before stage B empties are temporarily stored in this buffer. Instruction words (instruction operation words and all extension words) are decoded at stage B. Residual decoding and execution occur in stage C.

Each pipeline stage has an associated status bit that shows whether the word in that stage was loaded with data from a bus cycle that terminated abnormally.

5.8.1.3 BUS CONTROLLER RESOURCES. The bus controller consists of the instruction prefetch controller, the write pending buffer, and the microbus controller. These three resources transact all reads, writes, and instruction prefetches required for instruction execution.

The bus controller and microsequencer operate concurrently. The bus controller can perform a read or write or schedule a prefetch while the microsequencer controls EA calculation or sets condition codes.

The microsequencer can also request a bus cycle that the bus controller cannot perform immediately. When this happens, the bus cycle is queued, and the bus controller runs the cycle when the current cycle is complete.




Figure 5-39. Block Diagram of Independent Resources

5.8.1.3.1 Prefetch Controller. The instruction prefetch controller receives an initial request from the microsequencer to initiate prefetching at a given address. Subsequent prefetches are initiated by the prefetch controller whenever a pipeline stage is invalidated, either through instruction completion or through use of extension words. Prefetch occurs as soon as the bus is free of operand accesses previously requested by the microsequencer. Additional state information permits the controller to inhibit prefetch requests when a change in instruction flow (e.g., a jump or branch instruction) is anticipated.

In a typical program, 10 to 25 percent of the instructions cause a change of flow. Each time a change occurs, the instruction pipeline must be flushed and refilled from the new instruction stream. If instruction prefetches, rather than operand accesses, were given priority, many instruction words would be flushed unused, and necessary operand cycles would be delayed. To maximize available bus bandwidth, the CPU32 will schedule a prefetch only when the next instruction is not a change-of-flow instruction and when there is room in the pipeline for the prefetch.

5.8.1.3.2 Write Pending Buffer. The CPU32 incorporates a single-operand write pending buffer. The buffer permits the microsequencer to continue execution after a request for a write cycle is queued in the bus controller. The time needed for a write at the end of an instruction can overlap the head cycle time for the following instruction, thus reducing overall execution time. Interlocks prevent the microsequencer from overwriting the buffer.

5.8.1.3.3 Microbus Controller. The microbus controller performs bus cycles issued by the microsequencer. Operand accesses always have priority over instruction prefetches. Word and byte operands are accessed in a single CPU-initiated bus cycle, although the external bus interface may be required to initiate a second cycle when a word operand is sent to a byte-sized external port. Long operands are accessed in two bus cycles, most significant word first.

The instruction pipeline is capable of recognizing instructions that cause a change of flow. It informs the bus controller when a change of flow is imminent, and the bus controller refrains from starting prefetches that would be discarded due to the change of flow.

5.8.1.4 INSTRUCTION EXECUTION OVERLAP. Overlap is the time, measured in clock cycles, that an instruction executes concurrently with the previous instruction. As shown in Figure 5-40, portions of instructions A and B execute simultaneously, reducing total execution time. Because portions of instructions B and C also overlap, overall execution time for all three instructions is also reduced.

Each instruction contributes to the total overlap time. The portion of execution time at the end of instruction A that can overlap the beginning of instruction B is called the tail of instruction A. The portion of execution time at the beginning of instruction B that can overlap the end of instruction A is called the head of instruction B. The total overlap time between instructions A and B is the smaller tail of A and the head of B.




Figure 5-40. Simultaneous Instruction Execution

The execution time attributed to instructions A, B, and C after considering the overlap is illustrated in Figure 5-41. The overlap time is attributed to the execution time of the completing instruction. The following equation shows the method for calculating the overlap time:

Overlap = min (Tail_N, Head_{N+1})




Figure 5-41. Attributed Instruction Times

5.8.1.5 EFFECTS OF WAIT STATES. The CPU32 access time for on-chip peripherals is two clocks. While two-clock external accesses are possible when the bus is operated in a synchronous mode, a typical external memory speed is three or more clocks.

All instruction times listed in this section are for word access only (unless an explicit exception is given), and are based on the assumption that both instruction fetches and operand cycles are to a two-clock memory. Any time a long access is made, time for the additional bus cycle(s) must be added to the overall execution time. Wait states due to slow external memory must be added to the access time for each bus cycle.

A typical application has a mixture of bus speeds — program execution from an off-chip ROM, accesses to on-chip peripherals, storage of variables in slow off-chip RAM, and accesses to external peripherals with speeds ranging from moderate to very slow. To arrive at an accurate instruction time calculation, each bus access must be individually considered. Many instructions have a head cycle count, which can overlap the cycles of an operand fetch to slower memory started by a previous instruction. In these cases, an increase in access time has no effect on the total execution time of the pair of instructions.

To trace instruction execution time by monitoring the external bus, note that the order of operand accesses for a particular instruction sequence is always the same provided bus speed is unchanged and the interleaving of instruction prefetches with operands within each sequence is identical.

5.8.1.6 INSTRUCTION EXECUTION TIME CALCULATION. The overall execution time for an instruction depends on the amount of overlap with previous and following instructions. To calculate an instruction time estimate, the entire code sequence must be analyzed. To derive the actual instruction execution times for an instruction sequence, the instruction times listed in the tables must be adjusted to account for overlap.

The formula for this calculation is as follows:

$$C_1 - \min(T_1, H_2) + C_2 - \min(T_2, H_3) + C_3 - \min(T_3, H_4) + \dots$$

where:

C_N is the number of cycles listed for instruction N

T_N is the tail time for instruction N

H_N is the head time for instruction N

min (T_N, H_M) is the minimum of parameters T_N and H_M

The number of cycles for the instruction (C_N above) can include one or two EA calculations in addition to the raw number in the cycles column. In these cases, calculate overall instruction time as if it were for multiple instructions, using the following equation:

$$\langle CEA \rangle - min (T_{EA}, H_{OP}) + C_{OP}$$

where:

⟨CEA⟩ is the instruction's EA time

Cop is the instruction's operation time

TEA is the EA's tail time

H_{OP} is the instruction operation's head time

min (T_N, H_M) is the minimum of parameters T_N and H_M

The overall head for the instruction is the head for the EA, and the overall tail for the instruction is the tail for the operation. Therefore, the actual equation for execution time becomes:

$$C_{OP1}$$
 - min (T_{OP1}, H_{EA2}) + $\langle CEA \rangle_2$ - min (T_{EA2}, H_{OP2}) + C_{OP2} - min (T_{OP2}, H_{EA3}) + . . .

Every instruction must prefetch to replace itself in the instruction pipe. Usually, these prefetches occur during or after an instruction. A prefetch is permitted to begin in the first clock of any indexed EAing mode operation.

Additionally, a prefetch for an instruction is permitted to begin two clocks before the end of an instruction, provided the bus is not being used. If the bus is being used, then the prefetch occurs at the next available time when the bus would otherwise be idle.

5.8.1.7 EFFECTS OF NEGATIVE TAILS. When the CPU32 changes instruction flow, the instruction decode pipeline must begin refilling before instruction execution can resume. Refilling forces a two-clock idle period at the end of the change-of-flow instruction. This idle period can be used to prefetch an additional word on the new instruction path. Because of the stipulation that each instruction must prefetch to replace itself, the concept of negative tails has been introduced to account for these free clocks on the bus.

On a two-clock bus, it is not necessary to adjust instruction timing to account for the potential extra prefetch. The cycle times of the microsequencer and bus are matched, and no additional benefit or penalty is obtained. In the instruction execution time equations, a zero should be used instead of a negative number.

Negative tails are used to adjust for slower fetches on slower buses. Normally, increasing the length of prefetch bus cycles directly affects the cycle count and tail values found in the tables.

In the following equations, negative tail values are used to negate the effects of a slower bus. The equations are generalized, however, so that they may be used on any speed bus with any tail value.

```
NEW_TAIL = OLD_TAIL + (NEW_CLOCK - 2)

IF ((NEW_CLOCK - 4) > 0) THEN

NEW_CYCLE = OLD_CYCLE + (NEW_CLOCK - 2) + (NEW_CLOCK - 4)

ELSE

NEW_CYCLE = OLD_CYCLE + (NEW_CLOCK - 2)
```

where:

NEW_TAIL/NEW_CYCLE is the adjusted tail/cycle at the slower speed OLD_TAIL/OLD_CYCLE is the value listed in the instruction timing tables NEW_CLOCK is the number of clocks per cycle at the slower speed


Note that many instructions listed as having negative tails are change of flow instructions, and that the bus speed used in the calculation is that of the new instruction stream.

5.8.2 Instruction Stream Timing Examples

The following programming examples provide a detailed examination of timing effects. In all examples, the memory access is from external synchronous memory, the bus is idle, and the instruction pipeline is full at the start.

5.8.2.1 TIMING EXAMPLE 1 — **EXECUTION OVERLAP.** Figure 5-42 illustrates execution overlap caused by the bus controller's completion of bus cycles while the sequencer is calculating the next EA. One clock is saved between instructions since that is the minimum time of the individual head and tail numbers.

Instructions






Figure 5-42. Example 1 — Instruction Stream

5.8.2.2 TIMING EXAMPLE 2 — **BRANCH INSTRUCTIONS.** Example 2 shows what happens when a branch instruction is executed for both the taken and not-taken cases. (see Figures 5-43 and 5-44). The instruction stream is for a simple limit check with the variable already in a data register.




Figure 5-43. Example 2 — Branch Taken




Figure 5-44. Example 2 — Branch Not Taken

5.8.2.3 TIMING EXAMPLE 3 — **NEGATIVE TAILS.** This example (see Figure 5-45) shows how to use negative tail figures for branches and other change-of-flow instructions. In this example, bus speed is assumed to be four clocks per access. Instruction three is at the branch destination.

Instructions

MOVEQ	#7, D1
BRA.W	FARAWAY
MOVE.L	D1, D0

Although the CPU32 has a two-word instruction pipeline, internal delay causes minimum branch instruction time to be three bus cycles. The negative tail is a reminder that an extra two clocks are available for prefetching a third word on a fast bus; on a slower bus, there is no extra time for the third word.




Figure 5-45. Example 3 — Branch Negative Tail

Example 3 illustrates three different aspects of instruction time calculation:

The branch instruction does not attempt to prefetch beyond the minimum number of words needed for itself.

The negative tail allows execution to begin sooner than would a three-word pipeline.

There is a one-clock delay due to late arrival of the displacement at the CPU.

Only changes of flow require negative tail calculation, but the concept can be generalized to any instruction — only two words are required to be in the pipeline, but up to three words may be present. When there is an opportunity for an extra prefetch, it is made. A prefetch to replace an instruction can begin ahead of the instruction, resulting in a faster processor.

5.8.3 INSTRUCTION TIMING TABLES

The following assumptions apply to the times shown in the tables in this section:

- A 16-bit data bus is used for all memory accesses.
- Memory access times are based on two clock bus cycles with no wait states.
- The instruction pipeline is full at the beginning of the instruction and is refilled by the end of the instruction.

Three values are listed for each instruction and addressing mode:

Head: The number of cycles available at the beginning of an instruction to complete a previous instruction write or to perform a prefetch.

Tail: The number of cycles an instruction uses to complete a write.


Cycles: Four numbers per entry, three contained in parentheses. The outer number is the minimum number of cycles required for the instruction to complete.

Numbers within the parentheses represent the number of bus accesses performed by the instruction. The first number is the number of operand read accesses performed by the instruction. The second number is the number of instruction fetches performed by the instruction, including all prefetches that keep the instruction and the instruction pipeline filled. The third number is the number of write accesses performed by the instruction.

As an example, consider an ADD.L (12, A3, D7.W * 4), D2 instruction.

Paragraph **5.8.3.5 Arithmetic/Logic Instructions** shows that the instruction has a head = 0, a tail = 0, and cycles = 2 (0/1/0). However, in indexed, address register indirect addressing mode, additional time is required to fetch the EA. Paragraph **5.8.3.1 Fetch Effective Address** gives addressing mode data. For (d_8 , An, Xn.Sz * Scale), head = 4, tail = 2, cycles = 8 (2/1/0). Because this example is for a long access and the FEA table lists data for word accesses, add two clocks to the tail and to the number of cycles ("X" table notation) to obtain head = 4, tail = 4, cycles = 10 (2/1/0).

Assuming that no trailing write exists from the previous instruction, EA calculation requires six clocks. Replacement fetch for the EA occurs during these six clocks, leaving a head of four. If there is no time in the head to perform a prefetch, due to a previous trailing write, then additional time to do the prefetches must be allotted in the middle of the instruction or after the tail.



The total number of bus-activity clocks is as follows:

The number of internal clocks (not overlapped by bus activity) is as follows:

Memory read requires two bus cycles at two clocks each. This read time, implied in the tail figure for the EA, cannot be overlapped with the instruction because the instruction has a head of zero. An additional two clocks are required for the ADD instruction itself. The total is 6 + 4 + 2 = 12 clocks. If bus cycles take more time (i.e., the memory is off-chip), add an appropriate number of clocks to each memory access.

The instruction sequence MOVE.L D0, (A0) followed by LSL.L #7, D2 provides an example of overlapped execution. The MOVE instruction has a head of zero and a tail of four, because it is a long write. The LSL instruction has a head of four. The trailing write

from the MOVE overlaps the LSL head completely. Thus, the two-instruction sequence has a head of zero and a tail of zero, and a total execution of eight rather than 12 clocks.

General observations regarding calculation of execution time are as follows:

- Any time the number of bus cycles is listed as "X", substitute a value of one for byte and word cycles and a value of two for long cycles. For long bus cycles, usually add a value of two to the tail.
- The time calculated for an instruction on a three-clock (or longer) bus is usually longer than the actual execution time. All times shown are for two-clock bus cycles.
- If the previous instruction has a negative tail, then a prefetch for the current instruction can begin during the execution of that previous instruction.
- Certain instructions requiring an immediate extension word (immediate word EA, absolute word EA, address register indirect with displacement EA, conditional branches with word offsets, bit operations, LPSTOP, TBL, MOVEM, MOVEC, MOVES, MOVEP, MUL.L, DIV.L, CHK2, CMP2, and DBcc) are not permitted to begin until the extension word has been in the instruction pipeline for at least one cycle. This does not apply to long offsets or displacements.
- **5.8.3.1 FETCH EFFECTIVE ADDRESS.** The fetch EA table indicates the number of clock periods needed for the processor to calculate and fetch the specified EA. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Instruction	Head	Tail	Cycles	Notes
Dn	_	_	0(0/0/0)	_
An	_	-	0(0/0/0)	_
(An)	1	1	3(X/0/0)	1
(An)+	1	1	3(X/0/0)	1
-(An)	2	2	4(X/0/0)	1
(d ₁₆ ,An) or (d ₁₆ ,PC)	1	3	5(X/1/0)	1,3
(xxx).W	1	3	5(X/1/0)	1
(xxx).L	1	5	7(X/2/0)	1
#(data).B	1	1	3(0/1/0)	1
#(data).W	1	1	3(0/1/0)	1
#(data).L	1	3	5(0/2/0)	1
$(d_8,An,Xn.Sz \times Sc)$ or $(d_8,PC,Xn.Sz \times Sc)$	4	2	8(X/1/0)	1,2,3,4
(0) (All Suppressed)	2	2	6(X/1/0)	1,4
(d ₁₆)	1	3	7(X/2/0)	1,4
(d ₃₂)	1	5	9(X/3/0)	1,4
(An)	1	1	5(X/1/0)	1,2,4
(Xm.Sz × Sc)	4	2	8(X/1/0)	1,2,4
(An,Xm.Sz × Sc)	4	2	8(X/1/0)	1,2,3,4
(d ₁₆ ,An) or (d ₁₆ ,PC)	1	3	7(X/2/0)	1,3,4
(d ₃₂ ,An) or (d ₃₂ ,PC)	1	5	9(X/3/0)	1,3,4
(d ₁₆ ,An,Xm) or (d ₁₆ ,PC,Xm)	2	2	8(X/2/0)	1,3,4
(d ₃₂ ,An,Xm) or (d ₃₂ ,PC,Xm)	1	3	9(X/3/0)	1,3,4
$(d_{16},An,Xm.Sz \times Sc)$ or $(d_{16},PC,Xm.Sz \times Sc)$	2	2	8(X/2/0)	1,2,3,4
$(d_{32},An,Xm.Sz \times Sc)$ or $(d_{32},PC,Xm.Sz \times Sc)$	1	3	9(X/3/0)	1,2,3,4

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

NOTES:

- 1. The read of the effective address and replacement fetches overlap the head of the operation by the amount specified in the tail.
- 2. Size and scale of the index register do not affect execution time.
- 3. The PC may be substituted for the base address register An.
- 4. When adjusting the prefetch time for slower buses, extra clocks may be subtracted from the head until the head reaches zero, at which time additional clocks must be added to both the tail and cycle counts.

5.8.3.2 CALCULATE EFFECTIVE ADDRESS. The calculate EA table indicates the number of clock periods needed for the processor to calculate a specified EA. The timing is equivalent to fetch EA except there is no read cycle. The tail and cycle time are reduced by the amount of time the read would occupy. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Instruction	Head	Tail	Cycles	Notes
Dn	-	_	0(0/0/0)	_
An	_	_	0(0/0/0)	_
(An)	1	0	2(0/0/0)	-
(An)+	1	0	2(0/0/0)	_
-(An)	2	0	2(0/0/0)	_
(d ₁₆ ,An) or (d ₁₆ ,PC)	1	1	3(0/1/0)	1,3
(xxx).W	1	1	3(0/1/0)	1
(xxx).L	1	3	5(0/2/0)	1
(d ₈ ,An,Xn.Sz \times Sc) or (d ₈ ,PC,Xn.Sz \times Sc)	4	0	6(0/1/0)	2,3,4
(0) (All Suppressed)	2	0	4(0/1/0)	4
(d ₁₆)	1	1	5(0/2/0)	1,4
(d ₃₂)	1	3	7(0/3/0)	1,4
(An)	1	0	4(0/1/0)	4
$(Xm.Sz \times Sc)$	4	0	6(0/1/0)	2,4
(An,Xm.Sz × Sc)	4	0	6(0/1/0)	2,4
(d ₁₆ ,An) or (d ₁₆ ,PC)	1	1	5(0/2/0)	1,3,4
(d ₃₂ ,An) or (d ₃₂ ,PC)	1	3	7(0/3/0)	1,3,4
(d ₁₆ ,An,Xm) or (d ₁₆ ,PC,Xm)	2	0	6(0/2/0)	3,4
(d ₃₂ ,An,Xm) or (d ₃₂ ,PC,Xm)	1	1	7(0/3/0)	1,3,4
(d $_{16}$,An,Xm.Sz \times Sc) or (d $_{16}$,PC,Xm.Sz \times Sc)	2	0	6(0/2/0)	2,3,4
$(d_{32},An,Xm.Sz \times Sc)$ or $(d_{32},PC,Xm.Sz \times Sc)$	1	1	7(0/3/0)	1,2,3,4

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

NOTES

- 1. Replacement fetches overlap the head of the operation by the amount specified in the tail.
- 2. Size and scale of the index register do not affect execution time.
- 3. The PC may be substituted for the base address register An.
- 4. When adjusting the prefetch time for slower buses, extra clocks may be subtracted from the head until the head reaches zero, at which time additional clocks must be added to both the tail and cycle counts.

5.8.3.3 MOVE INSTRUCTION. The MOVE instruction table indicates the number of clock periods needed for the processor to calculate the destination EA and to perform a MOVE or MOVEA instruction. For entries with CEA or FEA, refer to the appropriate table to calculate that portion of the instruction time.

Destination EAs are divided by their formats (see **5.3.4.4 Effective Address Encoding Summary**). The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

When using this table, begin at the top and move downward. Use the first entry that matches both source and destination addressing modes.

	Instruction	Head	Tail	Cycles
MOVE	Rn, Rn	0	0	2(0/1/0)
MOVE	⟨FEA⟩, Rn	0	0	2(0/1/0)
MOVE	Rn, (Am)	0	2	4(0/1/x)
MOVE	Rn, (Am)+	1	1	5(0/1/x)
MOVE	Rn, –(Am)	2	2	6(0/1/x)
MOVE	Rn, 〈CEA〉	1	3	5(0/1/x)
MOVE	⟨FEA⟩, (An)	2	2	6(0/1/x)
MOVE	⟨FEA⟩, (An)+	2	2	6(0/1/x)
MOVE	⟨FEA⟩, −(An)	2	2	6(0/1/x)
MOVE	#, 〈CEA〉	2	2	6(0/1/x)*
MOVE	⟨CEA⟩, ⟨FEA⟩	2	2	6(0/1/x)

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

NOTE: For instructions not explicitly listed, use the MOVE 〈CEA〉, 〈FEA〉 entry. The source EA is calculated by the calculate EA table, and the destination EA is calculated by the fetch EA table, even though the bus cycle is for the source EA.

^{* =} An # fetch effective address time must be added for this instruction: $\langle FEA \rangle + \langle CEA \rangle + \langle OPER \rangle$

5.8.3.4 SPECIAL-PURPOSE MOVE INSTRUCTION. The special-purpose MOVE instruction table indicates the number of clock periods needed for the processor to fetch, calculate, and perform the special-purpose MOVE operation on control registers or a specified EA. Footnotes indicate when to account for the appropriate EA times. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Instruction		Head	Tail	Cycles
EXG	Rn, Rm	2	0	4(0/1/0)
MOVEC	Cr, Rn	10	0	14(0/2/0)
MOVEC	Rn, Cr	12	0	14-16(0/1/0)
MOVE	CCR, Dn	2	0	4(0/1/0)
MOVE	CCR, (CEA)	0	2	4(0/1/1)
MOVE	Dn, CCR	2	0	4(0/1/0)
MOVE	⟨FEA⟩, CCR	0	0	4(0/1/0)
MOVE	SR, Dn	2	0	4(0/1/0)
MOVE	SR, (CEA)	0	2	4(0/1/1)
MOVE	Dn, SR	4	-2	10(0/3/0)
MOVE	⟨FEA⟩, SR	0	-2	10(0/3/0)
MOVEM.W	⟨CEA⟩, RL	1	0	$8 + n \times 4 (n + 1, 2, 0)^{1}$
MOVEM.W	RL, 〈CEA〉	1	0	$8 + n \times 4 (0, 2, n)^{1}$
MOVEM.L	⟨CEA⟩, RL	1	0	$12 + n \times 4(2n + 2, 2, 0)$
MOVEM.L	RL, 〈CEA〉	1	2	$10 + n \times 4 (0, 2, 2n)$
MOVEP.W	Dn, (d ₁₆ , An)	2	0	10(0/2/2)
MOVEP.W	(d ₁₆ , An), Dn	1	2	11(2/2/0)
MOVEP.L	Dn, (d ₁₆ , An)	2	0	14(0/2/4)
MOVEP.L	(d ₁₆ , An), Dn	1	2	19(4/2/0)
MOVES (Save)	⟨CEA⟩, Rn	1	1	3(0/1/0)
MOVES (Op)	⟨CEA⟩, Rn	7	1	11(X/1/0)
MOVES (Save)	Rn, 〈CEA〉	1	1	3(0/1/0)
MOVES (Op)	Rn, 〈CEA〉	9	2	12(0/1/X)
MOVE	USP, An	0	0	2(0/1/0)
MOVE	An, USP	0	0	2(0/1/0)
SWAP	Dn	4	0	6(0/1/0)

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

NOTE: The MOVES instruction has an additional save step which other instructions do not have. To calculate the total instruction time, calculate the save, the effective address, and the operation execution times, and combine in the order listed, using the equations given in **5.8.1.6 Instruction Execution Time Calculation**.

 $^{^{1}}$ = Each bus cycle may take up to four clocks without increasing total execution time.

Cr = Control registers USP, VBR, SFC, and DFC

n = Number of registers to transfer

RL = Register List

< = Maximum time — certain data or mode combinations may execute faster.

5.8.3.5 ARITHMETIC/LOGIC INSTRUCTIONS. The arithmetic/logic instruction table indicates the number of clock periods needed to perform the specified arithmetic/logical instruction using the specified addressing mode. Footnotes indicate when to account for the appropriate EA times. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Inst	ruction	Head	Tail	Cycles
ADD(A)	Rn, Rm	0	0	2(0/1/0)
ADD(A)	⟨FEA⟩, Rn	0	0	2(0/1/0)
ADD	Dn, 〈FEA〉	0	3	5(0/1/x)
AND	Dn, Dm	0	0	2(0/1/0)
AND	⟨FEA⟩, Dn	0	0	2(0/1/0)
AND	Dn, 〈FEA〉	0	3	5(0/1/x)
EOR	Dn, Dm	0	0	2(0/1/0)
EOR	Dn, 〈FEA〉	0	3	5(0/1/x)
OR	Dn, Dm	0	0	2(0/1/0)
OR	⟨FEA⟩, Dn	0	0	2(0/1/0)
OR	Dn, 〈FEA〉	0	3	5(0/1/x)
SUB(A)	Rn, Rm	0	0	2(0/1/0)
SUB(A)	⟨FEA⟩, Rn	0	0	2(0/1/0)
SUB	Dn, 〈FEA〉	0	3	5(0/1/x)
CMP(A)	Rn, Rm	0	0	2(0/1/0)
CMP(A)	⟨FEA⟩, Rn	0	0	2(0/1/0)
CMP2 (Save) *	⟨FEA⟩, Rn	1	1	3(0/1/0)
CMP2 (Op)	⟨FEA⟩, Rn	2	0	16 - 18(X/1/0)
MUL(su).W	⟨FEA⟩, Dn	0	0	26(0/1/0)
MUL(su).L (Save) *	⟨FEA⟩, Dn	1	1	3(0/1/0)
MUL(su).L (Op)	⟨FEA⟩, DI	2	0	46 - 52(0/1/0)
MUL(su).L (Op)	⟨FEA⟩, Dn:Dl	2	0	46(0/1/0)
DIVU.W	⟨FEA⟩, Dn	0	0	32(0/1/0)
DIVS.W	⟨FEA⟩, Dn	0	0	42(0/1/0)
DIVU.L (Save)*	⟨FEA⟩, Dn	1	1	3(0/1/0)
DIVU.L (Op)	⟨FEA⟩, Dn	2	0	<46(0/1/0)
DIVS.L (Save) *	⟨FEA⟩, Dn	1	1	3(0/1/0)
DIVS.L (Op)	⟨FEA⟩, Dn	2	0	<62(0/1/0)
TBL(su)	Dn:Dm, Dp	26	0	28-30(0/2/0)
TBL(su) (Save) *	⟨CEA⟩, Dn	1	1	3(0/1/0)
TBL(su) (Op)	⟨CEA⟩, Dn	6	0	33-35(2X/1/0)
TBLSN	Dn:Dm, Dp	30	0	30-34(0/2/0)
TBLSN (Save)*	⟨CEA⟩, Dn	1	1	3(0/1/0)
TBLSN (Op)	⟨CEA⟩, Dn	6	0	35-39(2X/1/0)

Instruction		Head	Tail	Cycles
TBLUN	Dn:Dm, Dp	30	0	34-40(0/2/0)
TBLUN (Save)*	⟨CEA⟩, Dn	1	1	3(0/1/0)
TBLUN (Op)	⟨CEA⟩, Dn	6	0	39-45(2X/1/0)

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

5.8.3.6 IMMEDIATE ARITHMETIC/LOGIC INSTRUCTIONS. The immediate arithmetic/logic instruction table indicates the number of clock periods needed for the processor to fetch the source immediate data value and to perform the specified arithmetic/logic instruction using the specified addressing mode. Footnotes indicate when to account for the appropriate fetch effective or fetch immediate EA times. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

	Instruction	Head	Tail	Cycles
MOVEQ	#, Dn	0	0	2(0/1/0)
ADDQ	#, Rn	0	0	2(0/1/0)
ADDQ	#, 〈FEA〉	0	3	5(0/1/x)
SUBQ	#, Rn	0	0	2(0/1/0)
SUBQ	#, 〈FEA〉	0	3	5(0/1/x)
ADDI	#, Rn	0	0	2(0/1/0)*
ADDI	#, 〈FEA〉	0	3	5(0/1/x)*
ANDI	#, Rn	0	0	2(0/1/0)*
ANDI	#, 〈FEA〉	0	3	5(0/1/x)*
EORI	#, Rn	0	0	2(0/1/0)*
EORI	#, 〈FEA〉	0	3	5(0/1/x)*
ORI	#, Rn	0	0	2(0/1/0)*
ORI	#, 〈FEA〉	0	3	5(0/1/x)*
SUBI	#, Rn	0	0	2(0/1/0)*
SUBI	#, 〈FEA〉	0	3	5(0/1/x)*
CMPI	#, Rn	0	0	2(0/1/0)*
CMPI	#, 〈FEA〉	0	3	5(0/1/x)*

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

<= Maximum time; certain data or mode combinations may execute faster.

su = The execution time is identical for signed or unsigned operands.

^{*} These instructions have an additional save operation that other instructions do not have. To calculate total instruction time, calculate save, $\langle ea \rangle$, and operation execution times, then combine in the order shown, using equations in **5.8.1.6 Instruction Execution Time Calculations**. A save operation is not run for long word divide and multiply instructions when $\langle FEA \rangle = Dn$,

^{*=} An # fetch EA time must be added for this instruction: $\langle FEA \rangle + \langle FEA \rangle + \langle OPER \rangle$.

5.8.3.7 BINARY-CODED DECIMAL AND EXTENDED INSTRUCTIONS. The binary-coded decimal and extended instruction table indicates the number of clock periods needed for the processor to perform the specified operation using the specified addressing mode. No additional tables are needed to calculate total effective execution time for these instructions. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Instruction		Head	Tail	Cycles
ABCD	Dn, Dm	2	0	4(0/1/0)
ABCD	−(An), −(Am)	2	2	12(2/1/1)
SBCD	Dn, Dm	2	0	4(0/1/0)
SBCD	−(An), −(Am)	2	2	12(2/1/1)
ADDX	Dn, Dm	0	0	2(0/1/0)
ADDX	–(An), –(Am)	2	2	10(2/1/1)
SUBX	Dn, Dm	0	0	2(0/1/0)
SUBX	-(An), -(Am)	2	2	10(2/1/1)
СМРМ	(An)+, (Am)+	1	0	8(2/1/0)

5.8.3.8 SINGLE OPERAND INSTRUCTIONS. The single operand instruction table indicates the number of clock periods needed for the processor to perform the specified operation using the specified addressing mode. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

	Instruction	Head	Tail	Cycles
CLR	Dn	0	0	2(0/1/0)
CLR	⟨CEA⟩	0	2	4(0/1/x)
NEG	Dn	0	0	2(0/1/0)
NEG	⟨FEA⟩	0	3	5(0/1/x)
NEGX	Dn	0	0	2(0/1/0)
NEGX	⟨FEA⟩	0	3	5(0/1/x)
NOT	Dn	0	0	2(0/1/0)
NOT	⟨FEA⟩	0	3	5(0/1/x)
EXT	Dn	0	0	2(0/1/0)
NBCD	Dn	2	0	4(0/1/0)
NBCD	⟨FEA⟩	0	2	6(0/1/1)
Scc	Dn	2	0	4(0/1/0)
Scc	⟨CEA⟩	2	2	6(0/1/1)
TAS	Dn	4	0	6(0/1/0)
TAS	⟨CEA⟩	1	0	10(0/1/1)
TST	⟨FEA⟩	0	0	2(0/1/0)

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

5.8.3.9 SHIFT/ROTATE INSTRUCTIONS. The shift/rotate instruction table indicates the number of clock periods needed for the processor to perform the specified operation on the given addressing mode. Footnotes indicate when to account for the appropriate EA times. The number of bits shifted does not affect the execution time, unless noted. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

	Instruction	Head	Tail	Cycles	Note
LSd	Dn, Dm	-2	0	(0/1/0)	1
LSd	#, Dm	4	0	6(0/1/0)	_
LSd	⟨FEA⟩	0	2	6(0/1/1)	
ASd	Dn, Dm	-2	0	(0/1/0)	1
ASd	#, Dm	4	0	6(0/1/0)	_
ASd	⟨FEA⟩	0	2	6(0/1/1)	_
ROd	Dn, Dm	-2	0	(0/1/0)	1
ROd	#, Dm	4	0	6(0/1/0)	_
ROd	⟨FEA⟩	0	2	6(0/1/1)	
ROXd	Dn, Dm	-2	0	(0/1/0)	2
ROXd	#, Dm	-2	0	(0/1/0)	3
ROXd	⟨FEA⟩	0	2	6(0/1/1)	

NOTES:

1. Head and cycle times can be calculated as follows:

$$Max (3 + (n/4) + mod(n,4) + mod (((n/4) + mod (n,4) + 1,2), 6)$$

or derived from the following table.

- 2. Head and cycle times are calculated as follows: (count \leq 63): max (3 + n + mod (n + 1,2), 6).
- 3. Head and cycle times are calculated as follows: (count \leq 8): max (2 + n + mod (n,2), 6).
- d = Direction (left or right)

Clocks		Shift Counts								
6	0	1	2	3	4	5	6	8	9	12
8	7	10	11	13	14	16	17	20		
10	15	18	19	21	22	24	25	28		
12	23	26	27	29	30	32	33	36		
14	31	34	35	37	38	40	41	44		
16	39	42	43	45	46	48	49	52		
18	47	50	51	53	54	56	57	60		
20	55	58	59	61	62					
22	63									

5.8.3.10 BIT MANIPULATION INSTRUCTIONS. The bit manipulation instruction table indicates the number of clock periods needed for the processor to perform the specified operation on the given addressing mode. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

	Instruction	Head	Tail	Cycles
BCHG	#, Dn	2	0	6(0/2/0)*
BCHG	Dn, Dm	4	0	6(0/1/0)
BCHG	#, 〈FEA〉	1	2	8(0/2/1)*
BCHG	Dn, 〈FEA〉	2	2	8(0/1/1)
BCLR	#, Dn	2	0	6(0/2/0)*
BCLR	Dn, Dm	4	0	6(0/1/0)
BCLR	#, 〈FEA〉	1	2	8(0/2/1)*
BCLR	Dn, 〈FEA〉	2	2	8(0/1/1)
BSET	#, Dn	2	0	6(0/2/0)*
BSET	Dn, Dm	4	0	6(0/1/0)
BSET	#, 〈FEA〉	1	2	8(0/2/1)*
BSET	Dn, 〈FEA〉	2	2	8(0/1/1)
BTST	#, Dn	2	0	4(0/2/0)*
BTST	Dn, Dm	2	0	4(0/1/0)
BTST	#, 〈FEA〉	1	0	4(0/2/0)*
BTST	Dn, 〈FEA〉	2	0	8(0/1/0)

^{*=} An # fetch EA time must be added for this instruction: ⟨FEA⟩ + ⟨FEA⟩ + ⟨OPER⟩

5.8.3.11 CONDITIONAL BRANCH INSTRUCTIONS. The conditional branch instruction table indicates the number of clock periods needed for the processor to perform the specified branch on the given branch size, with complete execution times given. No additional tables are needed to calculate total effective execution time for these instructions. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

	Instruction	Head	Tail	Cycles
Bcc	(taken)	2	-2	8(0/2/0)
Bcc.B	(not taken)	2	0	4(0/1/0)
Bcc.W	(not taken)	0	0	4(0/2/0)
Bcc.L	(not taken)	0	0	6(0/3/1)
DBcc	(T, not taken)	1	1	4(0/2/0)
DBcc	(F, -1, not taken)	2	0	6(0/2/0)
DBcc	(F, not -1, taken)	6	-2	10(0/2/0)
DBcc	(T, not taken)	4	0	6(0/1/0)*
DBcc	(F, -1, not taken)	6	0	8(0/1/0)*
DBcc	(F, not −1, taken)	6	0	10(0/0/0)*

^{*=} In loop mode

5.8.3.12 CONTROL INSTRUCTIONS. The control instruction table indicates the number of clock periods needed for the processor to perform the specified operation on the given addressing mode. Footnotes indicate when to account for the appropriate EA times. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

l.	nstruction	Head	Tail	Cycles
ANDI	#, SR	0	-2	12(0/2/0)
EORI	#, SR	0	-2	12(0/2/0)
ORI	#, SR	0	-2	12(0/2/0)
ANDI	#, CCR	2	0	6(0/2/0)
EORI	#, CCR	2	0	6(0/2/0)
ORI	#, CCR	2	0	6(0/2/0)
BSR.B		3	-2	13(0/2/2)
BSR.W		3	-2	13(0/2/2)
BSR.L		1	-2	13(0/2/2)
CHK	⟨FEA⟩, Dn (no ex)	2	0	8(0/1/0)
CHK	⟨FEA⟩, Dn (ex)	2	-2	42(2/2/6)
CHK2 (Save)	⟨FEA⟩, Dn (no ex)	1	1	3(0/1/0)
CHK2 (Op)	⟨FEA⟩, Dn (no ex)	2	0	18(X/0/0)
CHK2 (Save)	⟨FEA⟩, Dn (ex)	1	1	3(0/1/0)
CHK2 (Op)	⟨FEA⟩, Dn (ex)	2	-2	52(X + 2/1/6)
JMP	⟨CEA⟩	0	-2	6(0/2/0)
JSR	⟨CEA⟩	3	-2	13(0/2/2)
LEA	⟨CEA⟩, An	0	0	2(0/1/0)
LINK.W	An, #	2	0	10(0/2/2)
LINK.L	An, #	0	0	10(0/3/2)
NOP		0	0	2(0/1/0)
PEA	⟨CEA⟩	0	0	8(0/1/2)
RTD	#	1	-2	12(2/2/0)
RTR		1	-2	14(3/2/0)
RTS		1	-2	12(2/2/0)
UNLK	An	1	0	9(2/1/0)

X = There is one bus cycle for byte and word operands and two bus cycles for long operands. For long bus cycles, add two clocks to the tail and to the number of cycles.

NOTE: The CHK2 instruction involves a save step which other instructions do not have. To calculate the total instruction time, calculate the save, the EA, and the operation execution times, and combine in the order listed, using the equations given in **5.8.1.6**Instruction Execution Time Calculation.

5.8.3.13 EXCEPTION-RELATED INSTRUCTIONS AND OPERATIONS. The exception-related instructions and operations table indicates the number of clock periods needed for the processor to perform the specified exception-related actions. No additional tables are needed to calculate total effective execution time for these instructions. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Instruction	Head	Tail	Cycles
BKPT (Acknowledged)	0	0	14(1/0/0)
BKPT (Bus Error)	0	-2	35(3/2/4)
Breakpoint (Acknowledged)	0	0	10(1/0/0)
Breakpoint (Bus Error)	0	-2	42(3/2/6)
Interrupt	0	-2	30(3/2/4)*
RESET	0	0	518(0/1/0)
STOP	2	0	12(0/1/0)
LPSTOP	3	-2	25(0/3/1)
Divide-by-Zero	0	-2	36(2/2/6)
Trace	0	-2	36(2/2/6)
TRAP#	4	-2	29(2/2/4)
ILLEGAL	0	-2	25(2/2/4)
A-line	0	-2	25(2/2/4)
F-line (First word illegal)	0	-2	25(2/2/4)
F-line (Second word illegal) ea = Rn	1	-2	31(2/3/4)
F-line (Second word illegal) ea ≠ Rn (Save)	1	1	3(0/1/0)
F-line (Second word illegal) ea ≠ Rn (Op)	4	-2	29(2/2/4)
Privileged	0	-2	25(2/2/4)
TRAPcc (trap)	2	-2	38(2/2/6)
TRAPcc (no trap)	2	0	4(0/1/0)
TRAPcc.W (trap)	2	-2	38(2/2/6)
TRAPcc.W (no trap)	0	0	4(0/2/0)
TRAPcc.L (trap)	0	-2	38(2/2/6)
TRAPcc.L (no trap)	0	0	6(0/3/0)
TRAPV (trap)	2	-2	38(2/2/6)
TRAPV (no trap)	2	0	4(0/1/0)

^{*=} Minimum interrupt acknowledge cycle time is assumed to be three clocks.

NOTE: The F-line (Second word illegal) operation involves a save step which other operations do not have. To calculate the total operation time, calculate the save, the calculate EA, and the operation execution times, and combine in the order listed, using the equations given in **5.8.1.6 Instruction Execution Time Calculation**.

5.8.3.14 SAVE AND RESTORE OPERATIONS. The save and restore operations table indicates the number of clock periods needed for the processor to perform the specified state save or return from exception. Complete execution times and stack length are given. No additional tables are needed to calculate total effective execution time for these instructions. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes.

Instruction	Head	Tail	Cycles
BERR on instruction	0	-2	<58(2/2/12)
BERR on exception	0	-2	48(2/2/12)
RTE (four-word frame)	1	-2	24(4/2/0)
RTE (six-word frame)	1	-2	26(4/2/0)
RTE (BERR on instruction)	1	-2	50(12/12/Y)
RTE (BERR on four-word frame)	1	-2	66(10/2/4)
RTE (BERR on six-word frame)	1	-2	70(12/2/6)

< = Maximum time is indicated — certain data or mode combinations execute faster.

Y = If a bus error occurred during a write cycle, the cycle is rerun by the RTE.

SECTION 6 IEEE 1149.1 TEST ACCESS PORT

The MC68330 includes dedicated user-accessible test logic that is fully compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*. Problems associated with testing high-density circuit boards have led to development of this proposed standard under the sponsorship of the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The MC68330 implementation supports circuit-board test strategies based on this standard.

The test logic includes a test access port (TAP) consisting of four dedicated signal pins, a 16-state controller, and two test data registers. A boundary scan register links all device signal pins into a single shift register. The test logic, implemented using static logic design, is independent of the device system logic. The MC68330 implementation provides the following capabilities:

- a. Perform boundary scan operations to test circuit-board electrical continuity
- b. Sample the MC68330 system pins during operation and transparently shift out the result in the boundary scan register
- c. Bypass the MC68330 for a given circuit-board test by effectively reducing the boundary scan register to a single cell
- d. Disable the output drive to pins during circuit-board testing

NOTE

Certain precautions must be observed to ensure that the IEEE 1149.1 test logic does not interfere with nontest operation. See 6.5 Non-IEEE 1149.1 Operation for details.

6.1 OVERVIEW

This section, which includes aspects of the IEEE 1149.1 implementation that are specific to the MC68330, is intended to be used with the supporting IEEE 1149.1 document. The discussion includes those items required by the proposed standard to be defined and, in certain cases, provides additional information specific to the MC68330 implementation. For internal details and applications of the standard, refer to the IEEE 1149.1 document.

An overview of the MC68330 implementation of IEEE 1149.1 is shown in Figure 6-1. The MC68330 implementation includes a 3-bit instruction register and two test registers: a 1-bit bypass register and a 108-bit boundary scan register. This implementation includes a dedicated TAP consisting of the following signals:

- TCK a test clock input to synchronize the test logic
- TMS a test mode select input (with an internal pullup resistor) that is sampled on the rising edge of TCK to sequence the test controller's state machine
- TDI a test data input (with an internal pullup resistor) that is sampled on the rising edge of TCK.
- TDO a three-state test data output that is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.




Figure 6-1. Test Access Port Block Diagram

6.2 BOUNDARY SCAN REGISTER

The MC68330 IEEE 1149.1 implementation has a 108-bit boundary scan register. This register contains cells for all device signal and clock pins and associated control signals. The XTAL and XFC pins are associated with analog signals and are not included in the boundary scan register.

All MC68330 bidirectional pins, except the open-drain I/O pins (HALT and RESET), have a single register bit in the boundary scan register for pin data. All bidirectional pins except HALT and RESET have an associated control bit in the boundary scan register.

To ensure proper operation, the open-drain pins require external pullups. Twenty-one bits in the boundary scan register define the output enable signal for associated groups of bidirectional and three-state pins. The 21 control bits and their bit positions are listed in Table 6-1.

Table 6-1. Boundary Scan Control Bits

Name	Bit Number	Name	Bit Number	Name	Bit Number
cs0.ctl	4	a27.ctl	68	irq7.ctl	95
ifetch.ctl	34	a26.ctl	70	irq6.ctl	97
modck.ctl	39	a25.ctl	72	irq5.ctl	99
a31.ctl	60	a24.ctl	74	irq4.ctl	101
a30.ctl	62	ab.ctl	78	irq3.ctl	103
a29.ctl	64	berr.ctl	79	irq2.ctl	105
a28.ctl	66	db.ctl	80	irq1.ctl	107

Boundary scan bit definitions are shown in Table 6-2. The first column in Table 6-2 defines the bit's ordinal position in the boundary scan register. The shift register cell nearest TDO (i.e., first to be shifted out) is defined as bit zero; the last bit to be shifted out is 107.

The second column references one of the five MC68330 cell types depicted in Figures 6-2-6-6, which describe the cell structure for that bit.

The third column lists the pin name for all pin-related cells or defines the name of bidirectional control register bits. The active level of the control bits (i.e., output driver on) is defined by the last digit of the cell type listed for each control bit. For example, the active-high level for ab.ctl (bit 78) is logic one since the cell type is IO.Ctl1. The active level for cs0.ctl (bit 4) is logic zero, since the cell type is IO.Ctl0. IO.Ctl0 (see Figure 6-5) differs from IO.Ctl1 (see Figure 6-4) by an inverter in the output enable path.

The fourth column lists the pin type: TS-Output indicates a three-state output pin, I/O indicates a bidirectional pin, and OD-I/O denotes an open-drain bidirectional pin. An open-drain output pin has two states: off (high impedance) and logic zero.

The last column indicates the associated boundary scan register control bit for bidirectional and three-state pins.

Bidirectional pins include a single scan cell for data (IO.Cell) as depicted in Figure 6-6. These cells are controlled by one of the two cells shown in Figures 6-4 and 6-5. One or more bidirectional data cells can be serially connected to a control cell as shown in Figure 6-7. Note that, when sampling the bidirectional data cells, the cell data can be interpreted only after examining the IO control cell to determine pin direction.

Table 6-2. Boundary Scan Bit Definitions

D:4	Call	Dim/Call	D:-	0454	ı	D:4	Call	Dim/Call	D:-	0454
Bit Num	Cell Type	Pin/Cell	Pin Type	Output CTL Cell		Bit Num	Cell Type	Pin/Cell	Pin	Output CTL Cell
-		Name			ŀ	-		Name	Type	
0	O.Latch	CS3	TS-Output	ab.ctl	ŀ	54	IO.cell	D11	1/0	db.ctl
1	O.Latch	CS2	TS-Output	ab.ctl	ŀ	55	IO.cell	D10	1/0	db.ctl
2	O.Latch	CS1	TS-Output	ab.ctl	ŀ	56	IO.cell	D9	I/O	db.ctl
3	IO.cell	CS0	I/O	cs0.ctl	ŀ	57	IO.cell	D8	I/O	db.ctl
4	IO.ctI0	cs0.ctl			ļ	58	IO.cell	A0	1/0*	ab.ctl
5	IO.cell	FC2	1/0*	ab.ctl	ŀ	59	IO.cell	A31	I/O	a31.ctl
6	IO.cell	FC1	I/O*	ab.ctl	ļ	60	IO.ctI0	a31.ctl		
7	IO.cell	FC0	I/O*	ab.ctl	ļ	61	IO.cell	A30	I/O	a30.ctl
8	IO.cell	A1	I/O*	ab.ctl	ļ	62	IO.ctI0	a30.ctl		
9	IO.cell	A2	I/O*	ab.ctl	ļ	63	IO.cell	A29	I/O	a29.ctl
10	IO.cell	A3	I/O*	ab.ctl	ļ	64	IO.ctI0	a29.ctl		
11	IO.cell	A4	I/O*	ab.ctl		65	IO.cell	A28	I/O	a28.ctl
12	IO.cell	A5	I/O*	ab.ctl		66	IO.ctI0	a28.ctl		
13	IO.cell	A6	I/O*	ab.ctl		67	IO.cell	A27	I/O	a27.ctl
14	IO.cell	A7	I/O*	ab.ctl		68	IO.ctI0	a27.ctl		
15	IO.cell	A8	I/O*	ab.ctl		69	IO.cell	A26	I/O	a26.ctl
16	IO.cell	A9	I/O*	ab.ctl		70	IO.ctI0	a26.ctl	_	_
17	IO.cell	A10	I/O*	ab.ctl	l	71	IO.cell	A25	I/O	a25.ctl
18	IO.cell	A11	I/O*	ab.ctl		72	IO.ctI0	a25.ctl	_	_
19	IO.cell	A12	I/O*	ab.ctl		73	IO.cell	A24	I/O	a24.ctl
20	IO.cell	A13	I/O*	ab.ctl	ĺ	74	IO.ctI0	a24.ctl	_	_
21	IO.cell	A14	I/O*	ab.ctl	ĺ	75	O.Latch	LWE	TS-Output	ab.ctl
22	IO.cell	A15	I/O*	ab.ctl	Ì	76	O.Latch	UWE	TS-Output	ab.ctl
23	IO.cell	A16	I/O*	ab.ctl	Ì	77	IO.cell	RMC	I/O*	ab.ctl
24	IO.cell	A17	I/O*	ab.ctl	Ì	78	IO.ctl1	ab.ctl	_	_
25	IO.cell	A18	I/O*	ab.ctl	l	79	IO.ctI0	berr.ctl	_	_
26	IO.cell	A19	I/O*	ab.ctl	İ	80	IO.ctl1	db.ctl	_	_
27	IO.cell	A20	I/O*	ab.ctl	Ì	81	IO.cell	D7	I/O	db.ctl
28	IO.cell	A21	I/O*	ab.ctl	l	82	IO.cell	D6	I/O	db.ctl
29	IO.cell	A22	I/O*	ab.ctl	İ	83	IO.cell	D5	I/O	db.ctl
30	IO.cell	A23	I/O*	ab.ctl	l	84	IO.cell	D4	I/O	db.ctl
31	O.Latch	FREEZE	Output		l	85	IO.cell	D3	1/0	db.ctl
32	I.Pin	BKPT	Input	_	İ	86	IO.cell	D2	1/0	db.ctl
33	IO.cell	IFETCH	I/O*	ifetch.ctl	l	87	IO.cell	D1	1/0	db.ctl
34	IO.ctI0	ifetch.ctl	- 1/ 0		l	88	IO.cell	D0	1/0	db.ctl
35	O.Latch	IPIPE	Output	_	İ	89	IO.cell	DSACK0	I/O**	berr.ctl
36	I.Pin	EXTAL	Input	_		90	IO.cell	DSACK1	I/O**	berr.ctl
37	O.Latch	CLKOUT	Output	_	l	91	I.Pin	BR	Input	
38	IO.cell	MODCK	I/O	modck.ctl	l	92	O.Latch	BG	Output	
39	IO.ctI0	modck.ctl	1/0		ŀ	93	I.Pin	BGACK	Input	
40	O.Latch	RESET	OD-I/O		ŀ	94	IO.cell	IRQ7	I/O	irq7.ctl
41	I.Pin	RESET	OD-1/O		ŀ	95	IO.ctI0	irq7.ctl		
42	O.Latch	HALT	OD-1/O		l	96	IO.cell	IRQ6	I/O	irq6.ctl
43	I.Pin	HALT	OD-1/O		ŀ	97	IO.ctI0			1140.011
44			I/O**	horr of	ŀ	98		irq6.ctl		ira5 otl
$\overline{}$	IO.cell	BERR	r	berr.ctl	ŀ		IO.cell	IRQ5	I/O	irq5.ctl
45	IO.cell	DS A.C.	1/0*	ab.ctl	ŀ	99	IO.ctI0	irq5.ctl		
46	IO.cell	AS	I/O* I/O*	ab.ctl	l	100	IO.cell	IRQ4	I/O	irq4.ctl
47	IO.cell	R/W		ab.ctl		101	IO.ctI0	irq4.ctl		:
48	IO.cell	SIZ0	1/0*	ab.ctl		102	IO.cell	IRQ3	I/O	irq3.ctl
49	IO.cell	SIZ1	1/0*	ab.ctl	l	103	IO.ctI0	irq3.ctl		
50	IO.cell	D15	1/0	db.ctl		104	IO.cell	IRQ2	I/O	irq2.ctl
51	IO.cell	D14	I/O	db.ctl	l	105	IO.ctI0	irq2.ctl		
52	IO.cell	D13	I/O	db.ctl		106	IO.cell	IRQ1	I/O	irq1.ctl
53	IO.cell	D12	I/O	db.ctl	l	107	IO.ctI0	irq1.ctl	<u> </u>	
NIC AT C	· Ibo indico	tod nine ore	implemented	dittoronthy the	n -	40tin 00	1 .n +ha aian	al datinitian	docorintion.	

NOTE: The indicated pins are implemented differently than defined in the signal definition description:

* Input during Motorola factory test

** Output during Motorola factory test




Figure 6-2. Output Latch Cell (O.Latch)




Figure 6-3. Input Pin Cell (I.Pin)




Figure 6-4. Active-High Output Control Cell (IO.Ctl1)




Figure 6-5. Active-Low Output Control Cell (IO.Ctl0)





Figure 6-6. Bidirectional Data Cell (IO.Cell)



NOTE: More than one IO.Cell could be serially connected and controlled by a single IO.Ctlx cell.

Figure 6-7. General Arrangement for Bidirectional Pins

6.3 INSTRUCTION REGISTER

The MC68330 IEEE 1149.1 implementation includes the three mandatory public instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS), but does not support any of the optional public instructions defined by IEEE 1149.1. One additional public instruction (HI-Z) provides the capability for disabling all device output drivers. The MC68330 includes a 3-bit instruction register without parity, consisting of a shift register with three parallel outputs. Data is transferred from the shift register to the parallel outputs during the update-IR controller state. The three bits are used to decode the four unique instructions listed in Table 6-3.

The parallel output of the instruction register is reset to all ones in the test-logic-reset controller state. Note that this preset state is equivalent to the BYPASS instruction.

	Code		Instruction
B 2	B 1	B 0	instruction
0	0	0	EXTEST
0	0	1	SAMPLE/PRELOAD
X	1	Х	BYPASS
1	0	0	HI-Z
1	0	1	BYPASS

Table 6-3. Instructions

During the capture-IR controller state, the parallel inputs to the instruction shift register are loaded with the standard 2-bit binary value (01) into the two least significant bits and the loss-of-crystal (LOC) status signal into bit 2. The parallel outputs, however, remain unchanged by this action since an update-IR signal is required to modify them.

The LOC status bit of the instruction register indicates whether an internal clock is detected when operating with a crystal clock source. The LOC bit is clear when a clock is detected and set when it is not. The LOC bit is always clear when an external clock is used. The LOC bit can be used to detect faulty connectivity when a crystal is used to clock the device.

6.3.1 EXTEST (000)

The external test (EXTEST) instruction selects the 108-bit boundary scan register. EXTEST asserts internal reset for the MC68330 system logic to force a predictable benign internal state while performing external boundary scan operations.

By using the TAP, the register is capable of a) scanning user-defined values into the output buffers, b) capturing values presented to input pins, c) controlling the direction of bidirectional pins, and d) controlling the output drive of three-state output pins.

6.3.2 SAMPLE/PRELOAD (001)

The SAMPLE/PRELOAD instruction selects the 108-bit boundary scan register, and provides two separate functions. First, it provides a means to obtain a snapshot of system data and control signals. The snapshot occurs on the rising edge of TCK in the capture-

DR controller state. The data can be observed by shifting it transparently through the boundary scan register.

NOTE

Since there is no internal synchronization between the IEEE 1149.1 clock (TCK) and the system clock (CLKOUT), the user must provide some form of external synchronization to achieve meaningful results.

The second function of SAMPLE/PRELOAD is to initialize the boundary scan register output cells prior to selection of EXTEST. This initialization ensures that known data will appear on the outputs when entering the EXTEST instruction.

6.3.3 BYPASS (X1X, 101)

The BYPASS instruction selects the single-bit bypass register as shown in Figure 6-8. This creates a shift-register path from TDI to the bypass register and, finally, to TDO, circumventing the 108-bit boundary scan register. This instruction is used to enhance test efficiency when a component other than the MC68330 becomes the device under test.




Figure 6-8. Bypass Register

When the bypass register is selected by the current instruction, the shift-register stage is set to a logic zero on the rising edge of TCK in the capture-DR controller state. Therefore, the first bit to be shifted out after selecting the bypass register will always be a logic zero.

6.3.4 HI-Z (100)

The HI-Z instruction is not included in the IEEE 1149.1 standard. It is provided as a manufacturer's optional public instruction to prevent having to backdrive the output pins during circuit-board testing. When HI-Z is invoked, all output drivers, including the two-state drivers, are turned off (i.e., high impedance). The instruction selects the bypass register.

6.4 MC68330 RESTRICTIONS

The control afforded by the output enable signals using the boundary scan register and the EXTEST instruction requires a compatible circuit-board test environment to avoid device-destructive configurations. The user must avoid situations in which the MC68330 output drivers are enabled into actively driven networks. Overdriving the TDO driver when it is active is not recommended.

The MC68330 includes on-chip circuitry to detect the initial application of power to the device. Power-on reset (POR), the output of this circuitry, is used to reset both the system and IEEE 1149.1 logic. The purpose for applying POR to the IEEE 1149.1 circuitry is to avoid the possibility of bus contention during power-on. The time required to complete device power-on is power-supply dependent. However, the IEEE 1149.1 TAP controller remains in the test-logic-reset state while POR is asserted. The TAP controller does not respond to user commands until POR is negated.

The MC68330 features a low-power stop mode, which is invoked using a CPU instruction called LPSTOP. The interaction of the IEEE 1149.1 interface with low-power stop mode is as follows:

- 1. Leaving the TAP controller test-logic-reset state negates the ability to achieve minimal power consumption, but does not otherwise affect device functionality.
- 2. The TCK input is not blocked in low-power stop mode. To consume minimal power, the TCK input should be externally connected to VCC or ground.
- 3. The TMS and TDI pins include on-chip pullup resistors. In low-power stop mode, these two pins should remain either unconnected or connected to VCC to achieve minimal power consumption.

6.5 NON-IEEE 1149.1 OPERATION

In non-IEEE 1149.1 operation, there are two constraints. First, the TCK input does not include an internal pullup resistor and should be pulled up externally to preclude midlevel inputs. The second constraint is to ensure that the IEEE 1149.1 test logic is kept transparent to the system logic by forcing the TAP controller into the test-logic-reset state, using either of two methods. During power-up, POR forces the TAP controller into this state. Alternatively, sampling TMS as a logic one for five consecutive TCK rising edges also forces the TAP controller into this state. If TMS either remains unconnected or is connected to VCC, then the TAP controller cannot leave the test-logic-reset state, regardless of the state of TCK.

SECTION 7 APPLICATIONS

This section provides guidelines for using the MC68330. Included in this section are a discussion of the requirements for a minimum system configuration, sample initialization sequences for system startup, and interfacing to memory.

7.1 MINIMUM SYSTEM CONFIGURATION

One of the powerful features of the MC68330 is the small number of external components needed to create an entire system. The information contained in the following paragraphs details a simple high-performance MC68330 system (see Figure 7-1). This system configuration features the following hardware:

- Processor Clock Circuitry
- Reset Circuitry
- SRAM Interface
- ROM Interface
- Serial Interface




Figure 7-1. Minimum System Configuration Block Diagram

7.1.1 Processor Clock Circuitry

The MC68330 has an on-chip clock synthesizer that can operate from an on-chip phase-locked loop (PLL) and a voltage-controlled oscillator (VCO). The clock synthesizer uses an external crystal connected between the EXTAL and XTAL pins as a reference frequency source. Figure 7-2 shows a typical circuit using an inexpensive 32.768-kHz watch crystal. The 20-M resistor connected between the EXTAL and XTAL pins provides

biasing for a faster oscillator startup time. The crystal manufacturer's documentation should be consulted for specific recommendations on external component values.





Figure 7-2. Sample Crystal Circuit

A separate power pin (VCCSYN) is used to allow the clock circuits to operate with the rest of the device powered down and to provide increased noise immunity for the clock circuits. The source for VCCSYN should be a quiet power supply, and external bypass capacitors (see Figure 7-3) should be placed as close as possible to the VCCSYN pin to ensure a stable operating frequency.



NOTE 1: Must be a low leakage capacitor.

Figure 7-3. XFC and VCCSYN Capacitor Connections

Additionally, the PLL requires that an external low-leakage filter capacitor, typically in the range of 0.01 to 0.1 μ F, be connected between the XFC and VCCSYN pins. The XFC capacitor should provide 50 M Ω insulation, and should not be electrolytic. Smaller values of the external filter capacitor provide a faster response time for the PLL, and larger values provide greater frequency stability. Figure 7-3 depicts examples of both an external filter capacitor and bypass capacitors for VCCSYN.

7.1.2 Reset Circuitry

Because it is optional, reset circuitry is not shown in Figure 7-1. The MC68330 holds itself in reset after power-up and asserts RESET to the rest of the system. If an external

reset push button switch is desired, an external reset circuit is easily constructed by using open-collector cross-coupled NAND gates to debounce the output from the switch.

7.1.3 SRAM Interface

The SRAM interface is very simple when the programmable chip selects are used. External circuitry to decode address information and circuitry to return data and size acknowledge (DSACK) is not required.




Figure 7-4. SRAM Interface

The SRAM interface shown in Figure 7-4 is a two-clock interface at 16.78-MHz operating frequency. The MCM6206-30 memories provide an access time of 12.5 ns when the E input is low. If buffers are required to reduce signal loading or if slower and less expensive memories are desired, a three-clock cycle can be used. In the circuit shown in Figure 7-4, additional memories can be used provided that the MC68330 specification for load capacitance on the chip-select (CS) signal is not exceeded. (Address buffers may be needed, however.)

7.1.4 ROM Interface

Using the programmable chip selects creates a very straightforward ROM interface. As shown in Figure 7-5, no external circuitry is needed. Care must be used, however, not to overload the address bus. Address buffers may be required to ensure that the total system input capacitance on the address signals does not exceed the C₁ specification.




Figure 7-5. EPROM Interface

7.1.5 Serial Interface

The necessary circuitry to create an RS-232 interface with the MC68330 includes an external crystal, a dual asynchronous receiver/transmitter (DUART), a dual D-type flip-flop, and an RS-232 receiver/driver (see Figure 7-6). The resistor and capacitor values shown are typical; the crystal manufacturer's documentation should be consulted for specific recommendations on external component values. The circuit shown does not include modem support (ready to send (RTS) and clear to send (CTS) are not shown); however, these signals can be connected to the receiver/driver and to the connector in a similar manner as the connections for TxD and RxD.




Figure 7-6. Serial Interface

7.2 MC68330 INITIALIZATION SEQUENCE

The following paragraphs discuss a suggested method for initializing the MC68330 after power-up.

7.2.1 Startup

RESET is asserted by the MC68330 during the time in which VCC is ramping up, the VCO is locking onto the frequency, and the MC68330 is going through the reset operation. After RESET is negated, four bus cycles are run, with CS0 being asserted to fetch the 32-bit program counter (PC) and the 32-bit stack pointer (SP) from the boot ROM. Until programmed differently, CS0 is a 16-bit-wide, three-wait-state chip select.

After the PC and the SP are fetched, the following programming steps should be followed:

- Initialize and set the valid bit in the module base address register (CPU space address \$0003FF00) with the desired base address for the SIM registers.
- Initialize and set the valid bits in the necessary chip-select base address and address mask registers. Following this step, other system resources requiring the CSx signals can be accessed. Care must be exercised when changing the address for CS0. The address of the instruction following the MOVE instruction to the CS0 base address register must match the value of the PC at that time.

7.2.2 SIM Module Configuration

The order of the following SIM register initializations is not important; however, time can be saved by initializing the clock synthesizer control register first to quickly increase to the desired processor operating frequency. The module base address register must be initialized prior to any of following steps.

Clock Synthesizer Control Register (SYNCR)

- Set frequency control bits (W, X, Y) to specify frequency.
- Select action taken during loss of crystal (RSTEN bit): activate a system reset or operate in limp mode.
- Select system clock and CLKOUT during LPSTOP (STSIM and STEXT bits).

Module Configuration Register (MCR)

- If using the software watchdog and/or the periodic interrupt timer, select action taken when FREEZE is asserted (FRZ bits).
- Select whether CS0 will be disabled and this bit function as an autovector input (AVEC), or CS0 will be enabled.
- Select the show cycle action (SHEN bits).
- Select the access privilege for the supervisor/user registers (SUPV bit).
- Select the interrupt arbitration level for the SIM (IARB bits).

Autovector Register (AVR)

• Select the desired external interrupt levels for internal autovectoring.

System Protection Control Register (SYPCR) (Note that this register can only be written once after reset.)

• Enable the software watchdog, if desired (SWE bit).

- If the watchdog is enabled, select whether a system reset or a level 7 interrupt is desired at timeout (SWRI bit).
- If the watchdog is enabled, select the timeout period (SWT bits).
- Enable the double bus fault monitor, if desired (DBF bit).
- Enable the external bus monitor, if desired (BME bit).
- Select timeout period for bus monitor (BMT bits).

Software Watchdog Interrupt Vector Register (SWIV)

• If using the software watchdog, program the vector number for a software watchdog interrupt.

Periodic Interrupt Timer Register (PITR)

- If using the software watchdog, select whether or not to prescale (SWP bit).
- If using the periodic interrupt timer, select whether or not to prescale (PTP bit).
- Program the count value for the periodic timer, or program a zero value to turn off the periodic timer (PITR bits).

Periodic Interrupt Control Register (PICR)

- If using the periodic timer, program the desired interrupt level for the periodic interrupt timer (PIRQL bits).
- If using the periodic timer, program the vector number for a periodic timer interrupt.

Port A and B Registers

- Program the desired function of the port A signals (PPARA1 and PPARA2 registers).
- Program the desired function of the port B signals (PPARB register).

7.3 MEMORY INTERFACE INFORMATION

The following paragraphs contain information on using an 8-bit boot ROM, performing access time calculations, calculating frequency-adjusted outputs, and interfacing an 8-bit device to 16-bit memory using single-address mode.

7.3.1 Using an 8-Bit Boot ROM

Upon power-up, the MC68330 uses CS0 to begin operation. CS0 is a three-wait-state, 16-bit chip select until programmed otherwise. If an 8-bit ROM is desired, external circuitry can be added to return an 8-bit DSACK in two wait states (see Figure 7-7).




Figure 7-7. External Circuitry for 8-Bit Boot ROM

The `393 is a falling edge triggered counter; thus, CS0 is stable during the time in which it is being clocked. CS0 acts as the asynchronous reset — i.e., when it is asserted, the `393 is allowed to count. The falling edge of S2 provides the first counting edge. Q1 does not transition on this falling edge, but transitions to a logic one on the subsequent edge. DSACK0 is Q1 inverted; thus, on the next falling edge, DSACK0 is seen as asserted, indicating an 8-bit port. When CS0 is negated, Q1 is again held in reset and DSACK0 is negated. The timing diagram in Figure 7-8 illustrates this operation.




Figure 7-8. 8-Bit Boot ROM Timing

7.3.2 Access Time Calculations

The two time paths that are critical in an MC68330 application using the CS signals are shown in Figure 7-9. The first path is the time from adddress valid to when data must be available to the processor; the second path is the time from CS asserted to when data must be available to the processor.




Figure 7-9. Access Time Computation Diagram

As shown in the diagram, an equation for the address access time, tADV, can be developed as follows:

$$t_{ADV} = T(N - \frac{1}{2}) - t_6 - t_{27}$$

where:

T = system clock period

N = number of clocks per access

t6 = CLKOUT high to address valid = 30 ns maximum at 16.78 MHz

t₂₇ = data-in valid to CLKOUT low setup = 5 ns minimum at 16.78 MHz

An equation for the chip select access time, tCSDV, can be developed as follows:

$$tCSDV = T(N-1) - t9 - t27$$

where:

T = system clock period

N = number of clocks per access

tg = CLKOUT low to CS asserted = 30 ns maximum at 16.78 MHz

t₂₇ = data-in valid to CLKOUT low setup = 5 ns minimum at 16.78 MHz

Using these equations, the memory access times at 16.78 MHz are shown in Table 7-1.

Table 7-1. Memory Access Times at 16.78 MHz

	N=2	N = 3	N = 4	N = 5	N = 6
tADV	55 ns	115 ns	175 ns	235 ns	295 ns
tCSDV	25 ns	85 ns	145 ns	205 ns	265 ns

The values can be used to determine how many clock cycles an access will take, given the access time of the memory devices and any delays through buffers or external logic that may be needed.

7.3.3 Calculating Frequency-Adjusted Output

The general relationship between the CLKOUT and most input and output signals is shown in Figure 7-10. Most outputs transition off of a falling edge of CLKOUT, but the same principle applies to those outputs that transition off of a rising edge.




Figure 7-10. Signal Relationships to CLKOUT

For outputs that are referenced to a clock edge, the propagation delay (t_d) does not change as the frequency changes. For instance, specification 6 in the electrical characteristics, shown in MC68330/D, *MC68330 Technical Summary*, shows that address, function code, and size information is valid 3 to 30 ns after the rising edge of S0. This specification does not change even if the device frequency is less than 16.78 MHz. Additionally, the relationship between the asynchronous inputs and the clock edge, as shown in Figure 7-10, does not change as frequency changes.

A second type of specification indicates the minimum amount of time a signal will be asserted. This type of specification is illustrated in Figure 7-11.




Figure 7-11. Signal Width Specifications

The method for calculating a frequency-adjusted t_W is as follows:

$$t_{W'} = t_{W} + N \left(\frac{Tf'}{2} - \frac{Tf}{2} \right) + \left(\frac{Tf'}{2} - t_{d} \right)$$

where:

 t_{W}^{\prime} = the frequency-adjusted signal width

 t_W = the signal width at 16.78 MHz

N = the number of full one-half clock periods in t_W

 $\frac{Tf'}{2}$ = one-half the new clock period

 $\frac{\text{Tf}}{2}$ = one-half the clock period at full speed

td = the propagation time from the clock edge

The following calculation uses a 16.78-MHz part, specification 14, AS width asserted, at 12.5 MHz as an example:

$$t_W = 100 \text{ ns}$$

$$N = 3$$

$$\frac{\text{Tf'}}{2} = \frac{80}{2} = 40 \text{ ns}$$

$$\frac{\text{Tf}}{\text{Tf}} = \frac{60}{100} = 30 \text{ ns}$$

2 2

 $t_d = 30 \text{ ns maximum}$

therefore:

$$t_W' = 100 + 3(40 - 30) + (40 - 30) = 140 \text{ ns}$$

The third type of specification used is a skew between two outputs, as shown in Figure 7-12.




Figure 7-12. Skew between Two Outputs

The method for calculating a frequency-adjusted t_S is as follows:

$$t_{S'} = t_{S} + N \left(\frac{Tf'}{2} - \frac{Tf}{2} \right) + \left(\frac{Tf'}{2} - t_{d1} \right)$$

where:

ts' = the frequency-adjusted skew

ts = the skew at full speed

N =the number of full one-half clock periods in t_S , if any

 $\frac{Tf'}{2}$ = one-half the new clock period

 $\frac{\text{Tf}}{2}$ = one-half the clock period at full speed

 t_{d1} = the propagation time for the first output from the clock edge

The following calculation uses a 16.78-MHz part, specification 21, R/W high to AS asserted, at 8 MHz as an example:

 $t_S = 15 \text{ ns minimum}$

N = 0

$$\frac{Tf'}{2} = \frac{125}{2} = 62.5 \text{ ns}$$

$$\frac{\text{Tf}}{2} = \frac{60}{2} = 30 \text{ ns}$$

 $t_{d1} = 30 \text{ ns maximum}$

therefore:

 $t_{S}' = 15 + 0(62.5 - 30) + (62.5 - 30) = 47.5 \text{ ns minimum}$

In this manner, new specifications for lower frequencies can be derived for an MC68330.

SECTION 8 ELECTRICAL CHARACTERISTICS

This section contains information on the maximum ratings and thermal characteristics of the MC68330. Detailed information on power considerations, DC electrical characteristics, and AC timing specifications is provided in MC68330/D, *MC68330 Technical Summary*.

8.1 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to + 7.0	V
Input Voltage	V _{in}	-0.3 to + 7.0	V
Operating Temperature Range	T _A	0 to 70	သ
Storage Temperature Range	T _{stg}	-55 to 150	$^{\circ}$

of the device may not operate normally while being exposed to the electrical extremes. This device contains circuitry to protect against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this highimpedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either

GND or VCC).

The following ratings define a range of conditions in which the device will operate without being damaged. However, sections

8.2 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance - Junction to Ambient			°C/W
Plastic 132-Pin PQFP	θ_{JA}	42	


SECTION 9 ORDERING INFORMATION AND MECHANICAL DATA


This section contains the pin assignments and package dimensions of the MC68330. In addition, detailed information is provided to be used as a guide when ordering.

9.1 STANDARD MC68330 ORDERING INFORMATION

Package Type	Frequency (MHz)	Temperature	Order Number
Plastic Quad Flat Pack FC Suffix	16.78	0°C to + 70°C	MC68330FC16

9.2 PIN ASSIGNMENT 132-LEAD QUAD FLAT PACK (FC SUFFIX)





9.3 VCC AND GND FUNCTIONAL GROUPS

The V_CC and GND pins are separated into groups to help electrically isolate the different functions of the MC68330. These groups are shown in the following table.

Pin Group	VCC	GND
Address Bus, Function Codes	1, 49, 50, 63, 72, 84	2, 51, 52, 53, 54, 62, 70, 80, 81, 82, 83
Data Bus	14, 15, 16, 17, 117, 118, 119, 120	18, 19, 115, 116
RMC, R/W, SIZx, DS, AS, BG, HALT, RESET, CLKOUT, MODCK, IPIPE, IFETCH, FREEZE, CSx, IRQx, UWE, LWE, TDO, Internal Logic	9, 35, 37, 93	8, 33, 41, 92
Oscillator	39	_
Internal Only	108	71, 128


9.4 ALPHABETIZED SIGNAL LIST

The following list contains alphabetized signal names with associated PQFP pins.

Signal Name	PQFP Pin	Signal Name	PQFP Pin	Signal Name	PQFP Pin	Signal Name	PQFP Pin
A0	7	BERR	29	FREEZE	45	MODCK	32
A1	79	BG	106	GND	2	R/W	26
A2	78	BGACK	105	GND	8	RESET	31
A3	77	BKPT	44	GND	18	RMC	125
A4	76	BR	107	GND	19	SIZ0	25
A5	75	CLKOUT	34	GND	33	SIZ1	24
A6	74	CS0	88	GND	41	TCK	97
A7	73	CS1	89	GND	51	TDI	95
A8	69	CS2	90	GND	52	TDO	94
A9	68	CS3	91	GND	53	TMS	96
A10	67	D0	111	GND	54	UWE	126
A11	66	D1	112	GND	62	VCC	1
A12	65	D2	113	GND	70	Vcc	9
A13	64	D3	114	GND	71	VCC	14
A14	61	D4	121	GND	80	VCC	15
A15	60	D5	122	GND	81	VCC	16
A16	59	D6	123	GND	82	VCC	17
A17	58	D7	124	GND	83	VCC	35
A18	57	D8	10	GND	92	VCC	37
A19	56	D9	11	GND	115	VCC	49
A20	55	D10	12	GND	116	VCC	50
A21	48	D11	13	GND	128	VCC	63
A22	47	D12	20	HALT	30	VCC	72
A23	46	D13	21	IFETCH	43	Vcc	84
A24	129	D14	22	IPIPE	42	Vcc	93
A25	130	D15	23	IRQ1	98	VCC	108
A26	131	DS	28	IRQ2	99	VCC	117
A27	132	DSACK0	110	IRQ3	100	VCC	118
A28	3	DSACK1	109	IRQ4	101	Vcc	119
A29	4	EXTAL	38	IRQ5	102	Vcc	120
A30	5	FC0	85	IRQ6	103	VCCSYN	39
A31	6	FC1	86	IRQ7	104	XFC	36
AS	27	FC2	87	LWE	127	XTAL	40

9.5 PACKAGE DIMENSIONS

FC Suffix



	MILLIM	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	24.06	24.20	0.947	0.953		
В	24.06	24.20	0.947	0.953		
С	4.07	4.57	0.160	0.180		
D	0.21	0.30	0.008	0.012		
G	0.64	BSC	0.025 BSC			
Н	0.51	1.01	0.020	0.040		
J	0.16	0.20	0.006	0.008		
K	0.51	0.76	0.020	0.030		
М	0°	8°	0°	8°		
N	27.88	28.01	1.097	1.103		
R	27.88	28.01	1.097	1.103		
S	27.31	27.55	1.075	1.085		
V	27.31	27.55	1.075	1.085		

NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCHES
- 3. DIM A, B, N, AND R DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION FOR DIMENSIONS A AND B IS 0.25 (0.010), FOR DIMENSIONS N AND R IS 0.18 (0.007).
- 4. DATUM PLÂNE -W- IS LOCATED AT THE UNDERSIDE OF LEADS WHERE LEADS EXIT PACKAGE BODY.
- 5. DATUMS X-Y AND Z TO BE DETERMINED WHERE CENTER LEADS EXIT PACKAGE BODY AT DATUM -W-.
- 6. DIM S AND V TO BE DETERMINED AT SEATING PLANE, DATUM -T-.
- 7. DIM A, B, N AND R TO BE DETERMINED AT DATUM PLANE -W-.