

Intel®Atom™ Processor C3000 Product Family

Integrated 10 GbE LAN Controller Programmer's Reference Manual (PRM)

November 2020

Document # 338653-003 Revision 1.8

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

This document (and any related software) is Intel copyrighted material, and your use is governed by the express license under which it is provided to you. Unless the license provides otherwise, you may not use, modify, copy, publish, distribute, disclose or transmit this document (and related materials) without Intel's prior written permission. This document (and related materials) is provided as is, with no express or implied warranties, other than those that are expressly stated in the license.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

The products and services described may contain defects or errors which may cause deviations from published specifications.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

Other names and brands may be claimed as the property of others.

© 2020 Intel Corporation.

Revision History

Contents

 9.6

NOTE: This page intentionally left blank.

1.0 Introduction

1.1 Scope

This document describes the external architecture for Intel[®] Ethernet Connection X553, a dual-port 10 GbE LAN controller integrated into the Intel® Atom™ Processor C3000 Product Family.

It is intended as a reference for logical design group, architecture validation, firmware development, software device driver developers, board designers, test engineers, or anyone else who might need specific technical or programming information about the integrated 10 GbE LAN controller.

1.2 Product Overview

The integrated 10 GbE LAN controller contains four independent 10 GbE Media Access Control (MACs) that support an XGMII-like interface link to the following integrated Physical Layer (PHY) device interfaces (see [Figure](#page-18-3) 1.1). Two integrated I/O interface blocks are associated with two 10 GbE ports.

Note: The integrated 10 GbE LAN controller only has one SMBus/NC-SI bus associated with all GbE ports. These sideband buses can be used at the same time.

Figure 1.1. Integrated 10 GbE LAN Controller Block Diagram

1.3 Supported Modes of Operation

The integrated 10 GbE LAN controller LAN controllers support speeds of 10 GbE, 2.5 GbE¹ and 1 GbE.

There are two integrated 10 GbE LAN controllers (LAN0 and LAN1) with two ports each, providing a total of four ports.

For each port, there are options to use internal PHYs supporting:

- 10GBASE-KR
- SFI
- 1000BASE-KX
- 2500BASE-X

There are also options to connect to external PHYs via:

- 10GBASE-KR
- 1000-BASE-X
- SGMII is supported for full duplex 10 Mb/s, 100 Mb/s and 1 GbE

Each integrated I/O interface block provides the following physical interfaces and electrical modes:

- KR PHY supports:
	- 10GBASE-KR for GbE backplane applications (IEEE802.3 clause 72)
	- 10GBASE-KR FEC (IEEE 802.3 Clause 74)
	- 1000BASE-KX for GbE backplane applications (IEEE802.3 clause 70)
	- Auto-negotiation for backplane Ethernet (IEEE 802.3 Clause 73)
	- SFI compatible interface to SFP+
	- $-$ 10GBASE-KR to Inphi* CS4227/CS4223 re-driver PHY to SFP+²
	- $-$ 10GBASE-T PHY (Intel® X557-AT/AT2/AT4 10 GbE PHY)

No support for the following in any configuration:

- 1000BASE-T SFP modules
- Half duplex operation (10 Mb/s, 100 Mb/s, 1 GbE, 2.5 GbE or 10 GbE)

^{1.} Auto-negotiate is not supported in 2.5 GbE. Auto-negotiate is supported in all other modes.

^{2.} An Inphi* CS4227 re-driver PHY between the integrated 10 GbE LAN controller and the SFP+ module would be used to create longer channels allowing the SFP+ cage to be further away from the integrated 10 GbE LAN controller. See Table 1-1, "Supported System Configurations" on page 21 for supported options.

Table 1-1 lists all the supported system configurations, operating modes, and link partners for the integrated 10 GbE LAN controller. Selecting the desired PHY and system configuration is determined at power on through the use of the shared SPI Flash configuration.

Table 1-1. Supported System Configurations

1. 2500BASE-X is not an IEEE standard.

2. No support for half duplex.

1.4 Features and Signal Descriptions

Refer to the *Intel® Atom™ Processor C3000 Product Family External Design Specification (EDS)*, Volume 1, for more details.

Note: The SFI interface is a limited voltage swing interface used for chip-to-chip communication. Refer to the *Intel® Atom™ Processor C3000 Product Family Platform Design Guide (PDG)* for more details.

NOTE: This page intentionally left blank.

2.0 Interconnects

2.1 Host Primary Interface

The integrated 10 GbE LAN controller communicates with the host CPUs and host memories over an integrated I/O interface. This interface is an Intel standard bus defined for SoCs and replaces the PCIe interface and functionality of the discrete LAN controller.

2.1.1 Host Interface Architecture, Transaction and Link Layer Properties

- All PCI functions are native PCIe functions
- Credit-based flow control
- Packet sizes/formats:
	- Maximum upstream (write) payload size of 256 bytes
		- Communicated as 128 bytes in PCIe registers
	- Maximum downstream (read) payload size of 256 bytes
		- Communicated as 128 bytes in PCIe registers
- Reset/initialization:
	- Credit negotiation performed by hardware
- Transaction layer mechanisms
	- 64-bit memory address spaces
	- Removal of I/O BAR (optional)
	- Relaxed ordering
	- Flow control update time out mechanism
	- ID-based ordering (IDO)
	- Function-Level Reset (FLR)
	- TLP Processing Hints (TPH)
	- Reliability
		- Advanced Error Reporting (AER)
- Power management
	- Wake capability
	- Latency Tolerance Reporting (LTR)
- DFT and DFM support for high-volume manufacturing
- The integrated 10 GbE LAN controller supports the following extended capabilities:
	- Device Serial Number
	- Alternative RID Interpretation (ARI)

- Single Root I/O Virtualization (SR-IOV)
- TPH Requester
- Access Control Services (ACS)
- Software configuration mechanism:
	- Uses PCI configuration and bus enumeration model
	- PCIe-specific configuration registers mapped via PCI extended capability mechanism

2.1.2 PCIe Transaction Layer

2.1.2.1 Transaction Types Accepted by the Integrated 10 GbE LAN Controller

Table 2.1 lists the transactions accepted by the device and their attributes.

2.1.2.1.1 Size of Target Accesses

2.1.2.1.1.1 Memory accesses

Rules for accesses to the CSR space (both memory BAR and MSI-X BAR):

- Write accesses
	- Zero-length writes have no internal impact (nothing written, no effect such as clear-by-write). The transaction is treated as a successful operation (no error event).
- CSR writes are 32-bit or 64-bit only. Larger or partial CSR writes are handled as completer abort data is dropped and an error is generated per PCIe rules read accesses
	- Partial reads with at least one byte disabled are handled as a full read. Any side effect of the full read (such as clear by read) is also applicable to partial reads. The completion on PCIe follows the specification rules regarding the number of bytes reported in the completion.
	- Zero-length reads generate a completion, but the register is not accessed and undefined data is returned.
	- CSR reads are 32-bit or 64-bit only. Larger CSR read requests are handled as completer abort the completion includes a CA status and an error is generated per PCIe rules.
	- Some 64-bit reads are handled atomically (such as not interleaved with any other requests). This applies mainly to reading counters, where all 64 bits need to be read simultaneously. Such registers are explicitly marked in their description.

Rules for accessing the Flash space in the memory BAR or the expansion ROM BAR:

- Read accesses
	- Reads to Flash are 32-bit wide
	- Partial reads with at least one byte disabled are handled internally as a full read. That is, any side effect of the full read (such as clear by read) is also applicable to partial reads. The completion on PCIe follows the specification rules regarding the number of bytes reported in the completion
	- Larger CSR read requests are handled as completer abort the completion includes a CA status and an error is generated per PCIe rules

2.1.2.1.1.2 I/O accesses

Rules for accesses to the I/O BAR:

- Write accesses
	- Write accesses are 32-bit wide
	- Zero-length writes have no internal impact (nothing written, no effect such as clear-by-write). The transaction is treated as a successful operation (no error event).
	- Other accesses (partial writes, larger writes) are handled as completer abort data is dropped and an error is generated per PCIe rules
- Read accesses
	- Reads to the I/O BAR are 32-bit wide
	- Partial reads with at least one byte disabled are handled internally as a full read. That is, any side effect of the full read (such as clear by read) is also applicable to partial reads. The completion on PCIe follows the specification rules regarding the number of bytes reported in the completion.
	- Larger CSR read requests are handled as completer abort the completion includes a CA status and an error is generated per PCIe rules

2.1.2.1.2 Support for Dynamic Changes

The integrated 10 GbE LAN controller captures the bus number and device number per each configuration write request. However, a dynamic change of the bus number or device number is not supported. Rather, the PCIe link should be quiescent prior to such a change, including reception of all completion for previous requests.

2.1.2.2 Transaction Types Initiated by the Integrated 10 GbE LAN Controller

Table 2.2. Transaction Types Initiated by the Transaction Layer

Note:

Configuration values:

- Max Payload Size The value of the Max_Payload_Size Supported field in the Device Capabilities register is loaded from the NVM.
	- Hardware default is 256B.
	- System software then programs the actual value into the Max_Payload_Size field of the Device Control register.
		- Non-ARI mode: If not all functions are programmed with the same value, the max payload size used for all functions is the minimum value programmed among all functions.
		- ARI mode: Max Payload Size is determined solely by the setting in Function 0
- Max Read Request Size The integrated 10 GbE LAN controller supports read requests of up to 256 bytes.

The number of outstanding memory read requests is bounded by the following:

• The total number of outstanding requests is not more than 32 requests. These are shared by all sources for memory reads.

2.1.2.2.1 Data Alignment

Requests must never specify an address/length combination that causes a memory space access to cross a 4 KB boundary. The integrated 10 GbE LAN controller therefore breaks requests into 4 KBaligned requests (if needed). This does not place any requirement on software. However, if software allocates a buffer across a 4 KB boundary, hardware issues multiple requests for the buffer. Software should consider aligning buffers to a 4 KB boundary in cases where it improves performance. The maximum size of a read request is defined as the minimum (2 KB bytes, Max_Read_Request_Size).

The general rules for packet alignment are as follows. Note that these apply to all Integrated 10 GbE LAN Controller requests (read/write):

- The length of a single request does not exceed the PCIe limit of MAX_PAYLOAD_SIZE (256 bytes) for write and MAX_READ_REQ (256 bytes) for read.
- The length of a single request does not exceed the integrated 10 GbE LAN controller internal limitations.
- A single request does not span across different memory pages as noted by the 4KB boundary alignment previously mentioned.

If a request can be sent as a single packet and still meet the general rules for packet alignment, then it is not broken at the cache line boundary but rather sent as a single packet. However, if any of the three general rules require that the request is broken into two or more packets, then the request is broken at the cache line boundary.

For requests with data payload, if the payload size is larger than (MAX_PAYLOAD_SIZE - CACHELINE_SIZE), then the request is broken into multiple TLPs starting at the first cache line boundary following the (MAX_PAYLOAD_SIZE - CACHELINE_SIZE) bytes. For example, if MAX_PAYLOAD_SIZE = 256 bytes and CACHELINE_SIZE = 64 bytes, a 1 KB request starting at address 0x...10 is broken into TLPs such that the first TLP contains 240 bytes of payload (since 240 bytes+ $0x10 = 256$ bytes is on cache line boundary).

The system cache line size is controlled by the *PCI_CNF2.CACHELINE_SIZE* bit, loaded from the NVM. Note that the Cache Line Size register in the PCI configuration space is not related to the *PCI_CNF2.CACHELINE_SIZE* and is solely for software use.

2.1.2.3 Messages

2.1.2.3.1 Received Messages

Message packets are special packets that carry a message code. The upstream device transmits special messages to the integrated 10 GbE LAN controller by using this mechanism. The transaction layer decodes the message code and responds to the message accordingly.

Table 2.3. Supported Message in the Integrated 10 GbE LAN Controller (as a Receiver)

2.1.2.3.2 Transmitted Messages

The transaction layer is also responsible for transmitting specific messages to report internal/external events (such as interrupts and PMEs).

2.1.2.4 Transaction Attributes

2.1.2.4.1 Traffic Class (TC) and Virtual Channels (VC)

The integrated 10 GbE LAN controller only supports $TC = 0b$ and $VC = 0b$ (default).

2.1.2.5 Ordering Rules

The integrated 10 GbE LAN controller meets the PCIe ordering rules by following the PCI simple device model:

- 1. Deadlock Avoidance The integrated 10 GbE LAN controller meets the PCIe ordering rules that prevent deadlocks:
	- a. Posted writes overtake stalled read requests. This applies to both target and master directions. For example, if master read requests are stalled due to lack of credits, master posted writes are allowed to proceed. On the target side, it is acceptable to timeout on stalled read requests in order to allow later posted writes to proceed.
	- b. Target posted writes overtake stalled target configuration writes.
	- c. Completions overtake stalled read requests. This applies to both target and master directions. For example, if master read requests are stalled due to lack of credits, completions generated by the integrated 10 GbE LAN controller are allowed to proceed.
- 2. Descriptor/Data Ordering The integrated 10 GbE LAN controller insures that a Rx descriptor is written back on PCIe only after the data that the descriptor relates to is written to the PCIe link.

- 3. MSI and MSI-X Ordering Rules System software might change the MSI or MSI-X tables during run-time. Software expects that interrupt messages issued after the table has been updated are using the updated contents of the tables.
	- a. Since software doesn't know when the tables are actually updated in the integrated 10 GbE LAN controller, a common scheme is to issue a read request to the MSI or MSI-X table (a PCI configuration read for MSI and a memory read for MSI-X). Software expects that any message issued following the completion of the read request, is using the updated contents of the tables.
	- b. Once an MSI or MSI-X message is issued using the updated contents of the interrupt tables, any consecutive MSI or MSI-X message does not use the contents of the tables prior to the change.
- 4. The integrated 10 GbE LAN controller meets the rules relating to independence between target and master accesses:
	- a. The acceptance of a target posted request does not depend upon the transmission of any TLP.
	- b. The acceptance of a target non-posted request does not depend upon the transmission of a nonposted request.
	- c. Accepting a completion does not depend upon the transmission of any TLP.

2.1.2.5.1 Relaxed Ordering

The integrated 10 GbE LAN controller takes advantage of the relaxed ordering rules in PCIe. By setting the relaxed ordering bit in the packet header, the integrated 10 GbE LAN controller enables the system to optimize performance in the following cases:

- 1. Relaxed ordering for descriptor and data reads When the integrated 10 GbE LAN controller masters a read transaction, its split completion has no ordering relationship with the writes from the CPUs (same direction). It should be allowed to bypass the writes from the CPUs.
- 2. Relaxed ordering for receiving data writes When the integrated 10 GbE LAN controller masters receive data writes, it also enables them to bypass each other in the path to system memory because software does not process this data until their associated descriptor writes are done.
- 3. The integrated 10 GbE LAN controller cannot relax ordering for receive descriptor writes or an MSI write.

Relaxed ordering is enabled in the integrated 10 GbE LAN controller by clearing the *CTRL_EXT.RO_DIS* bit. Relaxed ordering is further controlled through the *Enable Relaxed Ordering* bit in the PCIe Device Control register.

2.1.2.5.2 ID-based Ordering (IDO)

IDO was introduced in the PCIe rev. 2.1 specification. When enabled, The integrated 10 GbE LAN controller sets IDO in all applicable TLPs defined in the PCIe specification.

This capability enables a supporting root complex to relax ordering rules for TLPs sent by different requesters.

IDO is enabled when all of the following conditions are met:

- The NVM *PCI_CAPSUP.IDO Enable* bit is set (Section 4.4.4.1 and Section 8.2.2.4.5)
- The PCIe *IDO Request Enable* bit (for requests) or the *IDO Completion Enable* bit (for completions) in Device Control 2 register is set

2.1.3 Error Events and Error Reporting

2.1.3.1 General Description

PCIe defines three error reporting paradigms: the baseline capability, the Advanced Error Reporting (AER) capability, and a proprietary mechanism. The baseline error reporting capabilities are required of all PCIe devices and define the minimum error reporting requirements. The AER capability is defined for more robust error reporting and is implemented with a specific PCIe capability structure. Both mechanisms are supported by the integrated 10 GbE LAN controller. The proprietary error reporting mechanism used for error better handled by the software using internal CSRs is described in [Section](#page-31-0) 2.1.3.7.

The *SERR# Enable* and the *Parity Error* bits from the Legacy Command register also take part in the error reporting and logging mechanism.

In a multi-function device, PCIe errors that are not related to any specific function within the device are logged in the corresponding status and logging registers of all functions in that device. [Figure](#page-28-2) 2.1 shows, in detail, the flow of error reporting in the integrated 10 GbE LAN controller.

Figure 2.1. Error Reporting Mechanism

2.1.3.2 Error Events

Table 2.4 lists the error events identified by the integrated 10 GbE LAN controller and the response in terms of logging, reporting, and actions taken. Refer to the PCIe specification for the effect on the PCI Status register.

2.1.3.3 Completion Timeout Mechanism

The integrated 10 GbE LAN controller supports completion time out as defined in the PCIe specification.

The integrated 10 GbE LAN controller controls the following aspects of completion time out:

- Disabling or enabling completion timeout
	- The PCIe *Completion Timeout Disable Supported* bit in the Device Capabilities 2 register is hard wired to 1b to indicate that disabling completion timeout is supported
	- The PCIe *Completion Timeout Disable* bit in Device Control 2 register controls whether completion timeout is enabled
- A programmable range of timeout values
	- The integrated 10 GbE LAN controller supports all four ranges as programmed in the *Completion Time out Ranges Supported* field of the Device Capabilities 2 register. The actual completion time out value is written in the *Completion Time out Value* field of Device Control 2 register.

The following sequence takes place when completion timeout is detected:

- The appropriate message is sent on PCIe as listed in Table 2.4
- The affected queue or client takes action based on the nature of the original request.
- An interrupt is issued to the respective PF.

2.1.3.4 Error Forwarding (TLP Poisoning)

If a TLP is received with an error-forwarding trailer, the packet is dropped and is not delivered to its destination, the integrated 10 GbE LAN controller then reacts as listed in Table 2.4.

The following sequence takes place when a poisoned TLP is received:

- The appropriate message is sent on PCIe as listed in Table 2.4.
- An interrupt is issued.
- If the TLP is a completion, a completion time out follows at some later time. Processing continues as described in [Section](#page-30-0) 2.1.3.3.

System logic is expected to trigger a system-level interrupt to signal the operating system of the problem. Operating systems can then stop the process associated with the transaction, re-allocate memory to a different area instead of the faulty area, etc.

2.1.3.5 Completion With Unsuccessful Completion Status

A completion arriving with an unsuccessful completion status (either UR or CA) is dropped and not delivered to its destination. A completion time out follows at some later time. Processing continues as described in [Section](#page-30-0) 2.1.3.3.

2.1.3.6 Blocking on Upper Address

The PCI_UPADD register blocks master accesses from being sent out on PCIe if the TLP address exceeds some upper limit. Bits [31:1] correspond to bits [63:33] in the PCIe address space, respectively.

When a bit is set in GLPCI UPADD[31:1], any transaction, in which the corresponding bit in its address is set, is blocked and not sent over PCIe. If all register bits are cleared, there is no effect (such as no TLPs are blocked by this mechanism).

The PCI_UPADD register is loaded from the NVM with a value allowing all addresses to pass. The software should override this value with a system dependent value.

Processing a blocked transaction:

- Write transaction:
	- The transaction is dropped.
	- Set the Exceeded upper address limit (write requests) event in the PCIe errors register (see [Section](#page-31-0) 2.1.3.7).
	- An interrupt is issued as described in [Section](#page-31-0) 2.1.3.7.
- Read transaction:
	- The transaction is dropped.
	- Set the Exceeded upper address limit (read requests) event in the PCIe errors register (see [Section](#page-31-0) 2.1.3.7).
	- The originating internal client is notified.
	- The affected queue or client takes action based on the nature of the original request. An interrupt is issued to the respective PF.

2.1.3.7 Proprietary Error Reporting

The PCIe specification defines how to report errors to system software. There are, however, error events that the software should be aware of or that the software is in better position to handle and recover from. This section describes the mechanism to report PCIe related errors to software device drivers.

Several CSRs are dedicated to this functionality, with a separate bit allocated per error type (see Table):

- The PCIe Errors Reported register (PCI_PCIERR RO) indicates which errors are reported using this mechanism. It is shared by all PFs. It is loaded from the NVM. All the non-reserved errors are enabled.
- The PCIe Interrupt Cause register (PCI_ICAUSE RW1C) indicates pending errors for errors set in the PCIe Errors Reported register. It is dedicated per PF.
- The PCIe Interrupt Enable register (PCI_IENA RW) determines if an interrupt should be issued to the respective PCI function on an error event. It is dedicated per PF.

Reporting an error to the PF driver involves the following steps:

- The integrated 10 GbE LAN controller checks if the respective bit is set in the PCIe Errors Reported register. If cleared, done. Else, continue.
- The respective bit is set in the PCIe Interrupt Cause register.
- If the respective bit is set in the PCIe Interrupt Enable register, an interrupt is issued to the PCI function. The PCI_EXCEPTION cause is used (see the EICR register - Section 8.2.2.4.19).

PCIe Errors Reported to Device Software

PCIe Errors Reported to Device Software

2.2 Management Interfaces

The integrated 10 GbE LAN controller contains three possible interfaces to an external BMC.

- SMBus
- NC-SI (over RMII)
- MCTP (over SMBus)

2.2.1 SMBus

SMBus is an optional interface for pass-through and/or configuration traffic between an external BMC and the integrated 10 GbE LAN controller. The SMBus channel behavior and the commands used to configure or read status from the integrated 10 GbE LAN controller are described in [Section](#page-530-5) 9.5.

The integrated 10 GbE LAN controller also enables reporting and controlling the device using the MCTP protocol over SMBus. The MCTP interface is used by the BMC to control the NIC and for pass-through traffic. All network ports are mapped to a single MCTP endpoint on SMBus. For additional information, refer to [Section](#page-530-5) 9.5.

2.2.1.1 Channel Behavior

The SMBus specification defines a maximum frequency of 100 KHz. However, when acting as a slave, the integrated 10 GbE LAN controller can receive transaction with a clock running at up to 1 MHz. When acting as a master, it can toggle the clock at 100 KHz, 400 KHz or 1 MHz. The speed used is set by the *SMBus Connection Speed* field in the SMBus Notification Time out and Flags shared SPI Flash word.

2.3 Sideband Interface (NC-SI)

The NC-SI interface in the integrated 10 GbE LAN controller is a connection to an external MC. It operates as a single interface with an external BMC, where all traffic between the integrated 10 GbE LAN controller and the BMC flows through the interface.

The integrated 10 GbE LAN controller NC-SI interface meets the NC-SI version 1.0.0 specification as a PHY-side device.

2.3.1 Electrical Characteristics

The integrated 10 GbE LAN controller complies with the electrical characteristics defined in the NC-SI specification.

2.3.2 NC-SI Transactions

The NC-SI link supports both pass-through traffic between the BMC and the integrated 10 GbE LAN controller LAN functions, as well as configuration traffic between the BMC and the integrated 10 GbE LAN controller internal units as defined in the NC-SI protocol. Refer to [Section](#page-581-2) 9.6.2 for information.

2.3.3 MCTP (over SMBus)

The integrated 10 GbE LAN controller supports MCTP protocol for management. MCTP runs over SMBus. The integrated 10 GbE LAN controller implements NC-SI over MCTP protocol for command and passthrough traffic. See [Section](#page-629-4) 9.7 for details.

2.4 Non-Volatile Memory (NVM)

2.4.1 General Overview

The integrated 10 GbE LAN controller uses a Flash device to store product configuration information. The Flash is divided into a few general regions:

- Hardware Accessed Loaded by the the integrated 10 GbE LAN controller hardware after powerup, PCI reset de-assertion, D3 to D0 transition, or software reset. Different hardware sections in the Flash are loaded at different events. For more details on power-up and reset sequences, see [Section](#page-70-3) 3.1.
- Firmware Area Includes firmware code and structures used by the firmware for management configuration in its different modes.
- Software Accessed This region is used by software entities such as LAN drivers, option ROM software and tools, PCIe bus drivers, VPD software, etc.

2.4.1.1 NVM Protection

To meet requirements previously described, the contents of several NVM modules must be protected via authentication.

The NVM protection method implemented in the integrated 10 GbE LAN controller relies on an authenticate on update concept. It means that protected modules are not authenticated after initialization, but prior to committing a module update operation only. NVM protection is guaranteed by an inductive authentication chain, that assumes an initial secured NVM image, and requires that any NVM update must be secure as well. This method mandates the following limitations and restricting working assumptions:

- 1. An initial good image is loaded into the Flash at the manufacturing site, which is assumed to be safe.
	- a. It assumes customers (OEM and end-user) know the source of the installed components, the supply chain producing these components is not compromised during manufacturing, and that the NIC/LOM is physically protected from modification after deployment.

- b. The possibility exists that unauthorized firmware might be loaded into the NVM via physical modification post manufacturing, as well as through supply chain vulnerabilities. However, firmware updates via programmatic (software) methods are enhanced to require authentication prior to updating NVM settings. Furthermore, host software can independently detect whether the firmware image has an invalid digital signature.
- 2. In a normal operating mode, NVM write accesses are controlled by the device (firmware) and cannot be performed by the host. Memory mapped NVM access remains available for NVM read accesses only. For simplicity and flexibility reasons, NVM write accesses from the host can be initiated via *S*oftware Host Interface commands *(*[Section](#page-644-1) 9.8.3.3), VPD write interface, or via a BMC command, which are all handled by firmware. All other direct access write modes are blocked by hardware when the NVM is protected.
- 3. All the supported Flash parts share the same set of opcodes as described in [Section](#page-34-0) 2.4.2. A blank Flash programming mode is provided (besides the normal programming mode previously mentioned in item 2), where the Flash can be programmed directly without firmware involvement via Flash BAR interfaces.

2.4.2 Shadow RAM

The first eight 4 KB sectors of the integrated 10 GbE LAN controller's Flash are allocated to create two 16 KB sections (section 0 and section 1), for storing the device configuration content. At least one of these two sections must be valid at any given time, otherwise the integrated 10 GbE LAN controller is configured based on its hardware defaults. Following a Power On Reset (POR), the integrated 10 GbE LAN controller copies the valid section of the Flash device into an internal shadow RAM. Modifications made to the shadow RAM contents are copied by the integrated 10 GbE LAN controller to the other 16 KB section of the NVM, circularly flipping the valid section between sections 0 and 1 in the NVM. This mechanism provides the following advantages:

- 1. A seamless backward-compatible interface for software/firmware to access the first 16 KB of the NVM as if an external EEPROM device was connected. This interface is referred as EEPROM-mode access to the Flash.
- 2. A way to protect the image-update procedure from power down events by establishing a doubleimage policy. See Section [2.4.8.1](#page-39-1) for a description of the double-image policy. It relies on having pointers to NVM modules stored in the NVM section mirrored in the internal shadow RAM.

Figure 2.2 shows the shadow RAM mapping and interface.

Figure 2.2. NVM Shadow RAM

2.4.2.1 Shadow RAM Update Flow

- 1. Following a write access by the software to modify the shadow RAM, the modified data should be updated in the Flash as well. The integrated 10 GbE LAN controllercommits the shadow RAM contents to the Flash when software explicitly requests an update using the Shadow RAM Dump Host Interface command (Section [9.8.3.3.8](#page-649-0)). To reduce Flash update operations, software is expected to issue this command only once its last shadow RAM write access completes. Once the shadow RAM dump command is issued, The integrated 10 GbE LAN controller copies the contents of the shadow RAM to the non-valid NVM configuration section and makes it the valid one.
- 2. Software should wait for the command completion to make sure the flow succeeded. Software should also be aware that this might takea while since the Flash update sequence is handled by firmware. The sector erase command by itself can last hundreds of milliseconds. The regular timeout of the host interface commands should be sufficient to cover this command as well.

2.4.3 NVM Clients and Interfaces

There are different software clients that can access the NVM: driver, tools, BIOS, VPD, etc. Table 2.5 lists the different NVM access methods.

Table 2.5. Clients and Access Types to the NVM

2.4.4 Memory Mapped Host Interface

The Flash is accessed by the integrated 10 GbE LAN controller each time the host CPU performs a read operation to a memory location mapped to the Flash address space, or upon boot via accesses to the space indicated by the Expansion ROM Base Address register. Accesses to the Flash are based on a direct decode of CPU accesses to a memory window defined in either:

• Memory CSR + Flash Base Address register (PCIe Control register at offset 0x10).

• The Expansion ROM Base Address register (PCIe Control register at offset 0x30).

The integrated 10 GbE LAN controller is responsible to map accesses via the expansion ROM BAR to the physical NVM. The offset in the NVM of the expansion ROM module is defined by the PCIe expansion/ option ROM pointer (shadow RAM word address 0x05). This pointer is loaded by the integrated 10 GbE LAN controller from the NVM before enabling any access to the expansion ROM memory space.

The integrated 10 GbE LAN controller allows access to the Flash when it decodes a valid request. Attempting to read outside the address space allocated to the PCIe expansion ROM module beyond the range of the configured size returns the value of 0xDEADBEEF. All memory-mapped Flash write attempts are ignored by hardware.

Attempts to memory-mapped write accesses to the Flash when protection is enabled or via expansion ROM BAR are ignored.

2.4.5 Flash Access Contention

Flash accesses initiated through different LAN functions might occur concurrently. The integrated 10 GbE LAN controller does not synchronize between entities accessing the Flash, so a contention caused from one entity reading and another modifying the same location is possible.

To avoid such contention between software LANs or between software and firmware accessesall access to the Flash is done using the Host Interface Admin commands that are managed by the firmware.

However, two software entities cannot use this Host Interface Admin command mechanism: BIOS access through expansion ROM and VPD software.

- Since VPD software accesses only the VPD module, which is located in the configuration section of the NVM, VPD accesses are always performed against the shadow RAM. Firmware must take NVM ownership before dumping the VPD committing to the Flash. The Shadow RAM dump sequence is described in [Section](#page-35-0) 2.4.2.1.
- No contention can occur between the BIOS access through expansion ROM and other software entities (including VPD) as it accesses the NVM while the operating system is down.
- Contentions between BIOS and firmware can however happen if a system reboot occurs while the MC is accessing the NVM.
	- If a system reboot is caused by a user pressing the standby button, it is required to route the wake-up signal from the standby button to the MC and not to the chipset. The MC issues a system reboot signal to the chipset only after the NVM write access completes. Firmware is responsible to respond with a busy error code to MC NC-SI commands while other NVM writes are in progress.
	- If a system reboot is issued by a local user on the host, there is no technical way to prevent NVM access contentions between the BIOS and the MC.
- *Caution:* It is the user's responsibility when remotely accessing the NVM via the MC, to make sure another user is not currently initiating a local host reboot.

Software and firmware should avoid holding Flash ownership (via the dedicated semaphore bit) for more than 500 ms.

2.4.5.1 Flash Deadlock Avoidance

The Flash is a shared resource between the following clients:

- 3. LAN port 0 and LAN port 1 software accesses.
- 4. Manageability/firmware accesses.
- 5. Software tools.

All clients can access the Flash in parallel. Firmware implements the actual access to the Flash and is therefor responsible for arbitrating between the different clients and schedules these accesses, avoiding starvation of any client.

Note: An exception to the previous is the BAR READ interface. This however should be used only by BIOS at power on for reading the option ROM. Other software tools should be used by the Host Interface Command for read and write access.

2.4.6 Signature Field

The only way the integrated 10 GbE LAN controller can detect if a Flash is present is by trying to read from it. The integrated 10 GbE LAN controller first reads the Control words at section 0 (word address 0x0) and at section 1 (word address 0x2000). It then checks the signature value at bits 7 and 6 in both words.

If bit 7 is 0b and bit 6 is 1b in (at least) one of the two words, it considers the Flash to be present and valid. It then reads the additional Flash words from that section and programs its internal registers based on the values read. Otherwise, it ignores the values of that section and does not read any additional words.

If the signature bits are valid at both addresses, the integrated 10 GbE LAN controller assumes that section0 is the valid one.

2.4.7 VPD Support

The Flash image might contain an area for VPD. This area is managed by the OEM vendor and does not influence the behavior of hardware. The NVM header contains a pointer to the VPD area. A value of 0xFFFF means VPD is not supported and the *PCI_CAPCTRL.VPD_EN* bit in the PCI NVM section (Section 4.4.4) should be cleared. This prevents the VPD capability from appearing in the configuration space.

The maximum VPD area size is 1024 bytes but can be smaller. The VPD block is composed of a list of resources. A resource can be either large or small. The structures of these resources are listed in the following tables.

Table 2.6. Small Resource Structure

Table 2.7. Large Resource Structure

The integrated 10 GbE LAN controller parses the VPD structure during the auto-load process following PCIe reset in order to detect the read only and read/write area boundaries. The integrated 10 GbE LAN controller assumes the following VPD fields with the limitations listed:

Table 2.8. VPD Structure

VPD structure limitations:

- The structure must start with the Tag $= 0x82$. If the integrated 10 GbE LAN controller does not detect a value of 0x82 in the first byte of the VPD area or if the structure does not follow the description listed in Table 2.8, it assumes the area is not programmed and the entire 1024 bytes area becomes read only to the VPD capability.
- The RO and RW areas are both optional and can appear in any order. A single area is supported per tag type. Refer to Appendix I in the PCI 3.0 specification for details about the different tags.
- If a VPD-W tag is found, the area defined by its size is writable via the VPD capability.
- The structure must end with the Tag $= 0x78$.
- The VPD area can be accessed through the PCIe configuration space VPD capability structure listed in Table 2.8. Write accesses to a read only area or any access to an offset outside the VPD area via this structure are ignored.
- The VPD area must be mapped in the first 16 KB section of the Flash mapped to the shadow RAM.
- VPD software does not check the semaphores before attempting to access the VPDarea via the dedicated VPD registers. Even if the Flash is owned by another entity, VPD software read accesses to the VPD area might complete immediately since it is performed against the shadow RAM. However, VPD software write accesses might not complete immediately since the VPD changes are committed to the Flash device at the integrated 10 GbE LAN controller's initiative, once the other NVMentities release Flash ownership, which can take up to several seconds.

2.4.7.1 VPD Access Flows

2.4.7.1.1 First VPD Area Programming

The VPD capability is exposed in the PCIe configuration space only if the *PCI_CAPCTRL.VPD_EN* bit is set, regardless of other sanity checks that are performed on the VPD area contents.

The VPD contents and pointer can be written to a blank Flash without any limitation, similarto any other shared SPI Flash module when in blank Flash programming mode. After protection is enabled, if *VPD Write Enable* bit in NVM control word 1 is cleared, only the RW area of the VPD is writable and only via the VPD interface.

2.4.7.1.2 VPD Area Update Flow

- 1. The host performs a VPD write it writes the offset/data into the VPD register set of the PCIe configuration space, and sets the VPD Flag (bit 15 in the VPD Address register - 0xE2).
- *Note:* Firmware must not access the VPD registers before it receives the VPD access interrupt from the VPD mechanism.

- 2. Firmware checks that the VPD write is allowed it verifies that the offset address falls within the VPD-W area, and neither within other VPD areas, nor RO areas of the shadow RAM.
- 3. writing is not allowed firmware firmware writes the changes to the VPD-W area and then re-arms a 10 ms VPD write timer.
- 4. VPD software might issue additional writes to the VPD-W area. Following the VPD write timer expiration, firmware dumps the shadow RAM contents into the Flash as described by the flow in [Section](#page-35-0) 2.4.2.1.
- *Note:* In case the Flash is busy by a previous sector erase operation, or if NVM ownership is held by software, the flow should not be restarted, for successive VPD write accesses, before the last step is completed.

2.4.8 Extended NVM Flows

2.4.8.1 Flow for Updating Secured Modules

This section describes the flow used to update the firmware image or option ROM.

In order to protect the Flash update procedure from power-down events, a double image policy is used for each of the updated modules. The software flow to update a module is as follows:

- 1. Take ownership over the shared SPI Flash via the semaphore bits. Refer to [Section](#page-651-0) 9.8.4.
	- a. If the SW_FW_SYNC.NVM_UPDATE_STARTED bit isn't set, set both the NVM ownership semaphore bit and the NVM_UPDATE_STARTED bit. This serves as an indication to other entities that an NVM update process, which might take several minutes, has started. During this time, other entities cannot perform a write access to the firmware module, but reading this module in between update write bursts is allowed using the Flash memory mapping. Shadow RAM mapped modules are not affected by this limitation.
	- b. Otherwise, release NVM semaphore ownership and restart the update process later on.
- 2. Read the pointer to the free provisioning area (NVM word 0x40). Check that the free provisioning area size read from NVM word 0x41 is greater or equal to the size of the new firmware/option ROM module being written into the NVM.
	- a. If not, release NVM semaphore ownership, clear the *SW_FW_SYNC.NVM_UPDATE_STARTED* bit and exit the flow.
- 3. Initiate sector erase instructions (Section [2.4.7.1.1\)](#page-38-0) to the entire free provisioning area.
	- a. In order to guaranty shared SPI Flash semaphore ownership time does not exceed the one second timeout, Intel recommends releasing the NVM ownership semaphore for 10 ms after every four consecutive sector erase operations. This way, other entities can insert shared SPI Flash read accesses in between erases without waiting for the entire update process to complete.
- 4. Write the new firmware/option ROM to the free provisioning area via Flash-mode access.
	- a. Same as (3.a), it is recommended to write at this step no more than four sectors at once in a burst, releasing semaphore ownership for 10 ms in between.
- 5. Send the Flash module update module ID of the section to update.The encoding of the modules is:

- 6. Release the shared SPI Flash semaphore and clear the *SW_FW_SYNC.NVM_UPDATE_STARTED* bit.
	- a. Software must avoid taking the Integrated 10 GbE LAN Controller semaphore again until the firmware command has completed. Any attempt to write the shared SPI Flash until then is ignored by Integrated 10 GbE LAN Controller.
- 7. Firmware swaps between the free provisioning area pointer (word 0x40) and either the firmware code module pointer or option ROM module pointer located at shadow RAM word addresses 0x3A/ 0x05, respectively. Firmware dumps the shadow RAM into the Flash.
- 8. Software waits for the command to complete.
	- a. If the update process failed due to a security check failure or a Flash write fault, an Authentication Error (0x80) or Data Error (0x6), respectively, is returned. Software must then exit the flow, prior to attempting another update.

2.4.8.2 Flow for Updating One of the RW Legacy EEPROM Modules

When updating one or several fields from a legacy EEPROM module there is a risk that an auto-load event occurs in the middle of the operation (for example, due to a sudden PCIe reset), leading to the auto-load of an invalid or inconsistent content from the shadow RAM into device registers or memory. Therefore, unless the field(s) can be updated in a single EEPROM-mode access, the updating software must repeatedly use the following procedure for each legacy EEPROM module being updated:

- 1. Take ownership over the shared SPI Flash via semaphore bits. Refer to [Section](#page-651-0) 9.8.4.
- 2. Invalidate the pointer to the module being modified by setting it to 0xFFFF using Shadow RAM Write command. This way, if an auto-load of the module is attempted, the associated register defaults are loaded instead. Do not invalidate pointers to firmware modules, only to hardware auto load modules.
- 3. Modify the contents of the module via Shadow RAM Write command.
- 4. Restore the pointers modified in step 2. via Shadow RAM Write command.
- 5. Compute and update the software checksum (word 0x3F) if the contents covered by the software checksum was modified.
- 6. Release the shared SPI Flash semaphore.
- 7. Send a Shadow RAM Dump command (Section [9.8.3.3.8\)](#page-649-0) to instruct device firmware to write the shadow RAM contents into the Flash.
- **Note:** Depending on the modified RO items, a system reset is generally required toload the changes into the device.

2.4.9 NVM Authentication Procedure

The NVM update integrity feature ensures that only Intel-approved firmware code (or other protected NVM module) is able to be updated on the integrated 10 GbE LAN controller devices after manufacturing. This procedure is performed each time there is an attempt to update one of the protected modules.

Integrity validation of NVM updates is provided by a digital signature. The digital signature is a SHA256 Hash computed over the protected content (long by 256-bits), which is then encrypted by a 2048-bits RSA encryption using an Intel private key. This digital signature is stored in the manifest in the NVM module image. Also stored in the manifest is the corresponding RSA modulus (public key) and RSA exponent to be used to decrypt the digital signature.

To verify the authenticity of the digital signature, firmware must first verify that the RSA Modulus and RSA Exponent fields in the new firmware image loaded are identical to those in the old firmware image. If the RSA Modulus and Exponent fields are the same, firmware decrypts the digital signature using the 2048-bit RSA Modulus and Exponent fields stored in the manifest of the old firmware image to extract the expected SHA256 Hash of content (stored hash). Firmware then performs an independent SHA256 Hash over the protected content (computed hash). If the stored hash matches the computed hash, the digital signature is accepted, and the NVM update is applied.

NVM updates are validated prior to invalidating the old NVM configuration, such that the old NVM configuration is still usable if the update fails to validate. After the new NVM is successfully verified, the updated image is committed to device Flash.

Figure 2-1 Sign and Verify Procedures for Authenticated NVM Modules

2.4.9.1 Digital Signature Algorithm Details

As described the digital signature generation is a hash computation followed by an RSA encryption. This is performed within Intel as part of the NVM update image generation process and not performed by Intel software in the field, nor by the integrated 10 GbE LAN controller.

The different algorithms used are described in the following locations:

- PKCS #1 v2.1: RSA Cryptography Standard, RSA Laboratories, June 14, 2002 www.rsa.com
- SHA family definition http://csrc.nist.gov/publications/fips/fips180-3/fips180-3_final.pdf

- SHA usage with digital signatures http://csrc.nist.gov/publications/nistpubs/800-107/NIST-SP-800-107.pdf
- SHA validation vectors http://csrc.nist.gov/groups/STM/cavp/documents/shs/SHAVS.pdf

2.5 Configurable I/O Pins — Software-Definable Pins (SDPs)

The integrated 10 GbE LAN controller has two software-defined pins (SDP pins) per port that can be used for miscellaneous hardware or software-controllable purposes. Unless specified otherwise, these pins and their function are bound to a specific LAN device. The use, direction, and values of SDP pins are controlled and accessed by the Extended SDP Control (ESDP) register. To avoid signal contention, following power up, all four pins are defined as input pins.

Some SDP pins have specific functionality:

- The default direction of the SDP pins is loaded from the SDP Control word in the shared SPI Flash.
- The SDP pins can also be configured for use as External Interrupt Sources (GPI). To act as GPI pins, the desired pins must be configured as inputs and enabled by the GPIE register. When enabled, an interrupt is asserted following a rising-edge detection of the input pin (rising-edge detection occurs by comparing values sampled at the internal clock rate, as opposed to an edge-detection circuit). When detected, a corresponding GPI interrupt is indicated in the EICR register.
- *Note:* An SDP configured as output can also generate interrupts, but this is not a recommended configuration.

The bit mappings are listed in the following table for clarity.

Table 2.9. GPI to SDP Bit Mappings

- The lowest SDP pins (SDP0_0) of port 0 can be used to encode the NC-SI package ID of the integrated 10 GbE LAN controller. This ability is enabled by setting bit 15 in NC-SI Configuration 2 word (offset 0x07) of the NVM. The 3-bit package ID is encoded as follows: Package ID = $\{0,$ $SDP0_0, 0$.
- When the SDP pins are used as IEEE1588 auxiliary signals they can generate an interrupt on any transition (rising or falling edge).

All SDP pins can be allocated to hardware functions. See more details on IEEE1588 auxiliary functionality in [Section](#page-298-0) 7.2 while I/O pins functionality are programmed by the TimeSync Auxiliary Control (TSAUXC) register.

If mapping of these SDP pins to a specific hardware function is not required then the pins can be used as general purpose software defined I/Os. For any of the function-specific usages, the SDP I/O pins should be set to native mode by software setting of the SDPxxx_NATIVE bits in the ESDP register. Native mode in those SDP I/O pins, defines the pin functionality at inactive state (reset or power down) while behavior at active state is controlled by the software. The hardware functionality of these SDP I/O pins differs mainly by the active behavior controlled by software.

The following table lists the setup required to achieve each of the possible SDP configurations:

Table 2.10. SDP Settings

2.6 LEDs

The integrated 10 GbE LAN controller implements two output drivers intended for driving external LED circuits per port. Each of the LED outputs can be individually configured to select the particular event, state, or activity, which is indicated on that output. In addition, each LED can be individually configured for output polarity as well as for blinking versus non-blinking (steady-state) indication.

The configuration for LED outputs is specified via the LEDCTL register. Furthermore, the hardwaredefault configuration for all LED outputs can be specified via shared SPI Flash fields thereby supporting LED displays configurable to a particular OEM preference.

Each of the LED's can be configured to use one of a variety of sources for output indication. For more information on the MODE bits refer to the LEDCTL register description in Section 8.2.2.1.11.

The *IVRT* bits enable the LED source to be inverted before being output or observed by the blink-control logic. LED outputs are assumed to normally be connected to the negative side (cathode) of an external LED.

The *BLINK* bits control whether the LED should be blinked (on for 200 ms, then off for 200 ms) while the LED source is asserted. The blink control can be especially useful for ensuring that certain events, such as ACTIVITY indication, cause LED transitions, which are sufficiently visible by a human eye.

Note: The LINK/ACTIVITY mode ignores the BLINK value. The LED's behavior in this mode is:

- Off if there is no LINK
- On if there is LINK and no ACTIVITY
- Blinks if there is LINK and ACTIVITY

The following mapping is used to specify the LED control source (MODE) for each LED output:

1. Undefined values are reserved.

2.7 Network Management Interface (MDIO or I2C)

The integrated 10 GbE LAN controller supports MDIO [\(Section](#page-51-0) 2.7.4) and/or $I²C$ ([Section](#page-55-0) 2.7.5) interfaces, per port, for control plane connection between the MAC (master side) and external PHY devices. The management interface enables both MAC and software access to the PHY for monitoring and controlling of the PHY's functionality and configurations. The integrated 10 GbE LAN controller is compliant with the IEEE Std 802.3 Clause 45 in 10 GbE and 1 GbE operation. The integrated 10 GbE LAN controller also supports IEEE Std 802.3 Clause 22 frame formats and register address space for accessing legacy PHY registers.

There are various connectivity options to external PHYs some use MDIO, such as Base-T PHYs, others might use I^2C , like SFP+ modules while in some special scenarios both might be needed such as when an SoC does not natively support SFI and requires the system designer to use both an external PHY for SFI translation, and an external SFP+ module. In such scenarios Denverton SoC LAN controller might need to use the MDIO to manage the external PHY and the I^2C to manage the external SFP+ module.

2.7.1 I2C or MDIO Selection

Since the integrated 10 GbE LAN controller IP supports both MDC/MDIO and $I²C$ management interfaces the final board and device setup must be communicated to the software via an NVM loaded configuration.

The following settings are provided by the IP, in the NW Management Interface Select register, for the software to read. Based on these settings the software is able to understand if there is a companion device connected through either of the port's management interfaces. After power on, the software reads the identity of the device connected through the interface and learns the physical topology.

Table 2.11. NW Management Selection Settings - Per Port

2.7.2 Recommended PHY Connectivity Modes

The following diagrams show various recommended PHY connectivity modes.

2.7.2.1 10 GbE SFP+

Figure 2.3 shows a mode where the SoC's Ethernet interface does not support SFI, or a scenario where system design limitations require adding an external PHY that translates from the SoC's supported interface to SFI.

The management interface is used to configure the external PHY as MDIO that is shared between the two ports using an on-die hardware arbitration mechanism (see [Section](#page-49-0) 2.7.3).

The SFP+ modules are managed using an I^2C interface per port.

Figure 2.3. SFP+: SoC Without SFI PHY

Figure 2.4 shows a mode where the SoC's Ethernet interface does support SFI. In such a setup, the SoC is connected directly to the SFP+ cages, which are managed using an I^2C interface per port.

Figure 2.4. SFP+: SoC With SFI PHY

2.7.2.2 10 GbE/1 GbE BASE-T

Figure 2.5 shows a BASE-T solution. The management interface is used to configure the external BASE-T PHY as MDC/MDIO, which is shared between the two ports using an on-die hardware arbitration mechanism (see [Section](#page-49-0) 2.7.3).

Figure 2.5. 10/1 GbE BASE-T PHY

2.7.2.3 QSFP+

Figure 2.6 shows a mode where the SoC has integrated dual Denverton SoC LAN controller IPs.

In Figure 2.6, the SoC's Ethernet interface does not support SFI or system design limitations require adding an external PHY to translate from the SoC's supported interface (KR/XAUI etc.) to SFI.

The management interface used to configure the external PHY is MDIO, which is shared between the ports using an on-die hardware arbitration mechanism.

The management interface used to configure the QSFP+ is I^2C , which is shared between the ports using an on-die hardware arbitration mechanism.

For details concerning the arbitration mechanism, see [Section](#page-49-0) 2.7.3.

```
Figure 2.6. QSFP+: SoC Without SFI PHY
```


Figure 2.6 shows a mode where the SoC has integrated a dual Denverton SoC LAN controller and an SFI Hard IP. Together these can be used to connect to a QSFP+ cage for a quad 10 GbE setup.

The management interface used to configure the QSFP+ is I^2C , which is shared between the ports using an on-die hardware arbitration mechanism. See [Section](#page-49-0) 2.7.3.

Figure 2.7. QSFP+: SoC With SFI PHY

2.7.3 Management Interface Sharing

Since the registers that control the management interface can be used by either software or firmware in alternation, the ownership must be acquired/released via the semaphore ownership management flows described in [Section](#page-91-0) 3.6.

2.7.3.1 Shared MDIO/I2C Management Interface

There are cases where the physical interface being used for accessing the external PHY, MDIO or I^2C , is shared among several The integrated 10 GbE LAN controller instances. Figure 2.8 shows such a sample scenario where the MDIO interface is shared among several instances of the IP.

LAN Controller IP‐0 **Req/Gnt** Port‐0 Req/Gnt⁻ Port-1 Arbiter Shared MDIO/ I^2C Select Logic **MDC/MDIO MDC/MDIO** LAN Controller IP‐1 **MDC/MDIO MUX Select**

The arbitration, for management interface access between the separate clients, is performed by an arbiter block that is external to the integrated 10 GbE LAN controller. This arbiter receives a request signal from each port client and asserts a grant signal to the selected client while at the same time controlling the MUX logic block to select the signals being driven by the selected client's MDIO/I²C and driving these to the external device interface.

Note: When firmware needs to use the shared NW Management I/F it can use either Port-0's or Port-1's control registers and physical interface.

The NW management interface sharing can be enabled for I^2C or MDIO separately. To learn what is implemented on a specific board, the software device driver and firmware should read the NW Management Interface Select register.

- NW_MNG_IF_SEL<EN_SHARED_MDIO>
- NW MNG IF SEL<EN SHARED I2C>

Each client, driver or firmware should perform the following flow before using the management interface access register when working in shared MNG interface mode $(I²C$ or MDIO).

Note: The sections that follow describe the MDIO flow. The I²C flow is identical except for the signal names.

- Acquire the semaphore for the management interface.
- Read the physical port number, <x>, from *LAN_ID* field in the integrated 10 GbE LAN controller's Device Status register (0x00000008).
- Assert the physical port's request signal (SOC_GEN_CTRL_REG<SHARED_MDIO_REQx>).
- Poll the grant signal (SOC_GEN_CTRL_REG<SHARED_MDIO_GNTx>).
- When grant is asserted, use the standard MDIO registers to perform MDIO access.
- Once a transaction on MDIO completes, de-assert the request so that the arbiter can pass the control to another client.
- Release the semaphore.

Figure 2.8. Shared MDIO/I2C Logic

2.7.4 Management Data I/O Interface (MDIO)

The integrated 10 GbE LAN controller supports the MDIO interface for a control plane connection between the MAC (master side) and PHY devices. The MDIO interface enables both MAC and software access to the PHY for monitoring and controlling of the PHY's functionality and configurations. The integrated 10 GbE LAN controller is compliant with the IEEE802.3 clause 45 in both 10 GbE and 1 GbE operation. The integrated 10 GbE LAN controller also supports IEEE 802.3 clause 22 frame formats and register address space for accessing legacy PHY registers.

Note: The MDIO interface uses LVTTL signaling as defined in Clause 22 of the IEEE802.3 standard. To access PHYs that support clause 45 1.2V electrical interface, level translators might be needed on board.

Figure 2.9 shows the basic connectivity between the PHY and MAC.

Figure 2.9 Basic PHY MAC Connectivity

The MDIO interface is a simple 2-wire serial interface between the MAC and PHY and is used to access Control and Status registers inside the PHY. The interface is implemented using two LVTTL I/Os:

- 1. MDC MDIO-interface clock signal driven by an external MAC (STA) device.
- 2. MDIO Read/write data between an external MAC and PHY.

2.7.4.1 MDIO Timing Relationship to MDC

The MDC clock toggles during a read/write operation at a frequency of 24 MHz, 2.4 MHz or 240 KHz depending on the link speed and register bit HLREG0.MDCSPD as listed in Table 2.12.

Table 2.12 MDC Frequency as Function of Link Speed and MDC Speed Bit

MDIO is a bidirectional signal that can be sourced by the Station Management Entity (STA) or the PHY. When the STA sources the MDIO signal, the STA must provide a minimum of 10 ns of setup time and a minimum of 10 ns of hold time referenced to the rising edge of MDC, as shown in Figure 2.10 (measured at the MII connector).

When the MDIO signal is sourced by the PHY, it is sampled by the MAC (STA) synchronously with respect to the rising edge of MDC. The clock to output delay from the PHY, as measured at the MII connector, must be a minimum of 0 ns, and a maximum of 300 ns, as shown in Figure 2.11.

Figure 2.11 MDIO Timing Sourced by the PHY

2.7.4.2 IEEE802.3 Clause 22 and Clause 45 Differences

IEEE802.3 clause 45 provides the ability to access additional device registers while still retaining logical compatibility with interface defined in Clause 22. Clause 22 specifies the MDIO frame format and uses an ST code of 01 to access registers. In clause 45, additional registers are added to the address space by defining MDIO frames that use a ST code of 00.

Clause 45 (MDIO interface) major concepts:

- a. Preserve management frame structure defined in IEEE 802.3 Clause 22.
- b. Define mechanism to address more registers than specified in IEEE802.3 Clause 22.
- c. Define ST and OP codes to identify and control the extended access functions.

2.7.4.3 MDIO Management Frame Structure

The MDIO interface frame structure defined in IEEE802.3 clause 22 and Clause 45 are compatible so that the two systems supporting different formats can co-exist on the same MDIO bus. The integrated 10 GbE LAN controller supports both frame structures to enable interfacing PHYs that support either protocol.

The basic frame format as defined in IEEE802.3 clause 22 can optionally be used for accessing legacy PHY registers is listed in Table 2.13.

Table 2.13 Clause 22 Basic MDIO Frame Format

The MDIO interface defined in clause 45 uses indirect addressing to create an extended address space enabling access to a large number of registers within each MDIO Managed Device (MMD). The MDIO management frame format is listed in Table 2.14.

Table 2.14 Clause 45 Indirect Addressing MDIO Frame Format

To support clause 45 indirect addressing each MMD (PHY — MDIO managed device) implements a 16 bit address register that stores the address of the register to be accessed by data transaction frames. The address register must be overwritten by address frames. At power up or device reset, the contents of the address register are undefined. Write, read, and post-read-increment-address frames must access the register whose address is stored in the address register. Write and read frames must not modify the contents of the address register. Upon receiving a post-read-increment-address frame and having completed the read operation, the MMD increments the Address register by one (up to a value of 0xFFFF). Each MMD supported implements a separate address register, so that the MMD's address registers operate independently of one another.

Idle Condition (IDLE) — The IDLE condition on MDIO is a high-impedance state. All three state drivers must be disabled and the PHY's pull-up resistor pulls the MDIO line to a logic one.

Preamble (PRE) — At the beginning of each transaction, the station management entity must send a sequence of 32 contiguous consecutive one bits on MDIO with 32 corresponding cycles on MDC to provide the PHY with a pattern that it can use to establish synchronization. A PHY must observe a sequence of 32 contiguous consecutive one bits on MDIO with 32 corresponding cycles on MDC before it responds to any transaction.

Start of Frame (ST) – The ST is indicated by:

- <00> pattern for clause 45 compatible frames for indirect access cycles.
- <01> pattern for clause 22 compatible frames for direct access cycles.

These patterns ensure a transition from the default value of one on the MDIO signal, and identifies the start of frame.

Operation Code (OP) — The *OP* field indicates the type of transaction being performed by the frame.

For Clause 45 compatible frames:

- A <00> pattern indicates that the frame payload contains the address of the register to access.
- A <01> pattern indicates that the frame payload contains data to be written to the register whose address was provided in the previous address frame.
- \bullet A $\lt 11$ $>$ pattern indicates that the frame is an indirect read operation.
- A <10> pattern indicates that the frame is an indirect post-read-increment-address operation.

For Clause 22 compatible frames:

- A <10> pattern indicates a direct read transaction from a register.
- A <01> pattern indicates a direct write transaction to a register.

Port Address (PRTAD) — The PRTAD is five bits, allowing 32 unique PHY port addresses. The first *PRTAD* bit to be transmitted and received is the MSB of the address. A station management entity must have prior knowledge of the appropriate port address for each port to which it is attached, whether connected to a single port or to multiple ports.

Device Address (DEVAD) — The DEVAD is five bits, allowing 32 unique MMDs per port. The first *DEVAD* bit transmitted and received is the MSB of the address. This field is relevant only in clause 45 compatible frames (ST=<00>).

Register Address (REGAD) — The REGAD is five bits, allowing 32 individual registers to be addressed within each PHY. The first *REGAD* bit transmitted and received is the MSB of the address. This field is relevant only in clause 22 compatible frames (ST=<01>).

Turnaround (TA) — The TA time is a 2-bit time spacing between the *DEVAD* field and the *Data* field of a management frame. This is to avoid contention during a read transaction. For a read or post-readincrement-address transaction, both the STA and the PHY must remain in a high-impedance state for the first bit time of the TA. The PHY must drive a zero bit during the second bit time of the TA of a read or post-read-increment-address transaction. During a write or address transaction, the STA must drive a one bit for the first bit time of the TA and a zero bit for the second bit time of the TA. Figure 2.12 shows the behavior of the MDIO signal during the *TA* field of a read transaction.

Figure 2.12 Behavior of MDIO During TA Field of a Read Transaction

- Clause 45 compatible frames have 16-bit address/data fields. For an auto-negotiation address cycle, it contains the address of the register to be accessed on the next cycle. For the data cycle of a write frame, the field contains the data to be written to the register. For a read or post-readincrement-address frame, the field contains the contents of the register. The first bit transmitted and received must be bit 15.
- Clause 22 compatible frames have 16-bit data fields. The first data bit transmitted and received must be bit 15 of the register being addressed.

2.7.4.4 MDIO Direct Access

The MDI is accessed through registers MSCA and MSRWD. A single management frame is sent by setting bit MSCA.MDICMD to 1b after programming the appropriate fields in the MSCA and MSRWD registers. The MSCA.MDICMD bit is auto cleared after the read or write transaction completes. To execute clause 22 format write operations, the following steps should be done:

- *Note:* For most implementations, it is not possible or recommended that software use MSCA/ MSRWD registers to enable LAN MDIO. All Intel-provided solutions use firmware-based LAN MDIO. Please consult your Intel field representative before attempting to use these registers.
- 1. Data to be written is programmed in field MSRWD.MDIWRDATA.
- 2. Register MSCA is initialized with the appropriate control information (start, code, etc.) with bit MSCA.MDICMD set to 1b.
- 3. Wait for bit MSCA.MDICMD to reset to 0b when indicating that the transaction on the MDIO interface is complete.

The steps for clause 22 format read operations are identical to the write operation except that the data in field MSRWD.MDIWRDATA is ignored and the data read from the external device is stored in register field MSRWD.MDIRDDATA bits. Clause 45 format read/write operations must be performed in two steps. The address portion of the pair of frames is sent by setting register field MSCA.MDIADD to the desired address, field MSCA.STCODE to 00b (start code that identifies clause 45 format), and register field MSCA.OPCODE to 00b (clause 45 address register write operation). A second data frame must be sent after the address frame completes. This second frame executes the write or read operation to the address specified in the PHY address register.

2.7.5 I^2C

The integrated 10 GbE LAN controller supports 2-wire management interface (I^2C) for connectivity to external SFP+ modules. Optical and direct attached copper PHYs use 2-wire management interface $(I²C)$ as described in SFF8431 (SFP+) or SFF8636 (Direct attach Cu).

Note: Some external PHYs also support I²C management interface instead of MDIO. It is up to the board designer to choose which interface to use. See [Section](#page-44-0) 2.7.1.

The I^2C interface operates via the I2CCMD and I2CPARAMS register set. Since this register set can be used by either software or firmware in alternation, its ownership must be acquired/released via the semaphore ownership taking/release flows described in [Section](#page-91-0) 3.6.

The I²C interface can be used in two methods, a hardware based access, where the device initiates a transaction following a software request via the I2CCMD register or a software controlled bit banging using the I2CPARAMS register.

2.7.5.1 Hardware Based I2C Access

The following flows should be used to access an I^2C register.

As part of device initialization, or anytime before the actual access, the following parameters should be set:

- *I2CPARAMS.PHYADD* the address of the device to access.
- *I2CPARAMS.ACCESS WIDTH* the width of the data to read or write (byte or word).

To execute a write access, the following steps should be done:

1. Check that register is ready: Poll the *I2CCMD.R* bit until it is read as 1b.

- 2. Command The I2CCMD register is initialized with the appropriate PHY register address in the *REGADD* field, the data to write in the *DATA* field and the operation (write) to the *OP* field (0b).
	- a. If an interrupt is required, set the *I2CCMD.I* field
- 3. Check that command is done: Poll *I2CCMD.R* bit until it is read as 1b.
	- a. Check that no error is indicated in the *I2CCMD.E* field.

To execute a read access, the following steps should be done:

- 1. Check that the register is ready: Poll *I2CCMD.R* bit until it is read as 1b.
- 2. Command The I2CCMD register is initialized with the appropriate PHY register address in*REGADD* field, and the operation (read) to the *OP* field (1b).
	- a. If an interrupt is required, set the *I2CCMD.I* field
- 3. Check that command is done: Poll *I2CCMD.R* bit until it is read as 1b.
	- a. Check that no error is indicated in the *I2CCMD.E* field.
- 4. Read the data returned from the *I2CCMD.DATA* field. If a byte access is done (*I2CPARAMS.ACCESS_WIDTH* = 0b), only *DATA[7:0]* is valid.
- **Note:** See [Section](#page-56-0) 2.7.5.3 for the I²C commands supported when using the built-in read and write commands. When using the bit bang method any command can be given to the I^2C device.

2.7.5.2 Bit Bang Based I2C Access

In this mode, the software controls the I^2C interface directly using the I2CPARAMS register according to the following table:

1. $0b =$ Pad is output. $1b =$ Pad is input.

2.7.5.3 Supported Commands

Note: The gray columns that follow denotes cycles driven by the I²C device. White columns denotes cycles driven by the integrated 10 GbE LAN controller.

When a word Read command (*I2CPARAMS.ACCESS WIDTH* = 1b, *I2CCMD.OP* = 1b) is given, the following sequence is done by the integrated 10 GbE LAN controller:

Table 2.15. I2C Read Transaction - Dummy Write

Table 2.16. I2C Read Transaction - Word Read

When a byte read command (*I2CPARAMS.ACCESS_WIDTH* = 0b, *I2CCMD.OP* = 1b) is given the following sequence is done by the integrated 10 GbE LAN controller:

Table 2.17. I2C Read Transaction - Dummy Write

Table 2.18. I2C Read Transaction - Byte Read

When a word Write command (*I2CPARAMS.ACCESS_WIDTH* = 1b, *I2CCMD.OP* = 0b) is given the following sequence is done by the integrated 10 GbE LAN controller:

Table 2.19. I2C Write Transaction - Word Write

When a byte write command (*I2CPARAMS.ACCESS WIDTH* = 0b, *I2CCMD.OP* = 0b) is given the following sequence is done by the integrated 10 GbE LAN controller:

Table 2.20. I2C Write Transaction - Byte Write

2.8 Network Interface

The integrated 10 GbE LAN controller connects, over XGMII, to two MDI interfaces with supported speeds of 10 GbE, 2.5 GbE, 1 GbE, 100 Mb/s and 10 Mb/s Ethernet. Each interface provides the following physical interfaces and electrical modes:

- A single lane running at up to 10.3125 GHz providing support for:
	- 10GBASE-KR for GbE backplane applications (IEEE802.3 clause 72)
	- 1000BASE-KX for GbE backplane applications (IEEE802.3 clause 70)
	- SGMII 1GbE, 100 Mb/s and 10 Mb/s

2.8.1 Integrated PHY Support

See Appendix B.

2.8.2 Ethernet Flow Control (FC)

The integrated 10 GbE LAN controller supports flow control as defined in 802.3x, as well as the specific operation of asymmetrical flow control defined by 802.3z. The integrated 10 GbE LAN controller also supports Priority Flow Control (PFC), known as Class Based Flow Control, as part of the DCB architecture.

Note: The integrated 10 GbE LAN controller can either be configured to receive regular FC packets or PFC packets. The integrated 10 GbE LAN controller does not support receiving both types of packets simultaneously.

FC is implemented to reduce receive buffer overflows, which result in the dropping of received packets. FC also allows for local controlling of network congestion levels. This can be accomplished by sending an indication to a transmitting station of a nearly full receive buffer condition at a receiving station.

The implementation of asymmetric FC allows for one link partner to send FC packets while being allowed to ignore their reception. For example, not required to respond to PAUSE frames.

The following registers are defined for implementing FC. In DCB mode, some of the registers are duplicated replicated per Traffic Class (TC), up to eight duplicates copies of the registers. If DCB is disabled, index [0] of each register is used.

- MAC Flow Control Register (MFLCN) Enables FC and passing of control packets to the host.
- Flow Control Configuration (FCCFG) Determines mode for Tx FC (No FC vs. link-based vs. priority-based). Note that if Tx FC is enabled then Tx CRC by hardware should be enabled as well (*HLREG0.TXCRCEN* = 1b).
- Flow Control Source Address Low, High (RAL[0], RAH[0]).
- Flow Control Destination Address Low, High (*FCAMACL, FCAMACH)* 6-byte FC multicast address.
- Priority Flow Control Type Opcode (PFCTOP) Contains the type and OpCode values for PFC.
- Flow Control Receive Threshold High (FCRTH $[7:0]$) $-$ A set of 13-bit high watermarks indicating receive buffer fullness. A single watermark is used in link FC mode and up to eight watermarks are used in PFC mode.
- Flow Control Receive Threshold Low (FCRTL[7:0]) $-$ A set of 13-bit low watermarks indicating receive buffer emptiness. A single watermark is used in link FC mode and up to eight watermarks are used in PFC mode.
- Flow Control Transmit Timer Value (FCTTV[3:0]) A set of 16-bit timer values to include in transmitted PAUSE frame. A single timer is used in link FC mode and up to eight timers are used in PFC mode.
- Flow Control Refresh Threshold Value (FCRTV) 16-bit PAUSE refresh threshold value (in legacy FC FCRTV[0] must be smaller than FCTTV[0]).

2.8.2.1 MAC Control Frames and Reception of Flow Control Packets

2.8.2.1.1 MAC Control Frame — Other than FC

The IEEE specification reserved the Ethertype value of 0x8808 for MAC control frames, which are listed in Table 2.21.

Table 2.21. MAC Control Frame Format

2.8.2.1.2 Structure of 802.3X FC Packets

802.3X FC packets are defined by the following three fields (see Table 2.22):

- 1. A match on the six-byte multicast address for MAC control frames or a match to the station address of the device (Receive Address register 0). The 802.3x standard defines the MAC control frame multicast address as 01-80-C2-00-00-01.
- 2. A match on the *Type* field. The *Type* field in the FC packet is compared against an IEEE reserved value of 0x8808.
- 3. A match of the MAC control *Opcode* field has a value of 0x0001.

Frame-based FC differentiates XOFF from XON based on the value of the PAUSE *Timer* field. Non-zero values constitute XOFF frames while a value of zero constitutes an XON frame. Values in the *Timer* field are in units of pause quanta (such as slot time). A pause quanta lasts 64 byte times, which is converted into an absolute time duration according to the line speed.

Note: XON frame signals the cancellation of the pause from that was initiated by an XOFF frame. Pause for zero pause quanta.

Table 2.22. 802.3X Packet Format

2.8.2.1.3 Priority Flow Control

DCB introduces support for multiple TCs assigning different priorities and bandwidth per TC. Link-level Flow Control (PAUSE) stops all the TCs. Priority Flow Control (PFC), known as Class Based Flow Control or CBFC, allows more granular Flow Control on the Ethernet link in a DCB environment as opposed to the PAUSE mechanism defined in 802.3X.

PFC is implemented to prevent the possibility of receive packet buffers overflow. Receive packet buffers overflow results in the dropping of received packets for a specific TC. Implement PFC by sending a timer indication to the transmitting station TC (XOFF) of a nearly full receive buffer condition at the integrated 10 GbE LAN controller. At this point the transmitter stops transmitting packets for that TC until the XOFF timer expires or a XON message is received for the stopped TC.

Similarly, once the integrated 10 GbE LAN controller receives a priority-based XOFF it stops transmitting packets for that specific TC until the XOFF timer expires or XON packet for that TC is received.

Figure 2.13. 802.3X Link Flow Control (PAUSE)

Link flow control (802.3X) causes all traffic to be stopped on the link. DCB uses the same mechanism of FC but provides the ability to do PFC on TCs, as shown in Figure 2.14.

Table 2.23. Packet Format for PFC

Table 2.24. Format of Priority Enable Vector

The Priority Flow Control Type Opcode (PFCTOP) register contains the type and OpCode values for PFC. These values are compared against the respective fields in the received packet.

Each of the eight timers refers to a specific User Priority (UP), such as Timer 0 refers to UP 0, etc. The integrated 10 GbE LAN controller binds a UP and timer to one of its TCs according to the UP-to-TC binding tables. Refer to the RTTUP2TC register for the binding of received PFC frames to Tx TCs, and to the RTRUP2TC register for the binding of transmitted PFC frames to Rx TCs.

Tx manageability traffic is bound to one the TCs via the MNGTXMAP register, and should thus be paused according to RTTUP2TC mapping when receiving PFC frames.

When a PFC frame is formatted by the integrated 10 GbE LAN controller, the same values are replicated into every *Timer* field and priority enable vector bit of all the UPs bound to the associated TC. These values are configured in the RTRUP2TC register.

The following rule is applicable for the case of multiple UPs that share the same TC (as configured in the RTTUP2TC register). When PFC frames are received with different timer values for the previously mentioned UPs, the traffic on the associated TC must be paused by the highest XOFF timer's value.

2.8.2.1.4 Operation and Rules

The integrated 10 GbE LAN controller operates in either link FC or in PFC mode. Note that enabling both modes concurrently is not allowed:

- Link FC is enabled by the *RFCE* bit in the MFLCN register.
- PFC is enabled per UP by the corresponding *RPFCE* bit in the MFLCN register, and globally by *MFLCN.RPFCM* bit.
- **Note:** Link FC capability must be negotiated between link partners via the auto-negotiation process. The PFC capability is negotiated via some higher level protocol and the resolution is usually provided to the software by the DCB management agent. It is the software device driver's responsibility to reconfigure the link FC settings (including RFCE and PRFCE) after the autonegotiation process was resolved.
- *Note:* Receiving a link FC frame while in PFC mode might be ignored or might pause TCs in an unpredictable manner. Receiving a PFC frame while in link FC mode is ignored. Flow control events that are ignored do not increment any flow control statistics counters.

Once the receiver has validated the reception of an XOFF, or PAUSE frame, the device performs the following:

- Increments the appropriate statistics register(s).
- Initialize the pause timer based on the packet's PAUSE *Timer* field (overwriting any current timer's value).

— For PFC, this is done per TC. If several UPs are associated with a TC, then the device sets the timer to the maximum value among all enabled *Timer* fields associated with the TC.

• Disable packet transmission or schedule the disabling of transmission after the current packet completes.

- For PFC, this is done per paused TC.
- Tx manageability traffic is bound to a specific TC as defined in the MNGTXMAP register, and is thus paused when its TC is paused.

Resumption of transmission can occur under the following conditions:

- Expiration of the PAUSE timer.
	- For PFC, this is done per TC.
- Receiving an XON frame (a frame with its PAUSE timer set to 0b).
	- For PFC, this is done per TC.

Both conditions clear the relevant TXOFF status bits in the Transmit Flow Control Status (TFCS) register and transmission can resume. Hardware records the number of received XON frames.

2.8.2.1.5 Timing Considerations

When operating at 10 GbE line speed, the integrated 10 GbE LAN controller must not begin to transmit a (new) frame more than 74 pause quanta after receiving a valid Link XOFF frame, as measured at the wires (a pause quantum is 512 bit times).

When operating at 1 GbE line speed, the integrated 10 GbE LAN controller must not begin to transmit a (new) frame more than two pause quanta after receiving a valid Link XOFF frame, as measured at the wires.

The 802.1Qbb draft 2.3, proposes that the tolerated response time for priority XOFF frames are the same as Link XOFF frames, or of two pause quanta otherwise. This extra budget is aimed to compensate the fact that decision to stop new transmissions from a specific TC must be taken earlier in the transmit data path than for the link flow control case.

2.8.2.2 PAUSE and MAC Control Frames Forwarding

Two bits in the Receive Control register control transfer of PAUSE and MAC control frames to the host. These bits are *Discard PAUSE Frames* (*DPF*) and *Pass MAC Control Frames* (*PMCF*). Note also that any packet must pass the L2 filters as well.

- The *DPF* bit controls the transfer of PAUSE packets to the host. The same policy applies to both link FC and PFC packets as listed in Table 2.25. Note that any packet must pass the L2 filters as well.
- The *Pass MAC Control Frames* (*PMCF*) bit controls the transfer of non-PAUSE packets to the host. Note that when link FC frames are not enabled (RFCE = 0b) then link FC frames are considered as MAC control frames for this case. Similarly, when PFC frames are not enabled (RPFCM = 0b) then PFC frames are considered as MAC control frames as well.
- *Note:* When virtualization is enabled, forwarded control packets are queued according to the regular switching procedure.

Table 2.25. Transfer of PAUSE Packet to Host (DPF Bit)

Table 2.25. Transfer of PAUSE Packet to Host (DPF Bit)

2.8.2.3 Transmitting PAUSE Frames

The integrated 10 GbE LAN controller generates PAUSE packets to ensure there is enough space in its receive packet buffers to avoid packet drop. The integrated 10 GbE LAN controller monitors the fullness of its receive FIFOs and compares it with the contents of a programmable threshold. When the threshold is reached, the integrated 10 GbE LAN controller sends a PAUSE frame. The integrated 10 GbE LAN controller supports both link FC and PFC — but not both concurrently. When DCB is enabled, it only sends PFC, and when DCB is disabled, it only sends link FC.

Note: Similar to receiving flow control packets previously mentioned, software can enable FC transmission by setting the *FCCFG.TFCE* field only after it is negotiated between the link partners (possibly by auto-negotiation).

2.8.2.3.1 Priority Flow Control (PFC)

The integrated 10 GbE LAN controller operates in either a link 802.3X compliant mode or in a PFC mode, but not in both at the same time.

The same watermarks mechanism is used for PFC and for 802.3X FC to determine when to send XOFF and XON packets. When PFC is used in the receive path, priority PAUSE packets are sent instead of 802.3X PAUSE packets. The format of priority PAUSE packets is described in Section [2.8.2.1.3](#page-60-0).

Specific considerations for generating PFC packets:

• When a PFC packet is sent, the packet sets all the UPs that are associated with the relevant TC (UPto-TC association in receive is defined in RTRUP2TC register).

2.8.2.3.2 Operation and Rules

The *TFCE* field in the Flow Control Configuration (FCCFG) register enables transmission of PAUSE packets as well as selects between the link FC mode and the PFC mode.

The content of the Flow Control Receive Threshold High (FCRTH) register determines at what point the integrated 10 GbE LAN controller transmits the first PAUSE frame. The integrated 10 GbE LAN controller monitors the fullness of the receive FIFO and compares it with the contents of FCRTH. When the threshold is reached, the integrated 10 GbE LAN controller sends a PAUSE frame with its pause time field equal to FCTTV.

At this time, the integrated 10 GbE LAN controller starts counting an internal shadow counter (reflecting the pause time-out counter at the partner end). When the counter reaches the value indicated in FCRTV register, then, if the PAUSE condition is still valid (meaning that the buffer fullness is still above the low watermark), an XOFF message is sent again.

Once the receive buffer fullness reaches the low water mark, the integrated 10 GbE LAN controller sends an XON message (a PAUSE frame with a timer value of zero). Software enables this capability with the XONE field of the FCRTL.

The integrated 10 GbE LAN controller sends a PAUSE frame if it has previously sent one and the FIFO overflows. This is intended to minimize the amount of packets dropped if the first PAUSE frame did not reach its target.

2.8.2.3.3 Flow Control High Threshold — FCRTH

The integrated 10 GbE LAN controller sends a PAUSE frame when the Rx packet buffer is full above the high threshold. The threshold should be large enough to overcome the worst case latency from the time that crossing the threshold is sensed until packets are not received from the link partner.

Referring to Annex O of IEEE802.1Qbb rev 2.3, worst case latency depends on three parameters:

- 1. Maximum frame size over the TC for which FCRTH is computed. It is referred as MaxFrame(TC).
- 2. Maximum frame size over the link (all TCs altogether). It is referred as MaxFrame(link).

Three values are envisaged for MaxFrame:

- 1.5 KB (Ethernet jumbo disabled)
- 9.5 KB (jumbo enabled)

Worst case latency, which is referred as Standard Delay Value (Std DV), is given by:

Std DV = MaxFrame(TC) + MaxFrame(link) + PFC Frame + 2 x Cable Delay + 2 x Interface Delay + Higher Layer Delay x Sec Y Transmit Delay

Std DV (bit time units) = MaxFrame(TC) + MaxFrame(link) + 672 + 2 x 5,556 + 2 x (25,600 + 8,192 + $2 \times 2,048$ + 6,144 x (MaxFrame(link) + 3,200)

MaxFrame(TC) term and MaxFrame(link) term included in Sec Y Transmit Delay correspond to worst case scenarios issued by the link partner. All other terms in Std DV formula must take in account worst case incoming traffic pattern which would lead to worst case buffer utilization as per the internal architecture of Rx packet buffer in the integrated 10 GbE LAN controller.

Internal architecture of the Rx packet buffer has the following restrictions:

- 1. Any packet starts at 32 byte aligned address.
- 2. Any packet has an internal status of 32 bytes. As a result, the Rx packet buffer is used at worst conditions when the Rx packet includes 65 bytes that are posted to the host memory. Assuming that the CRC bytes are not posted to host memory then in the worst case the Rx packet buffer can be filled at 1.44 higher rate than the wire speed (69-byte packet including CRC + 8-byte preamble + 12-byte back-to-back IFS consumes 4 x 32 bytes = 128 bytes on the Rx packet buffer).
- 3. An additional packet from the concerned traffic class may be inserted into the Rx packet buffer due to the internal loopback switch just before it is decided to issue XOFF to the link partner.

It leads to the following revised formula for the integrated 10 GbE LAN controller:

The integrated 10 GbE LAN controller DV (bit time units) = $1.44 \times$ [(MaxFrame(link) + 672 + 2 x 5,556 + 2 x (25,600 + 8,192 + 2 x 2,048) + 6,144 x (3,200)] + MaxFrame(TC) + MaxFrame(TC) x MaxFrame(link).

FCRTH must be set to the size of the Rx packet buffer allocated to the TC minus the integrated 10 GbE LAN controller DV.

Table 2.26. Integrated 10 GbE LAN Controller Delay Values (DV) Used For FCRTH

Note: 9.5 KB jumbo enabled/disabled is a global setting per port which concerns all TCs.

2.8.2.3.4 FC Low Threshold — FCRTL

The low threshold value is aimed to protect against wasted available host bandwidth. There is some latency from the time that the low threshold is crossed until the XON frame is sent and packets are received from the link partner. The low threshold must be set high enough so that the Rx packet buffer does not get empty before any new entire packets are received from the link partner. When considering data movement from the Rx packet buffer to host memory, then large packets represent the worst. Assuming the host bandwidth is about the bandwidth on the wire (when dual ports are active at a given time), and assuming a PCIe round trip is required to get the receive descriptors, we get the following formula for FCRTL:

FCRTL = $2 \times$ MaxFrame(TC) + PCIe round trip delay

PCIe round trip delay is assumed to be \sim 1 µs and it must cover for worst case incoming traffic pattern (buffer utilization by 1.44 than wire rate):

FCRTL (bit time units) = $2 \times$ MaxFrame(TC) + $1.44 \times 10,000$

Setting the FCRTL to lower values than expressed by the previous equation is permitted. It might simply result with potential sub-optimal use of the PCIe bus once bandwidth is available.

Table 2.27. Odem FCRTL

2.8.2.3.5 Packet Buffer Size

When FC is enabled, the total size of a TC packet buffer must be large enough for the Low and high thresholds. In order to avoid constant transmission of XOFF and XON frames it is recommended to add some space for hysteresis type of behavior. The difference between the two thresholds is recommended to be at least one frame size (when 9.5 KB jumbo frames are expected over the TC) and larger than a few frames in other cases (4.5 KB for instance). If the available Rx buffer is large enough, it is recommended to increase as much as possible the hysteresis budget. If the available Rx buffer is not large enough it might be required to cut both the low threshold as well as the hysteresis budget.

- For a PFC-enabled TC:
	- $-$ FCRTH = FCRTL + hysteresis budget = FCRTL + Max (MaxFrame(TC), 4.5 x 1024 bytes)
	- $-$ Rx packet buffer size = FCRTH + the integrated 10 GbE LAN controller DV (see Section [2.8.2.3.3](#page-65-0))
- For a best effort TC:
	- Rx packet buffer size = FCRTL plays here to avoid bubbles over PCIe

The total Rx packet buffer size available to a port for all its supported TCs is either 384 KB, 320 KB, or 256 KB, depending on the size allocated to the Flow Director table, 0 KB, 64 KB, or 128 KB, respectively.

The following table assumes four PFC-enabled TCs are defined over the port, of which two are allocated for loss less traffic types like iSCSI, etc. The table lists the recommended settings for the supported combinations. When less than 4 PFC-enabled TCs are defined, and/or when less than 8 TCs are defined, it is recommended to refer to the setting rules described in this section, in Section [2.8.2.3.3](#page-65-0). Note that reducing the number of TCs of a port to what is really needed, helps increasing the port's throughput.

Table 2.28. Some Recommended Rx Packet Buffer Settings

Notes: In some of the previous cases, it has been necessary to get compromised on the rules for hysteresis and FCRTL in order to fit the size available for Rx packet buffer.

In some other cases, after having applied all the rules there was an exceeding available Rx packet buffer left that has been used to extend the hysteresis budgets.

In all cases, FCRTH rule has been applied as is, since compromising on it is not allowed and extending it provides no performance benefits.

2.8.2.4 Link FC in DCB Mode

When operating in DCB mode, PFC is the preferred method of getting the best use of the link for all TCs. When connecting to switches that do no support (or enable) PFC, the integrated 10 GbE LAN controller can also throttle the traffic according to incoming link FC notifications. Following is the required device setting and functionality.

- The integrated 10 GbE LAN controller should be set to legacy link FC by setting *MFLCN.RFCE*.
- Receive XOFF pauses transmission in all TCs.
- Crossing the Rx buffer high threshold on any TC generates XOFF transmission. Each TC can have its own threshold configured by the FCRTH[n] registers.

- Crossing the Rx buffer low threshold on any TC generates XON transmission. This behavior is undesired. Therefore, software should not enable XON in this mode by clearing FCRTL[n].XONE bits in all TC.
- The FCTTV of all TCs must be set to the same value.

2.8.3 Inter Packet Gap (IPG) Control and Pacing

The integrated 10 GbE LAN controller supports transmission pacing by extending the IPG (the gap between consecutive packets). The pacing mode enables the average data rate to be slowed in systems that cannot support the full link rate (10 GbE, 1 GbE or 100 Mb/s). As listed in Table 2.29, the pacing modes work by stretching the IPG in proportion to the data sent. In this case the data sent is measured from the end of preamble to the last byte of the packet. No allowance is made for the preamble or default IPG when using pacing mode.

Example 1:

Consider a 64-byte frame. To achieve a 1 GbE data rate when link rate is 10 GbE and packet length is 64 bytes (16 Dwords), add an additional IPG of 144 Dwords (nine times the packet size to reach 1 GbE). When added to the default IPG gives an IPG of 147 Dwords.

Example 2:

Consider a 65-byte frame. To achieve a 1 GbE data rate when link rate is 10 GbE and packet length is 65 bytes (17 Dwords when rounded up) add an additional IPG of 153 Dwords (nine times the packet duration in Dwords). When added to the default IPG gives an IPG of 156 Dwords. Note that in this case, where the packet length counted in Dwords is not an integer, count any fraction of a Dword as an entire Dword for computing the additional IPG.

Table 2.29 lists the pacing configurations supported by the integrated 10 GbE LAN controller at link rates of 10 GbE. When operating at lower link speeds the pacing speed is proportional to the link speed.

Table 2.29. Pacing Speeds at 10 GbE Link Speed

Note: Pacing is configured in the *PACE* field of the Pause and Pace (PAP) register.

3.0 Initialization

3.1 Reset Operation

The integrated 10 GbE LAN controller reset sources are described in the sections that follow.

3.1.1 Reset Sources/Reset Order

Figure 3.1. Reset Tree

The different reset sources are organized in the following order (high-to-low):

- 1. Power Good Reset
- 2. Integrated I/O Reset
- 3. Physical Function Reset (PFLR)
- 4. Virtual Function Reset (VFLR)

A higher-level reset is either followed by a lower-level reset or directly resets the information related with a lower-level reset.

3.1.1.1 Power Good Reset

This reset signal is the master reset of the integrated 10 GbE LAN controller. It is level sensitive, and while it is 0b, all of the registers are held in reset.

Power Good Reset changes state during system power up.

3.1.1.2 Integrated I/O Reset

This is the reset event that replaces the PCIe Reset (PE_RST_N) signal in a discrete LAN controller. Most of the internal blocks of the integrated 10 GbE LAN controller are reset on the rising edge of this reset.

This reset might also reset the integrated PHY depending on WoL and manageability requirements.

3.1.1.2.1 Integrated I/O Cold/Warm Reset

When the SoC is about to assert an integrated I/O reset, it first issues an internal message to enable a graceful reset flow. Upon receiving this message, the integrated 10 GbE LAN controller:

- Stops sending new requests out to the Integrated I/O interfaces.
- Waits for all pending completion to arrive.
- Responds to all pending non-posted requests.

Further, during the period between receiving this message and the actual reset event, the integrated 10 GbE LAN controller is expected to respond to new incoming requests either normally or with a Unsupported Request (UR). Once these previous steps complete, the integrated 10 GbE LAN controller sends an acknowledge to the SoC to indicate that it might perform:

• A warm reset is equal to asserting the Integrated I/O reset

Or

• A cold reset. For example, a full power on

3.1.1.3 D3hot to D0 Transition

This is also known as an ACPI reset. The integrated 10 GbE LAN controller generates an internal reset on the transition from D3hot power state to D0 (caused after configuration writes from a D3-to-D0 power state). Note that this reset is per function and resets only the function that transitions from D3hot-to-D0 and does not reset the configuration space of the function. Its effect is equivalent to a software reset (Section [3.1.1.5.1](#page-72-0)).

3.1.1.4 Function Level Reset (FLR) Capability

The *FLR* bit is required for the Physical Function (PF) and per Virtual Function (VF). Setting this bit for a VF only resets the part of the logic dedicated to the specific VF and does not influence the shared part of the port. Setting the PF *FLR* bit resets the entire function.

3.1.1.4.1 FLR in Non-IOV Mode

A FLR reset to a function is equivalent to a $D0 \rightarrow D3 \rightarrow D0$ transition with the exception that this reset doesn't require any software device driver intervention in order to stop the master transactions of this function. FLR affects the device 1 parallel clock cycle from FLR assertion by default setting, or any other value defined by the *FLR Delay Disable* and *FLR Delay* fields in the PCIe Init Configuration 2 — Offset 0x02 word in the shared SPI Flash.

3.1.1.4.2 Physical Function FLR (PFLR)

A FLR reset to the PF function in an IOV mode is equivalent to a FLR reset in non-IOV mode. All VFs in the PCIe function of the PF are affected.

The affected VFs are not notified of the reset in advance. The *RSTD* bit in VFMailbox[n] is set following the reset (per VF) to indicate to the VFs that a PF FLR took place. Each VF is responsible to probe this bit (such as after a timeout).

3.1.1.4.3 Virtual Function FLR (VFLR)

A VF operating in an IOV mode can issue a FLR. VFLR resets the resources allocated to the VF (like disabling the queues and masking interrupts). It also clears the PCIe configuration for the VF. There is no impact on other VFs or on the PF.

Tx and Rx flows for the queues allocated to this VF are disabled. All pending read requests are dropped and PCIe read completions to this function can be completed as unsupported requests.

Note: Clearing the IOV *Enable* bit in the IOV structure is equivalent to a VFLR to all VFs in the same port.

A VFLR does not release queues that were blocked due to malicious events. The PF device driver needs to release them using the matching bit in *WQBR_RX* and *WQBR_TX* registers. The matching bits in these registers should be cleared after each VFLR, even if not caused due to a malicious event.

PF driver should clear the VF's VFMBMEM after a VFLR is detected.

3.1.1.5 Soft Resets

3.1.1.5.1 Software Reset

A software reset is done by writing to the *Device Reset* bit of the Device Control (CTRL.RST) register. The integrated 10 GbE LAN controller re-reads the per-function shared SPI Flash fields after software reset. Bits that are not normally read from the shared SPI Flash are reset to their default hardware values.

Note: This reset is per function and resets only the function that received the software reset.

PCI configuration space (configuration and mapping) of the device is unaffected. The MAC might or might not be reset (see [Section](#page-75-0) 3.1.3).

Prior to issuing a software reset, the software device driver needs to execute the master disable algorithm as defined in Section [4.1.3.3.2](#page-94-0).

- 1. Clear the Flow Control enablement in the MAC by clearing the MFLCN.RFCE (or just clear the entire register).
- 2. Software should wait \sim 10 µs.
- 3. Software polls the *TFCS.TC_XON*[0] = 0b (most of the time it is expected to be found at 0b while maximum poll time is always shorter than the maximum expected PAUSE time before the software reset was initiated).
- 4. Software maps the manageability transmit TC (setting the MNGTXMAP register) and then map the user priority of manageability traffic to the manageability TC (setting the RTRUP2TC and RTTUP2TC registers).
- 5. Software then waits \sim 10 μ s.
- 6. Software can re-enable the FC as part of the rest of the initialization flow.

3.1.1.5.2 Physical Function (PF) Software Reset

A software reset by the PF in IOV mode has the same consequences as a software reset in a non-IOV mode.

The procedure for PF software reset is as follows:

- 1. The PF driver disables master accesses by the device through the master disable mechanism (see Section [4.1.3.3.2](#page-94-0)). Master disable affects all VFs traffic.
- 2. Execute the procedure described in [Section](#page-74-0) 3.1.2 to synchronize between the PF and VFs.

VFs are expected to timeout and check on the *RSTD* bit in order to identify a PF software reset event. The *RSTD* bits are cleared on read.

3.1.1.5.3 VF Software Reset

A software reset applied by a VF is equivalent to a FLR reset to this VF with the exception that the PCIe configuration bits allocated to this function are not reset. It is activated by setting the VTCTRL.RST bit.

3.1.1.5.4 Force TCO

This reset is generated when manageability logic is enabled. It is only generated if enabled by the *Force TCO Reset* bit in the Common Firmware Parameters word in the shared SPI Flash. If enabled by the shared SPI Flash, the firmware triggers a port reset by setting the *CTRL.RST* bit. In pass-through mode it is generated when receiving a Force TCO SMB or NC-SI command with bit 0 set.

3.1.1.6 Link Reset

Also referred to as MAC reset.

Initiated by writing the *Link Reset* bit of the Device Control register (CTRL.LRST).

A link reset is equivalent to a software reset $+$ reset of the MAC $+$ reset of the PHY. The integrated 10 GbE LAN controller re-reads the per-function shared SPI Flash fields after link reset. Bits that are not normally read from the shared SPI Flash are reset to their default hardware values. Note that this reset is per function and resets only the function that received the link reset.

The PF in IOV mode can generate a link reset.

Prior to issuing link reset the software device driver needs to execute the master disable algorithm as defined in Section [4.1.3.3.2](#page-94-0).

3.1.1.7 PHY Resets

A PHY reset event causes a link down and restarts the auto-negotiation process. This can take a few seconds to complete, which might result in the drop of the TCP sessions with the host and/or with a Manageability Controller (MC). Because the PHY can be accessed by the MC (via internal firmware) and by the software device driver concurrently, the software device driver should coordinate any PHY reset with the firmware using the following procedure:

- 1. Ensure that the MMNGC.MNG_VETO bit is cleared. If it is set, the MC requires a stable link and thus the PHY should not be reset at this stage. The software device driver can skip the PHY reset (if it is not mandatory) or wait for this bit to be cleared by the MC. See [Section](#page-78-0) 3.2 for more details on *MNG_VETO* bit.
- 2. Take ownership of the relevant PHY using the flow described in [Section](#page-651-0) 9.8.4.
- 3. Reset the PHY using register configuration.

3.1.2 Reset in a PCI-IOV Environment

Several mechanisms are provided to synchronize reset procedures between the PF and the VFs.

3.1.2.1 RSTI/RSTD

This mechanism is provided specifically for a PF software reset but can be used in other reset cases as follows.

- One of the following reset cases takes place:
	- Power Good Reset
	- Integrated I/O Reset
	- D3hot-to-D0 transition
	- FLR
	- Software reset by the PF
- The integrated 10 GbE LAN controller sets the *RSTI* bits in all the VF Mailbox registers. Once the reset completes, each VF can read its VF Mailbox register to identify a reset in progress.
	- The VF can poll the *RSTI* bit to detect if the PF is in the process of configuring the device.
- Once the PF completes configuring the device, it sets the CTRL_EXT.PFRSTD bit. As a result, the integrated 10 GbE LAN controller clears the *RSTI* bits in all the VF Mailbox registers and sets the *Reset Done (RSTD)* bits in all the VFMailbox registers.
	- The VF might read the *RSTD* bit to detect that a reset has occurred. The *RSTD* bit is cleared on read.

3.1.2.2 VF Receive Enable — PFVFRE / VF Transmit Enable — PFVFTE

This mechanism insures that a VF cannot transmit or receive before the Tx and Rx path have been initialized by the PF.

- The *PFVFRE* register contains a bit per VF. When the bit is set to 0b, assignment of an Rx packet for the VF's pool is disabled. When set to 1b, the assignment of an Rx packet for the VF's pool is enabled.
- The *PFVFTE* register contains a bit per VF. When the bit is set to 0b, fetching data for the VF's pool is disabled. When set to 1b, fetching data for the VF's pool is enabled. Fetching descriptors for the

VF pool is maintained, up to the limit of the internal descriptor queues — regardless of *PFVFTE* settings.

PFVFTE and *PFVFRE* are initialized to zero (VF Tx and Rx traffic gated) following a PF reset. The relevant bits per VF are also initialized by a VF software reset or VFLR.

3.1.3 Reset Effects

The resets listed in [Section](#page-70-0) 3.1.1 affect the following registers and logic:

Table 3.1. Reset Effects — Common Resets

Table 3.2. Reset Effects — Per Function Resets

Table 3.3. Reset Effects -Virtual Function Resets

Table 3.1 Through Table 3.3 Notes:

- 1. If AUX_PWR = 0b the wake up context is reset (*PME_Status* and *PME_En* bits should be 0b at reset if the integrated 10 GbE LAN controller does not support PME from D3cold).
- 2. The following register fields do not follow the general rules previously described:
	- a. ESDP registers Reset on Power Good Reset only.
	- b. LED configuration registers Reset on Power Good Reset and on software reset events.
	- c. The *Aux Power Detected* bit in the PCIe Device Status register is reset on Power Good Reset and Integrated I/O Reset only.
	- d. FLA Reset on Power Good Reset only.
	- e. RAH/RAL[n, where n>0], MTA[n], VFTA[n], WUPM[n], FFMT[n], FFVT[n], TDBAH/TDBAL, and RDBAH/RDVAL registers have no default value. If the functions associated with these registers are enabled they must be programmed by software. Once programmed, their value is preserved through all resets as long as power is applied.
	- f. Statistic registers (physical function)
- 3. The wake up context is defined in the PCI Bus Power Management Interface specification (sticky bits). It includes:
	- a. *PME_En* bit of the Power Management Control/Status Register (PMCSR).
	- b. *PME_Status* bit of the PMCSR.
	- c. *Aux_En* bit in the PCIe registers.
	- d. The device requester ID (since it is required for PM_PME TLP).
	- The shadow copies of these bits in the Wake Up Control (WUC) register are treated identically.
- 4. Refers to bits in the WUC register that are not part of the wake up context (the *PME_En* and *PME_Status* bits). The WUFC register is not part of the wake up context and is reset as part of the data path.
- 5. The Wake Up Status (WUS) registers include the following:
	- a. WUS register.
	- b. Wake Up Packet Length (WUPL) register.
	- c. Wake Up Packet Memory (WUPM) register.
- 6. The MAC cluster and the PHY are reset by the appropriate event only if the manageability unit is disabled and the host is in a low-power state with WoL disabled. WoL disabled means either AUX_PWR pin is cleared, or the *APM Enable* bit in shared SPI Flash Control Word 3 is disabled, or ACPI is disabled (all wake up filters are disabled or PME_EN bit is disabled in PMCSR register).
- 7. The contents of the following memories are cleared to support the requirements of PCIe FLR:
	- a. The Tx packet buffers.
	- b. The Rx packet buffers.

- 8. Sticky bits and hardware initialization bits (indicated as HwInit) in the PCI Configuration registers are cleared only by Power Good Reset reset.
- 9. The following register fields are not affected by FLR or PFLR:
- Max Payload Size in the Device Control register
- 10. These registers include:
	- a. VFEICS.
	- b. VFEIMS.
	- c. VFEIAC.
	- d. VFEIAM.
	- e. VFEITR 0-2.
	- f. VFIVAR0.
	- g. VFIVAR_MISC.
	- h. VFPBACL.
	- i. VFMailbox.

11. These registers include:

- a. VFEICS.
- b. VFEIMS.
- c. VFEIMC.
- d. VFEIAC.
- e. VFEIAM.
- f. VFEICR.
- g. EITR 0-2.
- h. VFIVAR0.
- i. VFIVAR_MISC.
- j. VFPBACL.
- k. VFMailbox.
- l. RSCINT

12. These registers include specific VF bits in the FVRE and FVTE registers are cleared as well.

- 13. These registers include:
	- a. MSI/MSI-X enable bits.
	- b. BME.
	- c. Error indications.
- 14. Rx and Tx counters might miss proper counting due to VFLR indicating more packets than those ones actually transferred. It could happen if VFLR happened after counting occurred but before Tx or Rx completed.
- 15. Will not be reset in case the *VETO* bit is asserted by manageability.
- *Note:* Unless specified otherwise the integrated 10 GbE LAN controller's on-die memories are reset together with the functional block(\bar{s}) they belong to.

3.2 Queue Disable

See Section [3.5.7.1.1](#page-85-0) for details on disabling and enabling an Rx queue.

See Section [3.5.8.1.1](#page-87-0) for details on disabling and enabling a Tx queue.

3.3 Function Disable

3.3.1 General

The integrated 10 GbE LAN controller provides support for BIOS to selectively enable or disable one or both LAN device(s) in the system.

3.3.2 Overview

Device presence (or non-presence) must be established early during BIOS execution, in order to ensure that BIOS resource-allocation (of interrupts, of memory or IO regions) is done according to devices that are present only. This is frequently accomplished using a BIOS Configuration Values Driven on Reset (CVDR) mechanism. The integrated 10 GbE LAN controller's LAN-disable mechanism is implemented in order to be compatible with such a solution. These straps might be controlled by BIOS using a dedicated register in the SoC. Refer to the BIOS Writer's Guide for more details.

LAN ports and/or PCIe functions can be disabled by:

- The LAN DIS n[x]straps (one strap per LAN port) are read by the integrated 10 GbE LAN controller on reset to determine the LAN enablement.
- One of the LAN ports can be disabled using a shared SPI Flash configuration.

Disabling a LAN port affects the PCI function it resides on. When function 0 is disabled (either LAN0 or LAN1) then it does not disappear from the PCIe configuration space. Rather, the function presents itself as a dummy function. The device ID and class code of this function changes to other values (dummy function device ID (See Section [8.2.2.2\)](#page-453-0), class code 0xFF0000). In addition, the function does not require any I/O space, and does not require an interrupt line. It requires a minimal memory space (4 KB) that is not mapped to internal registers.

Mapping between function and LAN ports is listed in the following table.

Table 3.4. PCI Functions Mapping

The following rules apply to function disable:

- When function 0 is disabled, it is converted into a dummy PCI function. Function 1 is not affected.
- When function 1 is disabled, it disappears from the PCI configuration space.

- The disabled LAN port is still available for manageability purposes through the shared SPI Flash mechanism.
- The disabled LAN port is still available for manageability purposes if disabled through the shared SPI Flash. In this case, and if the *LPLU* bit is set, the PHY attempts to create a link at the lowest supported speed. The disabled LAN port is not available for manageability purposes if disabled through the LAN DIS $N[x]$ strap mechanism.
- Dummy function mode should not be used in PCI IOV mode (since PF0 is required to support certain functionality).

The following shared SPI Flash Control Word 2 bits control function disable:

- One PCI function can be enabled or disabled according to the *LAN_PCI_DISABLE* field (reflected in *DEV_FUNC_EN.LAN_PCI_DISABLE* bit).
- The *LAN Disable Select* field (reflected in *DEV_FUNC_EN.LAN_DISABLE_SELECT* bit) indicates which function is disabled.
- The *LAN_FUNCTION_SEL* field (reflected in *FACTPS.LAN_FUNCTION_SEL* bit) defines the correspondence between LAN port and PCI function.

When a particular LAN is fully disabled, all internal clocks to that LAN are disabled, the device is held in reset, and the internal PHY for that LAN is powered down. In both modes, the device does not respond to PCI configuration cycles. Effectively, the LAN device becomes invisible to the system from both a configuration and power consumption standpoint.

3.3.3 Control Options

Note: Mapping LAN0 and LAN1 to PCI function 0 and PCI function 1 is controlled by the *FACTPS.LAN_FUNCTION_SEL* field.

LAN0 and LAN 1 can be disabled by BIOS by driving the LAN_DIS_n[x] pins respectively to low. These pins are strapping options, sampled at Power Good Reset or at integrated I/O reset.

3.3.4 Event Flow for Enable/Disable Functions

This section describes the driving levels and event sequence for device functionality.

Following a Power Good Reset or integrated I/O reset events the LAN_DIS_n[x] signals should be driven high for normal operation. If any of the LAN functions are not required statically, its associated disable strapping pin can be configured statically to low.

3.3.4.1 BIOS Disable the LAN Function at Boot Time by the Using Strapping Option

Assume that following a power-up sequence $LAN_DIS_n[x]$ (strap_gbe_lan_dis_n <n> signals are driven high.

- 1. Integrated I/O is established following an Integrated I/O reset.
- 2. BIOS recognizes that a LAN function in the integrated 10 GbE LAN controller should be disabled.
- 3. The BIOS drives the LAN_DIS_n[x] signal to a low level.
- 4. BIOS issues an Integrated I/O reset.
- 5. As a result, the integrated 10 GbE LAN controller samples the LAN_DIS_n[x] signals and disables the LAN function and issues an internal reset to this function.
- 6. The BIOS might start with the device enumeration procedure (the disabled LAN function is invisible; changed to dummy function).

- 7. Proceed with normal operation.
- 8. Re-enable could be done by driving the LAN_DIS_n[x] signal high and then requesting the end user to issue a warm boot to initialize new bus enumeration.

3.3.4.2 Multi-Function Advertisement

If one of the LAN devices is disabled and function 0 is the only active function, the integrated 10 GbE LAN controller is no longer a multi-function device. The integrated 10 GbE LAN controller normally reports 0x80 in the *PCI Configuration Header* field (*Header Type*), indicating multi-function capability. However, if a LAN is disabled and only function 0 is active, the integrated 10 GbE LAN controller reports 0x0 in this field to signify single-function capability.

3.3.4.3 Interrupt Use

When both LAN devices are enabled, the integrated 10 GbE LAN controller uses the PCI legacy interrupts of both ports for interrupt reporting. The shared SPI Flash configuration controls the *Interrupt Pin* field of the PCI configuration header to be advertised for each LAN device to comply with PCI specification requirements.

However, if either LAN device is disabled, then the legacy PCI interrupt of port A must be used for the remaining LAN device, therefore the shared SPI Flash configuration must be set accordingly. Under these circumstances, the *Interrupt Pin* field of the PCI header always reports a value of 0x1, indicating INTA# pin usage, which means legacy PCI interrupt of port A is used.

3.3.4.4 Power Reporting

When both LAN devices are enabled, the PCI Power Management register block has the capability of reporting a common power value. The common power value is reflected in the *Data* field of the PCI Power Management registers. The value reported as common power is specified via a shared SPI Flash field, and is reflected in the *Data* field each time the *Data_Select* field has a value of 0x8 (0x8 = common power value select).

When only one LAN port is enabled and the integrated 10 GbE LAN controller appears as a singlefunction device, the common power value, if selected, reports 0x0 (undefined value), as common power is undefined for a single-function device.

3.4 Device Disable

3.4.1 Overview

In order to disable the device, both LAN_DIS_n[x] signals should be tied statically to low. When sampled at a Power Good Reset or integrated I/O reset events, the integrated 10 GbE LAN controller is disabled. It is held in reset and power-down mode (some clocks are still running), and digital I/O pins are at High-Z if *DEV_FUNC_EN.DEV_OFF_EN* bit was set in the shared SPI Flash control word 1. As an example, digital I/O pins are in an electrical off state where pull-up/pull-down resistors are at their defined values. The manageability interface is also disabled in this state.

3.4.2 BIOS Disable of the Device at Boot Time by Using the Strapping Option

Assume that following a power-up sequence $LAN_DIS_n[x]$ signals are driven high.

1. Integrated I/O is established following an Integrated I/O reset.

- 2. BIOS recognizes that the integrated 10 GbE LAN controller should be disabled.
- 3. The BIOS drives the LAN_DIS_n[x] signals to the low level.
- 4. BIOS issues an Integrated I/O reset.
- 5. As a result, the integrated 10 GbE LAN controller samples the LAN_DIS_n[x] signals and disables the LAN ports and the Integrated I/O connection.
- 6. Re-enable can be done by driving high at least one of the LAN_DIS_n[x] signals and then issuing an Integrated I/O reset to restart the device.

3.5 Software Initialization and Diagnostics

3.5.1 Introduction

This section discusses general software notes for the integrated 10 GbE LAN controller, especially initialization steps. These include:

- General hardware power-up state
- Basic device configuration
- Interrupts initialization
- Initialization of transmit
- Receive initialization
- Link configuration
- Software reset capability
- Statistics
- Diagnostic hints
- Virtualization support initialization
- Security (IPSec support initialization

3.5.2 Power-Up State

When the integrated 10 GbE LAN controller powers up, it automatically reads the shared SPI Flash. The shared SPI Flash contains sufficient information to bring the link up and configure the integrated 10 GbE LAN controller for manageability and/or APM wake up. However, software initialization is required for normal operation.

3.5.3 Initialization Sequence

The following sequence of commands is typically issued to the device by the software device driver in order to initialize the integrated 10 GbE LAN controller to normal operation. The major initialization steps are:

- 1. Disable interrupts.
- 2. Issue a Power Good Reset and perform general configuration (see [Section](#page-82-0) 3.5.3.2).
- 3. Wait for the shared SPI Flash auto-read completion.
- 4. Wait for manageability configuration done indication.
- 5. Wait until the DMA initialization completes (RDRXCTL.DMAIDONE).
- 6. Setup the PHY and the link see Section B.
- 7. Initialize all statistical counters see [Section](#page-82-1) 3.5.5.

- 8. Initialize receive see [Section](#page-83-0) 3.5.7.
- 9. Initialize transmit see [Section](#page-86-0) 3.5.8.
- 10. Initialize Virtualization support see [Section](#page-88-0) 3.5.9
- 11. Enable interrupts see Section [3.5.3.1.](#page-82-2)

3.5.3.1 Interrupts During Initialization

Most software device drivers disable interrupts during initialization to prevent re-entrance. Interrupts are disabled by writing to the EIMC register. Note that the interrupts need to also be disabled after issuing a Power Good Reset reset, so a typical driver initialization flow is:

- 1. Disable interrupts.
- 2. Issue a Power Good Reset.
- 3. Disable interrupts (again).

After initialization completes, a typical software device driver enables the desired interrupts by writing to the IMS register.

3.5.3.2 Global Reset and General Configuration

Power Good Reset = software reset + link reset.

Device initialization typically starts with a software reset that puts the device into a known state and enables the software device driver to continue the initialization sequence. Following a global reset the software device driver should poll the CTRL.RST until it is cleared and then wait at least 10 ms to enable a smooth initialization flow.

To enable flow control, program the FCTTV, FCRTL, FCRTH, FCRTV and FCCFG registers. If flow control is not enabled, these registers should be written with 0x0. If Tx flow control is enabled, then Tx CRC by hardware should be enabled as well (HLREG0.TXCRCEN = 1b). Refer to Section [2.8.2.3.2](#page-64-0) through Section [2.8.2.3.5](#page-67-0) for recommended settings of the Rx packet buffer sizes and flow control thresholds.

Note: FCRTH[n].RTH fields must be set by default regardless if flow control is enabled or not. FCRTH[n].FCEN should be set to 0b if flow control is not enabled as all the other registers previously indicated.

The link inter-connect configuration according to the electrical specification of the relevant electrical interface should be set prior to the link setup. This configuration is done through the PHY image section of the shared SPI Flash by applying the appropriate settings to the link interconnect block.

3.5.4 Link Initialization

Refer to Section B.4.1 for the initialization and link setup steps.

3.5.5 Initialization of Statistics

Statistics registers are hardware-initialized to values as detailed in each particular register's description. The initialization of these registers begins upon transition to a D0 active power state (when internal registers become accessible, as enabled by setting the *Memory Access Enable* field of the PCIe Command register), and is guaranteed to complete within 1 ms of this transition. Note that access to statistics registers prior to this interval might return indeterminate values.

All statistical counters are cleared on read and a typical software device driver reads them (thus making them zero) as a part of the initialization sequence.

Queue counters are mapped using the RQSMR registers for Rx queues, and TQSM registers for Tx queues. Refer to the RQSMR register section for RQSMR setup, and to the TQSM register section for TQSM setup. Note that if software requires the queue counters, the RQSMR and TQSM registers must be reprogrammed following a device reset.

3.5.6 Interrupt Initialization

3.5.6.1 Working with Legacy or MSI Interrupts

- Software device drivers associate between Tx and Rx interrupt causes and the EICR register by setting the IVAR[n] registers
- Program the SRRCTL[n].RDMTS per receive queue if software uses the Receive Descriptor Minimum Threshold Interrupt (RDMTI).
- All interrupts should be set to zero no auto clear in the EIAC register. Following an interrupt software can read the EICR register to check for the interrupt causes.
- Set the auto mask in the EIAM register according to the preferred mode of operation.
- Set the interrupt throttling in the EITR[n] and GPIE according to the preferred mode of operation.
- Software enables the required interrupt causes by setting the EIMS register.

3.5.6.2 Operating with MSI-X

- The operating system/BIOS sets hardware to MSI-X mode and programs the MSI-X table as part of the device enumeration procedure.
- The software device driver associates between interrupt causes and MSI-X vectors and the throttling timers $EITR[n]$ by programming the IVAR $[n]$ and IVAR_MISC registers.
- Program the SRRCTL[n].RDMTS (per receive queue) if software uses the receive descriptor minimum threshold interrupt.
- The EIAC[n] registers should be set to auto clear for transmit and receive interrupt causes (for best performance). The EIAC bits that control the other and TCP timer interrupt causes should be set to 0b — no auto clear.
- Set auto mask in the EIAM and EIAM[n] registers according to the preferred mode of operation.
- Set the interrupt throttling in the EITR[n] and GPIE registers according to the preferred mode of operation.
- Software enables the required interrupt causes by setting the EIMS[n] registers.

3.5.7 Receive Initialization

Initialize the following register tables before receive and transmit is enabled:

- Set *CTRL_EXT.Extended VLAN* bit if needed
- Receive Address (*RAL[n]* and *RAH[n]*) for used addresses and Receive Address High RAH[n].VAL=0b for unused addresses
- Unicast Table Array *PFUTA*
- VLAN Filter Table Array *VFTA[n]*
- VLAN Pool Filter *PFVLVF[n]*
- MAC Pool Select Array *MPSAR[n]*
- VLAN Pool Filter Bitmap *PFVLVFB[n].*

Program the Receive Address register(s) (*RAL[n], RAH[n]*) per the station address. This can come from the shared SPI Flash or from any other means (for example, it could be stored anywhere in the shared SPI Flash or even in the platform PROM for a LOM design).

Set up the Multicast Table Array — *MTA* registers. Assuming the entire table was zeroed by the last reset, only the desired multicast addresses should be permitted (by writing 0x1 to the corresponding bit location). Set the *MCSTCTRL.MFE* bit if multicast filtering is required.

Set up the VLAN Filter Table Array — *VFTA* if VLAN support is required. Assuming the entire table was zeroed by the last reset, only the desired VLAN addresses should be permitted (by writing 0x1 to the corresponding bit location).Set the *VLNCTRL.VF*E bit if VLAN filtering is required.

Initialize the flexible filters 7:0 — Flexible Host Filter Table (*FHFT_FILTER*) registers.

After all memories in the filter units previously indicated are initialized, enable ECC reporting by setting the *RXFECCERR0.ECCFLT_EN* bit.

Program the different Rx filters and Rx off loads via registers FCTRL, VLNCTRL, MCSTCTRL, RXCSUM, RQTC, RFCTL, MPSAR, RSSRK, RETA, SAQF, DAQF, SDPQF, FTQF, SYNQF, ETQF, ETQS, RDRXCTL, and RSCDBU.

Note: Because NFS detection is not supported, the *RFCTL.NFSW_DIS* and *RFCTL.NFSR_DIS* bits should be set to 1b.

Program RXPBSIZE, MRQC, PFQDE, RTRUP2TC, and MFLCN.RFCE registers according to virtualization mode.

Enable receive jumbo frames by setting *HLREG0.JUMBOEN* in the following case:

- 1. Jumbo packets are expected. Set *MAXFRS.MFS* to the expected maximum packet size.
- 2. Enable receive coalescing if required as described in [Section](#page-86-1) 3.5.7.2.

3.5.7.1 Receive Queues Enable

The following should be done for each receive queue:

- 1. Allocate a region of memory for the receive descriptor list.
- 2. Receive buffers of appropriate size should be allocated and pointers to these buffers should be stored in the descriptor ring.
- 3. Program the descriptor base address with the address of the region (registers RDBAH and RDBAL).
- 4. Set the length register to the size of the descriptor ring (register RDLEN).
- 5. Program SRRCTL associated with this queue according to the size of the buffers and the required header control.
- 6. Set the *RXDCTL[n].RLPML* field enabled by the *RXDCTL[n].RLPML_EN* limiting the maximum Rx packet size. This setting is optional enabling the software to use smaller buffers than the size defined by the *SRRCTL[n].BSIZEPACKET*. Software might not use smaller buffers than defined by the *SRRCTL[n]* on Rx queues that enables RSC.
- 7. If header split is required for this queue, program the appropriate PSRTYPE for the appropriate headers.
- 8. Program RSC mode for the queue via the RSCCTL register.
- 9. Program RXDCTL with appropriate values including the queue *Enable* bit. Note that packets directed to a disabled queue are dropped.
- 10. Poll the RXDCTL register until the *Enable* bit is set. The tail should not be bumped before this bit was read as 1b.

11. Bump the tail pointer (RDT) to enable descriptors fetching by setting it to the ring length minus one.

Enable the receive path by setting *RXCTRL.RXEN*. This should be done only after all other settings are done. If software uses the receive descriptor minimum threshold interrupt, that value should be set.

3.5.7.1.1 Dynamic Enabling and Disabling of Receive Queues

Receive queues can be enabled or disabled dynamically using the following procedure.

3.5.7.1.1.1 Enabling

• Follow the per-queue initialization described in the previous section.

3.5.7.1.1.2 Disabling

- Disable the routing of packets to this queue by re-configuring the Rx filters.
- If RSC is enabled on the specific queue and VLAN strip is enabled as well then wait two ITR expiration times (ensure all open RSCs completed).
- Disable the queue by clearing the *RXDCTL.ENABLE* bit. The integrated 10 GbE LAN controller stops fetching and writing back descriptors from this queue. Any further packet that is directed to this queue is dropped. If a packet is being processed, the integrated 10 GbE LAN controller completes the current buffer write. If the packet spreads over more than one data buffer, all subsequent buffers are not written.
- The integrated 10 GbE LAN controller clears the *RXDCTL.ENABLE* bit only after all pending memory accesses to the descriptor ring are done. The software device driver should poll this bit before releasing the memory allocated to this queue.
- Once the *RXDCTL.ENABLE* bit is cleared the software device driver should wait an additional amount of time (\sim 100 μ s) before releasing the memory allocated to this queue.

The Rx path can be disabled only after all the receive queues are disabled.

Note: As there could be additional packets in the receive packet buffer targeted to the disabled queue and the arbitration could be such that it would take a long time to drain these packets, if software re-enables a queue before all packets to that queue were drained, the enabled queue could potentially get packets directed to the old configuration of the queue. For example, VM goes down and a different VM gets the queue. The software device driver should delay the re-enablement of the queue until it is guaranteed there are no more packets directed to this queue in the packet buffer.

3.5.7.2 RSC Enablement

RSC enablement as well as RSC parameter settings are assumed as static. It should be enabled prior to receiving and can be disabled only after the relevant Rx queue(s) are disabled.

3.5.7.2.1 RSC Global Setting

- Enable global CRC stripping via the HLREG0 register (hardware default setting).
- Software device driver should set the *RDRXCTL.RSCACKC* bit that forces RSC completion on any change of the *ACK* bit in the Rx packet relative to the RSC context.
- The *SRRCTL[n].BSIZEHEADER* (header buffer size) bit must be larger than the packet header (even if header split is not enabled). A minimum size of 128 bytes for the header buffer addresses this requirement.

3.5.7.2.2 RSC Per Queue Setting

- Enable RSC and configure the maximum allowed descriptors per RSC by setting the *MAXDESC* and *RSCEN* fields in the RSCCTL[n] register.
- Use a non-legacy descriptor type by setting the *SRRCTL[n].DESCTYPE* bit to non-zero values.
- TCP header recognition: the *PSR_type4* bit in the PSRTYPE[n] registers should be set.
- The *SRRCTL[n].BSIZEPACKET* (packet buffer size) must be 2 KB at minimum.
- Interrupt setting:
	- Interrupt moderation must be enabled by setting the *EITR[n].ITR_INTERVAL* bit to a value greater than zero. The *ITR Interval* bit must be larger than the *RSC Delay* field described later. Note that if the *CNT_WDIS* bit is cleared (write enable), the ITR *Counter* bit should be set to 0b.
	- The *RSC_DELAY* field in the *GPIE* register should be set to the expected system latency descriptor write-back cycles. 4 to 8 $\overline{\text{u}}$ s should be sufficient in most cases. If software sees cases where RSC did not complete as expected (following EITR interrupt assertion), then the *RSC Delay* field might need to be increased.
	- Map the relevant Rx queues to an interrupt by setting the relevant IVAR registers.

3.5.7.3 Flow Director Initialization

Flow Director initialization is described in [Section](#page-86-2) 3.5.7.3.

3.5.8 Transmit Initialization

- Program the HLREG0 register according to the MAC behavior needed.
- Program the TCP segmentation parameters via registers DMATXCTL (while keeping the *TE* bit cleared), DTXTCPFLGL, and DTXTCPFLGH.
- Refer to the *TIPG* description in [Section](#page-69-0) 2.8.3 for more details.
- Set *RTTDCS.ARBDIS* to 1b.

- Program the DTXMXSZRQ, TXPBSIZE, TXPBTHRESH, MTQC, and MNGTXMAP registers according to virtualization mode.
- Clear *RTTDCS.ARBDIS* to 0b.
- Legacy software device drivers that uses queue zero and assumes it is enabled by default, should at this stage, set queue zero parameters as described in the section that follows.
- Enable the transmit path by setting the *DMATXCTL.TE* bit.

3.5.8.1 Transmit Queues Enable

The following steps should be done once for each transmit queue:

- 1. Allocate a region of memory for the transmit descriptor list.
- 2. Program the descriptor base address with the address of the region (TDBAL and TDBAH).
- 3. Set the length register to the size of the descriptor ring (TDLEN).
- 4. If needed, set TDWBAL/TWDBAH to enable head write back.
- 5. Program the TXDCTL register with the desired TX descriptor write-back policy (see the recommended values in the register description).
- 6. Enable the queue using the *TXDCTL.ENABLE* bit. Poll the TXDCTL register until the *Enable* bit is set.
- **Note:** Oueue 0 is enabled by default when the *DMATXCTL.TE* bit is set. If transmit is already enabled (*DMATXCTL.TE* bit is set), this queue should be disabled (clear *TXDCTL.ENABLE* bit) before changing the basic queue parameters (TDBAL, TDBAH, TDLEN, TDWBAL/TWDBAH).
- *Note:* The tail register of the queue (TDT) should not be bumped until the queue is enabled.

3.5.8.1.1 Dynamic Enabling and Disabling of Transmit Queues

Transmit queues can be enabled or disabled dynamically given the following procedure is followed.

Enabling:

Follow the per-queue initialization described in the previous section.

Disabling:

- 1. Stop storing packets for transmission in this queue.
- 2. The completion of the last transmit descriptor must be visible to software in order to guarantee that packets are not lost in step 5 [\(Section](#page-86-0) 3.5.8). Therefore, its *RS* bit must be set or WTHRESH must be greater than zero. If none of the previous conditions are met, software should add a null Tx data descriptor with an active *RS* bit.
- 3. Wait until the software head of the queue (TDH) equals the software tail (TDT) indicating the queue is empty.
- 4. Wait until all descriptors are written back (polling the *DD* bit in ring or polling the *Head_WB* content). It might be required to flush the transmit queue by setting the *TXDCTL[n].SWFLSH* bit if the *RS* bit in the last fetched descriptor is not set or if WTHRESH is greater than zero.
- 5. Disable the queue by clearing *TXDCTL.ENABLE*.
- 6. Any packets waiting for transmission in the packet buffer would still be sent at a later time.

The transmit path can be disabled only after all transmit queues are disabled.

3.5.9 Virtualization Initialization Flow

3.5.9.1 VMDq Mode

3.5.9.1.1 Global Filtering and Offload Capabilities

- Select one of the VMDQ pooling and queuing methods
	- Pool selection can be based on MAC/VLAN, and optionally E-tag. The filtering mode is defined using the *PFVTCTL.POOLING_MODE* field.
- A queue in a poll can be based on RSS. Potential values for *MRQC.Multiple Receive Queues Enable* to set VMDq modes are 1000b to 1111b.
- Configure the PFVTCTL register to define the default pool.
- Enable replication via the *PFVTCTL.Rpl_En* bit.
- If needed, enable padding of small packets via the *HLREG0.TXPADEN* bit.
- The MPSAR registers are used to associate Ethernet MAC addresses to pools. Using the MPSAR registers, software must reprogram RAL[0] and RAH[0] by their values.Note that software could read these registers and then write them back with the same content.

3.5.9.1.2 Mirroring Rules

For each mirroring rule to be activated:

- Set the type of traffic to be mirrored in the PFMRCTL[n] register. Only one type of traffic can be selected in each rule.
- Set the mirror pool by setting the *PFMRCTL[n].MP* bit.
- For pool mirroring, set the PFMRVM[n] register with the pools to be mirrored.
- For VLAN mirroring, set the PFMRVLAN[n] register with the indexes from the PFVLVF registers of the VLANs to be mirrored.

3.5.9.1.3 Security Features

For each pool, the software device driver might activate the MAC, VLAN and Ethertype anti-spoof features via the relevant bit in the *PFVFSPOOF.MACAS, PFVFSPOOF.VLANAS* and *PFVFSPOOF.ETHERTYPEAS/ETHERTYPELB* fields, respectively.

In addition, stripping and hiding of VLAN and external tag (E-tag) might also be requested via the *PFQDE.HIDE_VLAN* and *PFQDE.STRIP_TAG* flags, respectively.

3.5.9.1.4 Per-pool Settings

As soon as a pool of queues is associated to a VM, software should set the following parameters:

- Associate the unicast Ethernet MAC address of the VM by enabling the pool in the MPSAR registers.
- If all the Ethernet MAC addresses are used, the Unicast Hash Table (PFUTA) can be used. Pools servicing VMs whose address is in the hash table should be declared as so by setting the *PFVML2FLT.ROPE* bit. Packets received according to this method didn't pass perfect filtering and are indicated as such.
- Enable the pool in all RAH/RAL registers representing the multicast Ethernet MAC addresses this VM belongs to.
- If all the Ethernet MAC addresses are used, the Multicast Hash Table (MTA) can be used. Pools servicing VMs using multicast addresses in the hash table should be declared as so by setting the

*PFVML2FLT.ROMP*E bit. Packets received according to this method didn't pass perfect filtering and are indicated as such.

- Define whether this VM should get all multicast/broadcast packets in the same VLAN via *PFVML2FLT.MPE* and *PFVML2FLT.BAM*, and whether it should accept un-tagged packets via *PFVML2FLT.AUPE*.
- Enable the pool in each of the PFVLVF and PFVLVFB registers this VM belongs to.
- A VM might be set to receive it's own traffic in case the source and the destination are in the same pool via the *PFVMTXSW*.LLE bit.
- Whether VLAN header and CRC should be stripped from the packet. Note that even if the CRC is kept, it might not match the actual content of the forwarded packet, because of other offloading applications such as VLAN strip.
	- A striped VLAN might also be hidden from the VM.
- Set which header split is required via the PSRTYPE register.
- In RSS mode, define if the pool uses RSS via the proper *MRQC.MRQE* mode.
	- Enable the pool in the PFVFRE register to enable Rx filtering.
	- To enable multiple Tx queues, Set MTQC.
	- Enable the pool in the PFVFTE register to enable Tx filtering.
- Enable Rx and Tx queues as described in [Section](#page-83-0) 3.5.7 and [Section](#page-86-0) 3.5.8.
- For each Rx queue a drop/no drop flag can be set in *SRRCTL.DROP_EN* and via the PFQDE register, controlling the behavior in cases no receive buffers are available in the queue to receive packets. The usual behavior is to enable a drop in order to avoid head of line blocking. Setting the PFQDE (per queue) is done by using the *Queue Index* field in the PFQDE register.

3.5.9.2 IOV Initialization

3.5.9.2.1 PF Driver Initialization

The PF driver is responsible for the link setup and handling of all the filtering and offload capabilities for all the VFs as described in Section [3.5.9.1.1](#page-88-1) and the security features as described in Section [3.5.9.1.3.](#page-88-2) It should also set the bandwidth allocation per transmit queue for each VF as described in [Section](#page-88-0) 3.5.9.

Note: Link setup might include the authentication process (802.1X or other).

After all the common parameters are set, the PF driver should set all the VFMailbox[n].RSTD bits by setting the CTRL_EXT.PFRSTD bit.

PF enables VF traffic via the PFVFTE and PFVFRE registers after all VF parameters are set as defined in Section [3.5.9.1.4](#page-88-3).

Note: If the operating system changes the NumVF setting in the PCIe SR-IOV Num VFs register after the device was active, it is required to initiate a PF software reset following this change.

3.5.9.2.1.1 VF Specific Reset Coordination

After the PF driver receives an indication of a VF FLR via the PFVFLREC register, it should enable the receive and transmit for the VF only once the device is programmed with the right parameters as defined in Section [3.5.9.1.4](#page-88-3). The receive filtering is enabled using the PFVFRE register and the transmit filtering is enabled via the PFVFTE register.

Note: The filtering and offloads setup might be based on a central IT settings or on requests from the VF drivers.

3.5.9.2.2 VF Driver Initialization

At initialization, after the PF indicated that the global initialization was done via the VFMailbox.RSTD bit, the VF driver should communicate with the PF, either via the mailbox or via other software mechanisms to assure that the right parameters of the VF are programmed as described in Section [3.5.9.1.4](#page-88-3). The PF driver might then send an acknowledge message with the actual setup done according to the VF request and the IT policy.

The VF driver should then setup the interrupts and the queues as described in [Section](#page-82-1) 3.5.5, [Section](#page-83-0) 3.5.7, and [Section](#page-86-0) 3.5.8.

3.5.9.2.3 Full Reset Coordination

A mechanism is provided to synchronize reset procedures between the PF and the VFs. It is provided specifically for PF software reset but can be used in other reset cases as described later in this section.

The procedure is as follows:

One of the following reset cases takes place:

- Power Good Reset
- Integrated I/O reset
- D3hot-to-D0 transition
- FLR
- Software reset by the PF

The integrated 10 GbE LAN controller sets the *RSTI* bits in all VFMailbox registers. Once the reset completes, each VF might read its VFMailbox register to identify a reset in progress.

Once the PF completes configuring the device, it clears the CTRL_EXT.PFRSTD bit. As a result, the integrated 10 GbE LAN controller clears the *RSTI* bits in all VFMailbox registers and sets the *Reset Done* (RSTD) bits are set in all VFMailbox registers.

Until a RSTD condition is detected, the VFs should only access the VFMailbox register and should not attempt to activate the interrupt mechanism or the transmit and receive process.

3.5.10 Alternate MAC Address Support

In some systems, the MAC address used by a port needs to be replaced with a temporary MAC address in a way that is transparent to the software layer. One possible usage is in blade systems, to allow a standby blade to use the MAC address of another blade that failed, so that the network image of the entire blade system does not change.

In order to allow this mode, a management console might change the MAC address in the shared SPI Flash image. It is important in this case to be able to keep the original MAC address of the device as programmed at the factory.

In order to support this mode, the integrated 10 GbE LAN controller provides the Alternate Ethernet MAC Address structure in the shared SPI Flash to store the original MAC addresses. This structure is described in Section 4.3.7.

In some systems, it might be advantageous to restore the original MAC address at power on reset, to avoid conflicts where two network controllers would have the same MAC address.

The integrated 10 GbE LAN controller supports replacement of the MAC address with an alternate MAC address via the NC-SI interface using the Update System MAC address Intel OEM Command or via a BIOS CLP interface as described in the BIOS CLP document

3.5.10.1 LAN MAC Address Restore

The integrated 10 GbE LAN controller restores the LAN MAC addresses stored in the Alternate Ethernet MAC Address structure to the regular LAN MAC address location (see Section 4.4.6.2) if the following conditions are met:

- 1. The *restore MAC address* bit in the *Common Firmware Parameters* shared SPI Flash word is set.
- 2. The value in word 0x37 is not 0xFFFF.
- 3. The MAC address set in the regular MAC address location is different than the address stored in the Alternate Ethernet MAC Address structure.
- 4. The addresses stored in the Alternate Ethernet MAC Address structure are valid (not all zeros or all ones).

If the value at word 0x37 is valid, but the MAC addresses in the Alternate MAC structure are not valid (0xFFFFFFFF or all zeros) and *restore MAC address* shared SPI Flash bit is set, the regular MAC address is backed up in the Alternate MAC structure.

3.5.10.2 Restore Reporting

If after the power up cycle, the alternate LAN address equals the LAN Factory MAC addresses (either they were restored by the internal firmware or they were originally equal), the *FWSM.Factory MAC address restored* bit is set. This bit is common to all ports.

3.6 Access to Shared Resources

Part of the resources in the integrated 10 GbE LAN controller are shared between several software entities — namely the software device drivers of the two ports and internal firmware. In order to avoid contentions, a software device driver that needs to access one of these resources should use the *Gaining Control of Shared Resource by Software* flow described in [Section](#page-651-0) 9.8.4 in order to acquire ownership of this resource, and use the *Releasing a Shared Resource by Software* flow described there in order to relinquish ownership of this resource.

The shared resources are:

- Shared SPI Flash
- PHY 0 and PHY 1 registers
- MAC CSRs.
- I²C interface of each port
- MDIO interface of each port

4.0 Power Management and Delivery

This section defines how power management is implemented in the integrated 10 GbE LAN controller.

4.1 Power Management

4.1.1 Integrated 10 GbE LAN Controller Power States

The integrated 10 GbE LAN controller supports the D0 and D3 power states defined in the PCI Power Management and PCIe specifications. D0 is divided into two sub-states: D0u (D0 un-initialized), and D0a (D0 active). In addition, the integrated 10 GbE LAN controller supports a Dr state that is entered when its integrated I/O reset signals are asserted (including the D3cold state).

Figure 4.1 shows the power states and transitions between them.

Figure 4.1. Power Management State Diagram

4.1.2 Auxiliary Power Usage

The integrated 10 GbE LAN controller uses the *AUX_PWR* indication that auxiliary power is available to the controller, and therefore advertises D3cold wake up support in the *PMC.PME_Support* field and sets the *Aux_Power_Detected* bit in the PCIe capability structure *Device Status* Register. The AUX_PWR pin is a soft strap that is loaded at Power On Reset (POR). The amount of power required for the function, which includes the entire Network Interface Card (NIC), is advertised in the Power Management Data register, which is loaded from the shared SPI Flash.

The only effect of setting *AUX_PWR* to 1b is advertising D3cold wake up support and changing the reset function of *PME_En* and *PME_Status*. *AUX_PWR* is a strapping option in the integrated 10 GbE LAN controller. If D3cold is supported, the *PME_En* and *PME_Status* bits of the Power Management Control/ Status Register (PMCSR), as well as their shadow bits in the Wake Up Control Register (WUC) are reset

only by the Power Good Reset.The integrated 10 GbE LAN controller tracks the *PME_En* bit of the PMCSR and the Auxiliary (AUX) power *PM Enable* bit of the PCIe Device Control register to determine the power it can consume (and therefore its power state) in the D3cold state (internal Dr state).

According to the following settings, the integrated 10 GbE LAN controller might consume higher auxiliary power than is allowed by PCIe specifications:

- If the *AUX Power PM Enable* bit of the PCIe Device Control register is set, the integrated 10 GbE LAN controller might consume higher power for any purpose (even if *PME_En* is not set).
- If the *AUX Power PM Enable* bit of the PCIe Device Control register is cleared, higher power consumption is determined by the PCI-PM legacy *PME_En* bit of the PMCSR.

4.1.3 Power States

4.1.3.1 D0uninitialized State

The D0u state is a low-power state used after the integrated I/O interface is de-asserted following power-up (cold or warm) or on D3 exit.

When entering D0u, the integrated 10 GbE LAN controller disables wake ups.

4.1.3.1.1 Entry to a D0u State

D0u is reached from either the Dr state (on de-assertion of integrated I/O interface) or the D3hot state (by configuration software writing a value of 00b to the *Power State* field of the PCI PM registers).

De-asserting the integrated I/O interface means that the entire state of the device is cleared, other than sticky bits. State is re-loaded from the shared SPI Flash. Once this is done, configuration software can access the device.

On a transition from D3-to-D0u state, the integrated 10 GbE LAN controller requires that software perform a full re-initialization of the function excluding its PCI configuration space which is kept while in D₃.

4.1.3.2 D0active State

Once memory space is enabled, the integrated 10 GbE LAN controller enters an active state. It can transmit and receive packets if properly configured by the software device driver. The PHY is enabled or re-enabled by the software device driver to operate/auto-negotiate to full line speed/power if not already operating at full capability. Any APM wake up previously active remains active. The software device driver can deactivate ACPI wake up by writing to the Wake Up Control (WUC) register and APM wake up by writing to the General Receive Control (GRC) register, or activate other wake up filters by writing to the Wake Up Filter Control (WUFC) register.

4.1.3.2.1 Entry to D0a State

D0a is entered from the D0u state by writing a 1b to the *Memory Access Enable* or the *I/O Access Enable* bit of the PCI Command register. The DMA, MAC, and PHY of the appropriate LAN function are enabled.

4.1.3.3 D3 State (PCI-PM D3hot)

The integrated 10 GbE LAN controller transitions to D3 when the system writes a 11b to the *Power State* field of the PMCSR. Any wake-up filter settings that were enabled before entering this reset state are maintained. Upon transition to D3 state, the integrated 10 GbE LAN controller clears the *Memory*

Access Enable and *I/O Access Enable* bits of the PCI Command register, which disables memory access decode. In D3, the integrated 10 GbE LAN controller only responds to PCI configuration accesses and does not generate master cycles.

Configuration and message requests are the only PCIe TLPs accepted by a function in the D3hot state. All other received requests must be handled as unsupported requests, and all received completions can optionally be handled as unexpected completions. If an error caused by a received TLP (like an unsupported request) is detected while in D3hot, and reporting is enabled an error message must be sent (See Section 5.3.1.4.1 in the PCIe Base Specification).

A D3 state is followed by either a D0u state (in preparation for a D0a state) or by a transition to Dr state (PCI-PM D3cold state). To transition back to D0u, the system writes a 00b to the *Power State* field of the PMCSR. Transition to Dr state is through the integrated I/O interface assertion.

4.1.3.3.1 Entry to D3 State

Transition to D3 state is through a configuration write to the *Power State* field of the PCI-PM registers.

Prior to transitioning from D0 to the D3 state, the software device driver disables scheduling of further tasks to the integrated 10 GbE LAN controller; it masks all interrupts, it does not write to the Transmit Descriptor Tail (TDT) register or to the Receive Descriptor Tail (RDT) register and operates the master disable algorithm as defined in Section [4.1.3.3.2](#page-94-1). If wake-up capability is needed, the software device driver should set up the appropriate wake-up registers and the system should write a 1b to the *PME_En* bit of the PMCSR prior to the transition to D3.

If all PCI functions are programmed into the D3 state the integrated 10 GbE LAN controller suspends scheduling of new TLPs and waits for the completion of all previous TLPs it has sent. The integrated 10 GbE LAN controller clears the *Memory Access Enable* and *I/O Access Enable* bits of the PCI Command register, which disables memory access decode. Any receive packets that have not been transferred into system memory is kept in the device (and discarded later on D3 exit). Any transmit packets that have not be sent can still be transmitted (assuming the Ethernet link is up).

In preparation to a possible transition to D3cold state, and in order to reduce power consumption, whenever entering D3 state, the software device driver might disable one of the LAN ports (LAN disable) and/or the PHY(s) auto-negotiates network link(s) to a lower speed (if supported by the network interface).

4.1.3.3.2 Master Disable

System software might disable master accesses on the integrated I/O interface link by either clearing the *PCI Bus Master* bit or by bringing the function into a D3 state. From that time on, the integrated 10 GbE LAN controller must not issue master accesses for this function. Due to the full-duplex nature of the integrated I/O interface and the pipelined design in the integrated 10 GbE LAN controller, it might happen that multiple requests from several functions are pending when the master disable request arrives. The protocol described in this section insures that a function does not issue master requests to the integrated I/O interface link after its *Master Enable* bit is cleared (or after entry to D3 state).

Two configuration bits are provided for the handshake between the device function and its software device driver:

- *PCIe Master Disable* bit in the Device Control Register (CTRL) register When the *PCIe Master Disable* bit is set, the integrated 10 GbE LAN controller blocks new master requests by this function. The integrated 10 GbE LAN controller then proceeds to issue any pending requests by this function. This bit is cleared on master reset all the way to software reset to allow master accesses.
- *PCIe Master Enable Status* bits in the Device Status register Cleared by the integrated 10 GbE LAN controller when the *PCIe Master Disable* bit is set and no master requests are pending by the

relevant function. Set otherwise. Indicates that no master requests are issued by this function as long as the *PCIe Master Disable* bit is set. The following activities must end before the integrated 10 GbE LAN controller clears the *PCIe Master Enable Status* bit:

- Master requests by the transmit and receive engines
- All pending completions to the integrated 10 GbE LAN controller are received.
- *Note:* The software device driver disables any reception to the Rx queues as described in Section [3.5.7.1.1](#page-85-1). Then the software device driver sets the *PCIe Master Disable* bit when notified of a pending master disable (or D3 entry). The integrated 10 GbE LAN controller then blocks new requests and proceeds to issue any pending requests by this function. The software device driver then reads the change made in the *PCIe Master Disable* bit and then polls the *PCIe Master Enable Status* bit. Once the bit is cleared, it is guaranteed that no requests are pending from this function.

The software device driver might time out if the *PCIe Master Enable Status* bit is not cleared within a given time. Examples for cases that the integrated 10 GbE LAN controller might not clear the *PCIe Master Enable Status* bit for a long time are cases of flow control, link down, or DMA completions not making it back to the DMA block. In these cases, the software device driver should check that the *Transaction Pending* bit (bit 5) in the Device Status register in the PCI configuration space is cleared before proceeding. Intel's device driver software timesout at ~800 µs.The *PCIe Master Disable* bit must be cleared to enable master request to the integrated I/O interface link. This bit should be cleared through reset.

4.1.3.4 Dr State (D3 Cold)

Transition to Dr state is initiated on several occasions:

- On system power up Dr state begins with the assertion of Power Good Reset and ends with deassertion of integrated I/O reset.
- On transition from a D0a state- During operation the system might assert the integrated I/O reset at any time. In an ACPI system, a system transition to the G2/S5 state causes a transition from D0a to Dr state. The transition can be orderly (such as user selected a shut down operating system option), in which case the software device driver might have a chance to intervene. Or, it might be an emergency transition (like power button override), in which case, the software device driver is not notified.
- On transition from a D3 state The system transitions the device into the Dr state by asserting the Integrated I/O Reset.

Any wake-up filter settings that were enabled before entering this reset state are maintained.

The system might maintain the Integrated I/O Reset asserted for an arbitrary time. The de-assertion (rising edge) of the Integrated I/O Reset causes a transition to D0u state.

While in Dr state, the integrated 10 GbE LAN controller might maintain functionality (for WoL or manageability) or might enter a Dr Disable state (if no WoL and no manageability) for minimal device power. The Dr Disable mode is described in the sections that follow.

4.1.3.4.1 Entry to Dr State at Power On

Dr-entry on platform power-up is as follows:

- Asserting Power Good Reset. Device power is kept to a minimum by keeping the PHYs in low power.
- The shared SPI Flash is then read and determines device configuration.
- If the *APM Enable* bit in the shared SPI Flash's Control Word 3 is set then APM wake up is enabled (for each port independently).
- If the *MNG Enable* bit in the shared SPI Flash word is set, pass-through manageability is not enabled.

- Each of the LAN ports can be enabled if required for WoL or manageability.In such a case, the PHY might auto-negotiate to a lower speed on Dr entry (see [Section](#page-98-0) 4.2.2).
- The integrated I/O interface link is not enabled in Dr state following system power up (since the Integrated I/O Reset is asserted).

4.1.3.4.2 Transition to Dr (D3Cold) State

When the IP is in D3 or D0a state the transition to Dr state begins with a dedicated message.

Upon the reception of this message the integrated 10 GbE LAN controller performs the following operations:

- Suspends the integrated I/O interface scheduling of new TLPs and waits for the completion of all previous TLPs it has sent.
- Responds to all pending integrated I/O interface non-posted requests.

Once previous steps complete, the integrated 10 GbE LAN controller sends out a dedicated message to indicate to the SoC that it is ready for reset.

• After the response is sent, the integrated 10 GbE LAN controller is ready to transition to Dr state

To reduce power consumption, if any of manageability, APM wake or PCI-PM PME¹ is enabled, the PHY might auto-negotiate to a lower link speed on D0a to Dr transition (see [Section](#page-98-0) 4.2.2).

At this point the IP is ready to have its integrated I/O reset asserted.

4.1.3.4.3 Dr Disable Mode

4.1.3.4.3.1 DR (D3Cold) to DR Disable

The integrated 10 GbE LAN controller enters Dr Disable mode on transition to D3cold when it does not need to maintain any functionality. The conditions to enter Dr Disable state are:

- The IP is in Dr state (all LAN functions are in Dr state)
	- Integrated I/O Reset was asserted -OR- PFs are disabled
	- APM WOL is inactive for all LAN functions
	- $-$ GRC<APME> = 0
	- ACPI PME is disabled for all PCI functions
	- $-$ PMCSR<PME En $>$ = 0
- Manageability is disabled for all LAN functions
	- Based on an NVM configuration read by firmware
		- Common Firmware Parameters<Manageability Mode> = 0x0 (None)

4.1.3.4.3.2 DR Disable at Power On

The integrated 10 GbE LAN controller may also enter Dr disable mode by reading the shared SPI Flash while already in Dr state. The usage model for this later case is on system power up when manageability and wake up are not required.

^{1.} ACPI 2.0 specifies that OSPM does not disable wake events before setting the *SLP_EN* bit when entering the S5 sleeping state. This provides support for remote management initiatives by enabling Remote Power On (RPO) capability. This is a change from ACPI 1.0 behavior.

Once the integrated 10 GbE LAN controller enters Dr state on power-up, the shared SPI Flash is read. If the shared SPI Flash contents determine that the conditions to enter Dr Disable are met, the integrated 10 GbE LAN controller then enters this mode (assuming that the Integrated I/O Reset is still asserted).

Exit from Dr disable is through de-assertion of the Integrated I/O Reset.

4.2 Network Interfaces Power Management

The integrated 10 GbE LAN controller transitions any of the network interfaces into a low-power state in the following cases:

- The respective LAN function is in LAN disable mode.
- The integrated 10 GbE LAN controller is in D3 or Dr state, APM WoL is disabled for the port, ACPI wake is disabled for the port and pass-through manageability is disabled for the port.

Use of the LAN ports for pass-through manageability follows this behavior:

- If manageability is disabled (*MNG Enable* bit in the shared SPI Flash is cleared), then LAN ports are not allocated for manageability.
- If manageability is enabled:
	- Power-up Following an shared SPI Flash read, a single port is enabled for manageability, running at the lowest speed supported by the interface. If APM WoL is enabled on a single port, the same port is used for manageability. Otherwise, manageability protocols (such as teaming) determine which port is used.
	- D0 state Both LAN ports are enabled for manageability.
	- D3 and Dr states A single port is enabled for manageability, running at the lowest speed supported by the interface. If WoL is enabled on a single port, the same port is used for manageability. Otherwise, manageability protocols such as teaming) determine which port is used.

Enabling a port as a result of the previous behaviors cause an internal reset of the port including its associated PHY.

When a network interface is in low-power state, the integrated 10 GbE LAN controller MAC asserts an internal signals to notify the integrated PHY that it might power down as well. Alternatively, the integrated 10 GbE LAN controller might assert an internal signal to trigger LPLU to re-negotiation of link to a lower link speed. When working with an external PHY, the software device driver should power down the PHY using the dedicated SDPs or the side-band management interface.

4.2.1 PHY Power-Down State

Each Integrated 10 GbE LAN Controller port enters a power-down state when none of its clients is enabled and therefore has no need to maintain a link. This can happen in one of the following cases:

- 1. **D3/Dr state**: Each PHY enters a low-power state if all the following conditions are met:
	- a. The LAN function associated with this PHY is in a non-D0 state.
	- b. APM WoL is inactive.
	- c. Manageability doesn't use this port.
	- d. ACPI PME is disabled for this port.
- 2. **LAN disable strap**: Each PHY is disabled if the associated LAN disable strap indicates that the port should be disabled.
- 3. *LAN PCI Disable* **bit in shared SPI Flash**: A single LAN port can also be disabled through shared SPI Flash settings. If the *LAN PCI Disable* bit is set in shared SPI Flash PCIe Control 2 word, and if the port is not used for WoL or for MC traffic, then the *LAN Disable Select* bit selects the MAC and

PHY port that enters power down even in D0 state. Note that if the port is used for WoL or by the MC, setting the *LAN PCI Disable* bit in shared SPI Flash PCIe Control 2 word does not bring the MAC and PHY into power down, but only the DMA block.

When powered down by one of these means, a significant portion of the MAC and the PHY might be powered down.

When the integrated 10 GbE LAN controller is completely powered down (Dr state), the PHYs might reach a deeper power saving mode, however; they should retain all shared SPI Flash loaded settings. When the PHY exits power down, it re-initializes all analog functions.

4.2.2 Low Power Link Up (LPLU)

Normal PHY speed negotiation drives to establish a link at the highest possible speed. The PHY might support an additional mode of operation, where the PHY drives to establish a link at a low speed. The LPLU process enables a link to come up at the lowest possible speed in cases where power is more important than performance. Different behavior is defined for the D0 state and the other non-D0 states. In SGMII, electrical mode LPLU must be disabled.

4.2.3 Energy Efficient Ethernet (EEE)

The integrated 10 GbE LAN controller enters EEE Low Power Idle (LPI) mode on transmit each time the integrated 10 GbE LAN controller detects no data is scheduled for transmission.

EEE LPI mode, defined in IEEE802.3 Clause 78, enables power saving by switching off part of the PHY functionality when no data needs to be transmitted or/and received. A decision on whether the integrated 10 GbE LAN controller transmit path should enter LPI mode or exit LPI mode is done according to a need to transmit. Information on whether a link partner has entered LPI mode is detected by PHY and used for power saving in the receive circuitry.

When no data needs to be transmitted, a request to enter transmit LPI is issued on the internal XGMII Tx interface causing the PHY to transmit sleep symbols for a predefined period of time followed by a quite period. During LPI, the PHY periodically transmits refresh symbols that are used by the link partner to update adaptive filters and timing circuits in order to maintain link integrity. This quietrefresh cycle continues until transmitting normal inter-frame encoding on the internal XGMII Tx interface. The PHY communicates to the link partner the move to link active state by sending wake symbols for a predefined period of time. The PHY then enters a normal operating state where data or idle symbols are transmitted.

In the receive direction, entering LPI mode is triggered by receiving sleep symbols from the link partner. This signals that the link partner is about to enter LPI mode. After sending the sleep symbols, the link partner ceases transmission. When the link partner initiates the move to LPI, the PHY indicates assert low power idle on the internal XGMII Rx interface and the PHY receiver disables functionality to reduce power consumption.

Figure 4.2 and Table 4.1 show the general principles of EEE LPI operation on the Ethernet link.

Figure 4.2. EEE Operation

Table 4.1. EEE Parameters

4.2.3.1 Conditions to Enter EEE Tx LPI

In the transmit direction entry into EEE LPI mode of operation is triggered when one of the following conditions exist:

- 1. No transmission is pending, management does not need to transmit, the internal transmit buffer is empty, and the *EEER.TX_LPI_EN* bit is set to 1b.
- 2. If the *EEER.TX_LPI_EN* bit is set to 1b and a XOFF flow control packet is received from the link partner, the integrated 10 GbE LAN controller moves the link into the Tx LPI state for the pause duration even if a transmission is pending.
- 3. When *EEER.Force_TLPI* is set (even if *EEER.TX_LPI_EN* is cleared).
	- If *EEER.Force_TLPI* is set in mid-packet, the integrated 10 GbE LAN controller completes the packet transmission and then moves Tx to LPI.

When one of the previous conditions to enter Tx LPI state are detected assert LPI is transmitted on the internal xxMII interface and the the integrated 10 GbE LAN controller PHY transmits sleep symbols on the network interface to communicate to the link partner entry into Tx LPI link state. After sleep symbols transmission, the PHY immediately enters the low power quiet mode. In this state the PHY periodically transitions between quiet link state, where link is idle, to sending refresh symbols until a request to transition link back to normal (active) mode is transmitted on the internal xxMII Tx interface (See Figure 4.2).

Note: Initial EEER.TX_LPI_EN configuration is loaded from shared SPI Flash.

Note: EEE should always be disabled while in SGMII link mode.

- *Note:* IEEE802.3 Ethernet LPI enables each link direction to enter sleep, refresh or wake states asymmetric from the other direction.
- **Note:** EEE LPI status of a Integrated 10 GbE LAN Controller port can be found in the EEE_STAT register.

4.2.3.2 Transition from Tx LPI to Active Link State

The integrated 10 GbE LAN controller exits Tx LPI link state and transitions the link into active link state when none of the conditions defined in [Section](#page-99-0) 4.2.3.1 exist. To transition into active link state, the integrated 10 GbE LAN controller transmits:

- 1. Normal inter-frame encoding on the internal xxMII Tx interface for a pre-defined link rate dependent period time of Tw_sys_tx-min (defined by the *EEE_SU* register and IEEE802.3az clause 78.5). As a result, the PHY transmits wake symbols for a Tw_phy duration followed by idle symbols.
- 2. If the Tw_System_tx duration defined in the *EEER.Tw_system* field is longer than Tw_sys_tx-min, the integrated 10 GbE LAN controller continues transmitting the inter-frame encoding on the internal xxMII interface until the time defined in the *EEER.Tw_system* field has expired, before transmitting the actual data. During this period the PHY continues transmitting idle symbols.
- *Note:* When moving out of Tx LPI to transmit a 802.3x flow control frame, the integrated 10 GbE LAN controller waits for the Tw_sys_tx-min duration before transmitting the flow control frame. It should be noted that even in this scenario actual data is transmitted only after the Tw_System_tx time defined in the *EEER.Tw_system* field has expired.

4.2.3.3 EEE Auto-Negotiation

Auto-negotiation provides the capability to negotiate EEE capabilities with the link partner using the next page mechanism defined in IEEE802.3 Annex 73A. IEEE802.3 auto-negotiation is performed at power up, on command from software, upon detection of a PHY error or following link re-connection.

During the link establishment process, both link partners indicate their EEE capabilities using IEEE802.3 auto-negotiation. If EEE is supported by both link partners for the negotiated PHY type then the EEE function can be used independently in either direction.

EEE capabilities advertised during auto-negotiation can be modified via the Auto-negotiation EEE Advertisement Register in the backplane PHY registers.

4.2.3.4 EEE Link Level (LLDP) Capabilities Discovery

The integrated 10 GbE LAN controller supports LLDP negotiation via software using the EEE IEEE802.1AB Link Layer Discovery Protocol (LLDP) Type, Length, Value (TLV) fields defined in IEEE802.3az clause 78 and clause 79. LLDP negotiation enables negotiation of increased system wake time (Transmit T_w and Receive T_w) to enable improving system energy efficiency.

4.2.3.4.1 LLDP Negotiation Actions

Following negotiation of a new system wake time via EEE LLDP negotiation, the following fields and registers should be updated:

The EEER.Tw_system field with the negotiated Transmit T_w time value, to increase the duration where idle symbols are transmitted following a move out of EEE Tx LPI state before actual data can be transmitted.

— A value placed in *EEER.Tw_system* field does not effect transmission of flow control packets. Depending on the technology flow control packet, transmission is delayed following a move out of EEE Tx LPI state only by the minimum Tw_sys_tx time as defined in IEEE802.3az clause

78.5. In the integrated 10 GbE LAN controller, the minimum Tw_sys_tx time value is defined in the *EEE_SU* register together with time defined in IEEE802.3az clause 78.5. Value varies as a function of link rate and technology.

4.2.3.5 EEE Statistics

The integrated 10 GbE LAN controller supports reporting a number of EEE LPI Tx and Rx events via the RLPIC and TLPIC registers.

4.3 Wake Up

4.3.1 Advanced Power Management Wake Up

Advanced power management wake up, or APM wake up, was previously known as Wake on LAN (WoL). It is a feature that has existed in the 10/100 Mb/s NICs for several generations. The basic premise is to receive a packet with an explicit data pattern, and then to assert a signal to wake up the system. The NIC asserts the signal for approximately 50 ms to signal a wake up.

At power up, the integrated 10 GbE LAN controller reads the *APM Enable* bit from the shared SPI Flash into the *APM Enable* (*APME*) bits of the GRC register. This bit control the enabling of *APM Wakeup*.

When *APM Wakeup* is enabled, the integrated 10 GbE LAN controller checks all incoming packets for Magic Packets.

Once the integrated 10 GbE LAN controller receives a matching magic packet, it:

- Asserts the WAKE signal so that clock and power is resumed to the CPU when it is in Sx or possibly reset when it is in $SO¹$.
- Sets the *PME_Status* bit in the *PMCSR*.
- Stores the first 128 bytes of the packet in the Wake Up Packet Memory (WUPM).
- Sets the Magic Packet *Received* bit in the Wake up Status (WUS) register.
- Sets the packet length in the Wake up Packet Length Register (WUPL).
- Once the CPU is powered on and the integrated I/O reset is de-asserted, send a PME message.

The integrated 10 GbE LAN controller maintains the first magic packet received in the Wake Up Packet Memory (WUPM) until the software device driver writes a 0b to the Magic Packet Received *MAG* bit in the Wake Up Status Register (WUS), hence the software device driver has to read the packet from WUPM prior to clearing the WUS indication.

APM Wakeup event might be issued in any2 power state. It is disabled if a subsequent shared SPI Flash read results in the *APM Wake Up* bit being cleared or if the software explicitly writes a 0b to the *APM Wake Up* (*APM*) bit of the GRC register.

4.3.2 ACPI Power Management Wake Up

The integrated 10 GbE LAN controller supports ACPI power management based wake up. It can generate system wake-up events from three sources, regardless of the power state:

- Receiving a Magic Packet.
- Receiving a network wake up packet.

^{1.} Reset on LAN due to Magic Packet is a platform feature. The integrated 10 GbE LAN controller performs the same flow as Wake on LAN.

^{2.} Wake on Lan in D0 (S0) might be used for Reset on LAN at the platform level.

- Detecting a link change of state.
- Firmware reset event.

Activating ACPI power management wake up requires the following steps:

- The operating system (at configuration time) writes a 1b to the *PME_En* bit of the PMCSR (PMCSR.8).
- The software device driver clears all pending wake-up status in the WUS register by writing 1b to all the status bits.
- The software device driver programs the WUFC register to indicate the packets it needs to wake up and supplies the necessary data to the IPv4/v6 Address Table (IP4AT, IP6AT), Flexible Host Filter Table (FHFT). It can also set the *Link Status Change Wake Up Enable* (*LNKC*) bit in the WUFC register to cause wake up when the link changes state.
- Once the integrated 10 GbE LAN controller wakes the system, the software device driver needs to clear the WUS and WUFC registers until the next time the system goes to a low-power state with wake up.

Normally, after enabling ACPI wake up, the operating system writes (11b) to the lower two bits of the PMCSR to put the integrated 10 GbE LAN controller into low-power mode, and once entering D0, OS disables ACPI wake up.

Once wake up is enabled, the integrated 10 GbE LAN controller monitors incoming packets, first filtering them according to its standard address filtering method, then filtering them with all of the enabled wake-up filters. If a packet passes both the standard address filtering and at least one of the enabled wake-up filters, the integrated 10 GbE LAN controller:

- Sets the *PME_Status* bit in the PMCSR.
- If the *PME_En* bit in the *PMCSR* is set and the device is in Dr state or *PCI_GLBL_CNF.WAKE_PIN_EN* is set in all states, asserts GbE wake pin.
- In non Dr state or when exiting Dr, a PM_PME message is also issued.
- Stores the first 128 bytes of the packet in the Wake Up Packet Memory (WUPM) register. Sets one or more of the *Received* bits in the WUS register. Note that the integrated 10 GbE LAN controller sets more than one bit if a packet matches more than one filter.
- Sets the packet length in the Wake Up Packet Length Register (WUPL).

If enabled, a link state change wake up causes similar results, setting *PME_Status*, asserting GbE wake pin and setting the *LNKC* bit in the WUS register when the link goes up or down.

The GbE wake pin remains asserted until the operating system either writes a 1b to the *PME_Status* bit of the PMCSR register or writes a 0b to the *PME_En* bit.

If enabled, a firmware reset causes similar results, setting *PME_Status*, asserting the GbE wake pin and setting the *FW_RST_WK* bit in the *WUS* register when the firmware is reset

The GbE wake pin remains asserted until the operating system either writes a 1b to the *PME_Status* bit of the PMCSR register or writes a 0b to the *PME_En* bit. the WUS register.

4.3.3 Wake-Up Packets

The integrated 10 GbE LAN controller supports various wake-up packets using two types of filters:

- Pre-defined filters
- Flexible filters

Each of these filters are enabled if the corresponding bit in the WUFC register is set to 1b.

4.3.3.1 Pre-Defined Filters

The following packets are supported by the integrated 10 GbE LAN controller's pre-defined filters:

- Directed packet (including exact, multicast indexed, and broadcast)
- Magic Packet
- ARP/IPv4 request packet
- Directed IPv4 packet
- Directed IPv6 packet

Each of these filters are enabled if the corresponding bit in the WUFC register is set to 1b.

The explanation of each filter includes a table listing which bytes at which offsets are compared to determine if the packet passes the filter. Both VLAN frames and LLC/SNAP can increase the given offsets if they are present.

4.3.3.1.1 Directed Packets

Unicast — The integrated 10 GbE LAN controller generates a wake-up event after receiving any packet whose destination address matches one of the 128 valid programmed receive addresses if the *Directed Exact Wake Up Enable* bit is set in the WUFC register (WUFC.EX).

For multicast packets, the upper bits of the incoming packet's destination address index a bit vector, the Multicast Table Array (MTA) that indicates whether to accept the packet. If the *Directed Multicast Wake Up Enable* bit set in the WUFC register (WUFC.MC) and the indexed bit in the vector is one then the integrated 10 GbE LAN controller generates a wake-up event. The exact bits used in the comparison are programmed by software in the *Multicast Offset* field of the Multicast Control register (MCSTCTRL.MO).

If the *Broadcast Wake Up Enable* bit in the WUFC register (WUFC.BC) is set, the integrated 10 GbE LAN controller generates a wake-up event when it receives a broadcast packet.

4.3.3.1.2 Magic Packet

A Magic Packet's destination address must match the address filtering enabled in the configuration registers with the exception that broadcast packets are considered to match even if the *Broadcast Accept* bit of the Receive Control register (FCTRL.BAM) is 0b. If *APM Wakeup* is enabled in the shared SPI Flash, the integrated 10 GbE LAN controller starts up with the Receive Address Register 0 (RAH0, RAL0) loaded from the shared SPI Flash. This enables the integrated 10 GbE LAN controller to accept packets with the matching IEEE address before the software device driver comes up.

4.3.3.1.3 ARP/IPv4 Request Packet

The integrated 10 GbE LAN controller supports receiving ARP request packets for wake up if the *ARP* bit is set in the WUFC register. Four IPv4 addresses are supported, which are programmed in the IPv4 Address Table (IP4AT). A successfully matched packet must pass L2 address filtering, a Protocol Type of 0x0806, an ARP OpCode of 0x01, and one of the four programmed IPv4 addresses. The integrated 10 GbE LAN controller also handles ARP request packets that have VLAN tagging on both Ethernet II and Ethernet SNAP types.

4.3.3.1.4 Directed IPv4 Packet

The integrated 10 GbE LAN controller supports receiving directed IPv4 packets for wake up if the *IPV4* bit is set in the WUFC register. Four IPv4 addresses are supported that are programmed in the IPv4 Address Table (IP4AT). A successfully matched packet must pass L2 address filtering, a Protocol Type of 0x0800, and one of the four programmed IPv4 addresses. The integrated 10 GbE LAN controller also handles directed IPv4 packets that have VLAN tagging on both Ethernet II and Ethernet SNAP types.

4.3.3.1.5 Directed IPv6 Packet

The integrated 10 GbE LAN controller supports receiving directed IPv6 packets for wake up if the *IPV6* bit is set in the WUFC register. One IPv6 address is supported and it is programmed in the IPv6 Address Table (IP6AT). A successfully matched packet must pass L2 address filtering, a Protocol Type of 0x0800, and the programmed IPv6 address. The integrated 10 GbE LAN controller also handles directed IPv6 packets that have VLAN tagging on both Ethernet II and Ethernet SNAP types.

4.3.3.2 Flexible Filter

The integrated 10 GbE LAN controller supports a total of eight host flexible filters. Each filter can be configured to recognize any arbitrary pattern within the first 128 bytes of the packet. To configure the flexible filter, software programs the required values into the Flexible Host Filter Table (FHFT_FILTER).

These contain separate values for each filter. Software must also enable the filter in the WUFC register, and enable the overall wake-up functionality must be enabled by setting *PME_En* in the PMCS register or the WUC register.

Structure of the Flexible Host Filter Table:

. . .

Each of the filters is allocated addresses as follows:

- Filter $0 0x09000 0x090$ FF
- Filter $1 0 \times 09100 0 \times 091$ FF
- Filter $2 0x09200 0x092FF$
- Filter $3 0x09300 0x093FF$
- Filter $4 0x09600 0x096$ FF
- Filter $5 0x09700 0x097F$
- Filter $6 0x09800 0x098$ FF
- Filter $7 0x09900 0x099FF$

The following table lists the addresses used for filter 0.

Accessing the FHFT_FILTER registers during filter operation might result in a packet being mis-classified if the write operation collides with packet reception. It is therefore advised that the flex filters are disabled prior to changing their setup.

Once enabled, the flexible filters scan incoming packets for a match. If the filter encounters any byte in the packet where the mask bit is one and the byte doesn't match the byte programmed in the Flexible Host Filter Table (FHFT_FILTER) then the filter fails that packet. If the filter reaches the required length without failing the packet, it passes the packet and generates a wake-up event. It ignores any mask bits set to one beyond the required length.

Packets that passed a wake-up flexible filter should cause a wake-up event only if it is directed to the integrated 10 GbE LAN controller (passed L2 and VLAN filtering).

Note: The flexible filters are temporarily disabled when read from or written to by the host. Any packet received during a read or write operation is dropped. Filter operation resumes once the read or write access is done.

4.3.3.3 Wake-Up Packet Storage

The integrated 10 GbE LAN controller saves the first 128 bytes of the wake-up packet in its internal buffer, which can be read through the Wake Up Packet Memory (WUPM) after the system wakes up.

4.3.4 Wake Up and Virtualization

When operating in a virtualized environment, all wake-up capabilities are managed by a single entity (such as the VMM or an IOVM). In an IOV architecture, the physical software device driver controls wake up and none of the Virtual Machines (VMs) has direct access to the wake-up registers. The wakeup registers are not replicated.

4.4 Protocol Offload (Proxying)

In prior operating system releases, ARP and IPv6 neighbor discovery messages were one of the possible wake-up types for the platform. ARP and IPv6 neighbor discovery packets are required to enable other network devices to discover the link layer address used by the system. Supporting these protocols while the host is in low-power state is fundamental to maintain remote network accessibility to the sleeping host. If the host does not respond, other devices in the network eventually are not able to send routable network traffic (such as IPv4 and IPv6) to the sleeping host.

- 1. Implementing ARP offload as defined in the Power Management specification on the NDIS Program Connect site. Specifically, the offload must respond to an ARP Request (operation $= 1$) by responding with an ARP Reply (operation $= 2$) as defined in RFC 826.
- 2. Implementing IPv6 NS offload as defined in Power Management specification on the NDIS Program, Connect site. Specifically, the offload must respond to an Neighbor Solicitation (operation = 135) by responding with an NS Advertisement (operation $= 136$) as defined in RFC 4861. Devices must support at least 2 NS offloads, each with up to 2 target IPv6 addresses
	- a. When Neighbor Solicitation (NS) Protocol off load is enabled, the integrated 10 GbE LAN controller also supports protocol off load of up to two IPv6 Multicast-Address-Specific Multicast Listener Discovery (MLD) Queries (either MLDv1 or MLDv2) per function. In addition, the integrated 10 GbE LAN controller also responds to General MLD queries, used to learn which IPv6 multicast addresses have listeners on an attached link.
	- MLD protocol offload is supported when NS protocol offload is enabled so that IPv6 routers discover the presence of multicast listeners (that is, nodes wanting to receive multicast packets), for packets with the IPv6 NS solicited-node multicast address and continue forwarding these NS requests on the link.

- MLD protocol off load is supported for either MLD Multicast Listener Query packets or MLD Multicast Address and Source Specific Query packets that check for IPv6 Multicast Listeners with the solicited-node multicast address placed in the IPv6 destination address field of the IPv6 NS packets that are off-loaded by the integrated 10 GbE LAN controller.
- Responds to the IPv6 MLD queries, with the solicited-node multicast address placed in the IPv6 destination address field of the IPv6 NS packets that are off-loaded by the integrated 10 GbE LAN controller (as defined in RFC 2710 and RFC 3810).

4.4.1 Proxying Filters

The integrated 10 GbE LAN controller supports protocol offload (proxying) of packets using the embedded management controller. The relevant packet is directed to the MC using the pre-defined filters. Proxy filters are enabled if the corresponding bit in the *Proxying Filter Control* (*PROXYFC*) register is set to 1b.

The following packet types are detected per PF by the integrated 10 GbE LAN controller's pre-defined filters:

- General and directed ARP/IPv4 request packet
- General and directed NS IPv6 packet
- MLD IPv6 packet

Each of these packet type filters is enabled if the corresponding bit in the *Proxying Filter Control* (*PROXYFC*) register is set to 1b.

All the proxy filters are applied only to traffic that passes the L2 filtering described in [Section](#page-93-0) 4.1.3.

Note: Packets for which the IP or TCP/UDP checksum is wrong are not considered as candidates for proxy.

4.4.1.1 Directed Packets

The integrated 10 GbE LAN controller forwards to proxying any packet whose destination address matches one of the 128 valid programmed receive addresses if the Directed Exact PROXY Enable bit is set in the PROXYFC register (*PROXYFC.EX*).

4.4.1.2 ARP/IPv4 Request Packet

The integrated 10 GbE LAN controller supports receiving ARP request packets for proxying if the ARP_*Directed* bit or the *ARP* bit is set in the *Proxying Filter Control* (*PROXYFC*) register.

- If the *Directed ARP* bit is set, a successfully matched packet must contain a broadcast/unicast MAC address, a protocol type of 0x0806, an ARP OpCode of 0x01 and the target IP address matches one of the four IPv4 addresses programmed in the *IPv4 Address Table* (*IP4AT*), in addition, the corresponding IPAV.V40, IPAV.V41, IPAV.V42 or IPAV.V43 bit should be set.
- If the *ARP* bit is set, a successfully matched packet must contain a broadcast MAC address or one of the unicast addresses configured for the host, a protocol type of 0x0806 and an ARP OpCode of 0x01.

The integrated 10 GbE LAN controller also handles ARP request packets that have VLAN tagging or double VLAN tagging on both Ethernet II and Ethernet SNAP types.

4.4.1.2.1 ARP Request Packet

4.4.1.2.2 ARP Response Packet

4.4.1.3 NS IPv6 Packet

In IPv6 networks, ICMPv6 neighbor solicitation and neighbor advertisement provides the address mapping of the IP address to a corresponding MAC address.

Machines that operate in IPv6 networks are sent an ICMPv6 neighbor solicitation and must respond with their link-layer (MAC) address in their ICMPv6 neighbor advertisement response. The solicitation can be for either the link-local, global, or a temporary IPv6 addresses.

Neighbor discovery messages have both an IPv6 header and the ICMPv6 header. The IPv6 header is a standard one, including the source and destination IP addresses. The network proxy off load does not support IPv6 neighbor discovery messages that also have IPv6 header extensions, these packets are silently discarded with no reply. The integrated 10 GbE LAN controller supports receiving IPv6 NS packets sent by a node to determine the link-layer address of a neighbor, or to verify that a neighbor is still reachable for wake up or proxying.

If the *NS* or *NS_DIRECTED* bits are set in the Proxying Filter Control (PROXYFC) register packet is sent to the MC for protocol offload.

- If the *NS directed* bit is set, a successfully matched packet must contain the station's MAC address (unicast or multicast), an Ethernet type of 0x86DD, a IPv6 header type of ICMPv6 (0x3A), a ICMPv6 type of 0x87 (NS), correct ICMPv6 checksum and the programmed IPv6 address in the IPv6 Address Table (IP6AT) must match the target IPv6 address. In addition, the corresponding *IPAV.V60, IPAV.V61, IPAV.V62* or *IPAV.V63* bit should be set.
- If the *NS* bit is set, a successfully matched packet must contain the station's MAC address (unicast or multicast), an Ethernet type of 0x86DD, a IPv6 header hype of ICMPv6 (0x3A), a ICMPv6 type of 0x87 (NS) and a correct ICMPv6 checksum.
- If the packet has an ICMPv6 checksum error, then it is considered as a proxy packet only if the *RXCSUM.ICMPV6XSUM* bit is cleared.

The integrated 10 GbE LAN controller also handles NS IPv6 packets that have VLAN tagging or double VLAN tagging on both Ethernet II and Ethernet SNAP types.

Figure 4.3. NS IPv6 Packet Flow

4.4.1.3.1 IPv6 Neighbor Solicitation Packet

4.4.1.3.2 IPv6 Neighbor Advertisement Packet

4.4.1.4 MLD IPv6 Packet

The integrated 10 GbE LAN controller supports receiving IPv6 MLD packets sent by an IPv6 router to discover the presence of multicast listeners (that is, nodes needs to receive multicast packets) on its directly attached links, and to discover specifically which multicast addresses are of interest to those neighboring nodes.

After receiving the following MLD packets (either MLDv1 as defined in RFC 2710 or MLDv2 as defined in RFC 3810):

- 1. Multicast Listener Query (ICMPv6 Type = decimal 130). Defined in MLDv1 and MLDv2.
- 2. Multicast Listener Report (ICMPv6 Type = decimal 131). Defined in MLDv1 and MLDv2.
- 3. Version 2 Multicast Listener Report Message (ICMPv6 Type = decimal 143). Defined in MLDv2 only.

If the *MLD* bit is set in the Proxying Filter Control (PFPM_PROXYFC) register packet is sent to firmware for protocol offload.

If the *MLD* bit is set, a successfully matched packet must contain the station's MAC address (unicast or multicast), a Ethernet type of 0x86DD, a IPv6 header type of ICMPv6 (0x3A), a ICMPv6 type of either 0x82 (130 decimal), 0x83 (131 decimal) or 0x8F (143 decimal) and a correct ICMPv6 checksum.

The integrated 10 GbE LAN controller also handles MLD IPv6 packets that have VLAN tagging on both Ethernet II and Ethernet SNAP types.

If the packet has an ICMPv6 checksum error, then it is considered as an MLD proxy packet only if the *RXCSUM.ICMPV6XSUM* bit is cleared.

4.4.2 Proxying and Virtualization

When operating in a virtualized environment, all proxying capabilities are managed by a single entity (such as the VMM or an IOVM). In an IOV architecture, the physical (PF) driver controls proxying and none of the VMs has direct access to the Proxying registers. The Proxying registers are not replicated per VF.

4.4.3 Protocol Offload (Proxying) Flow

The Proxying register set consists of the following Proxying registers:

- 1. *PROXYFC* Proxying Filter Control Register.
- 2. *PROXYS* Proxying Status Register.

Proxying address filters:

- 1. MAC (RAL/H) L2 address Table.
- 2. *IP4* (IP4AT) IPv4 Address Table.
- 3. *IP6* (IP6AT) IPv6 Address Table.

4.4.3.1 Protocol Offload Activation

To enable protocol offload, the software device driver should implement the following steps:

- 1. Clear all pending proxy status bits in the Proxying Status (PROXYS) register.
- 2. Program the Proxying Filter Control (PROXYFC) register to indicate type of packets that should be forwarded to manageability for proxying and program the necessary data to the IPv4/v6 Address Table (IP4AT, IP6AT).
- 3. Set the *WUFC.FW_RST_WK* bit to 1b to initiate a wake if firmware reset was issued and proxying information was lost.
- 4. Take ownership of the management host interface semaphore (*SW_FW_SYNC.SW_MNG_SM* register bit) using the flow defined in [Section](#page-91-0) 3.6 to send protocol offload information to firmware.
- 5. Read and clear the *FWSTS.FWRI* firmware reset indication bit.
	- If a firmware reset was issued as reported in the *FWSTS.FWRI* bit, the software device driver should clear the bit and then re-initialize the protocol offload list.
- 6. Verify that the *HICR.En* bit is set to 1b, which indicates that the shared RAM interface is available.
- 7. Write proxying information in the shared RAM interface located in addresses 0x15800-0x15EFF using the format defined in [Section](#page-634-0) 9.7.4. All addresses should be placed in networking order.
- 8. Once information is written into the shared RAM software should set the *HICR.C* bit to 1b.
- 9. Poll the *HICR.C* bit until bit is cleared by firmware indicating that command was processed and verify that command completed successfully by checking that *HICR.SV* bit was set.
- 10. Read firmware response from the shared RAM to verify that data was received correctly.
- 11. Return to 7. if additional commands need to be sent to firmware.
- 12. Release management host interface semaphore (*SW_FW_SYNC.SW_MNG_SM* register bit) using the flow defined in [Section](#page-91-0) 3.6.

- 13. Verify that a firmware reset was not initiated during the proxying configuration process by reading the *FWSTS.FWRI* firmware reset indication bit. If a firmware reset was initiated return to [1.](#page-113-0)
- 14. Set *PROXYFC.PPROXYE* bit to 1b and enable proxy.
- 15. The software device driver might clear the PROXYFC.PPROXYE bit, PROXYS and PROXYFC registers until the next time the system moves to a low power state with proxying enabled.

Once proxying is enabled by setting the *PROXYFC.PPROXYE* bit to 1b, the integrated 10 GbE LAN controller monitors incoming packets, first filtering them according to its standard address filtering method, then filtering them with all of the proxying filters enabled in the PROXYFC register. If a packet passes both the standard address filtering and at least one of the enabled proxying filters and does not pass any of the enabled wake-up filters, the integrated 10 GbE LAN controller:

- 1. Executes the relevant protocol offload for the packet and not forward the packet to the host.
- 2. Sets one or more bits in the Proxying Status (PROXYS) register according to the proxying filters matched.
	- Note that the integrated 10 GbE LAN controller sets more than one bit in the PROXYS register if a packet matches more than one filter.
- 3. Wakes the system and forwards a packet that matches the proxying filters but can't be supported to the host for further processing if configured to do so by the software device driver via the No Match command in the Set Firmware Proxying Configuration command using the shared RAM interface.

Notes:

- 1. When the integrated 10 GbE LAN controller is in D3 a packet that matches both one of the enabled proxying filters as defined in the PROXYFC register and one of the enabled wake-up filters as defined in the WUFC register only wakes up the system and protocol off load (proxying) does not occur.
- 2. Protocol offload is not executed for illegal packets with CRC errors or checksum errors and the packets are silently discarded.

4.4.3.2 Disabling Protocol Offload

- 3. When the integrated 10 GbE LAN controller transitions from D3-to-D0, the protocol offload is disabled. It can also be disabled by the software device driver using the following steps. It programs the proxying control and status registers:
	- a. Clears PROXYS
	- b. Clears the relevant bits in PROXYFC to disable the offload

4.5 DMA Coalescing

The integrated 10 GbE LAN controller supports DMA coalescing that enables synchronizing port activity and optimizes power consumption of memory and CPU usage. DMA coalescing is a device-based feature and when the conditions to enter DMA coalescing operating mode exists (as defined in [Section](#page-115-0) 4.5.2.1), the integrated 10 GbE LAN controller:

- Stops initiation of any activity on the integrated I/O interface link. This includes all DMA transactions (if *DMACR.EN_MNG_IND* is set).
- Buffers data received from the Ethernet link in internal Rx buffer until the conditions defined in [Section](#page-116-0) 4.5.2.2 to exit DMA coalescing exist.

4.5.1 DMA Coalescing Activation

Activating DMA coalescing functionality is done by the software device driver. The software device driver can enable or disable the device DMA coalescing functionality by clearing the *DMACR.DMAC_EN* bit.

To activate DMA coalescing functionality the following fields need to be programmed:

- 1. *DMCTH.DMACRXT* fields to set the per Rx packet buffer receive threshold that causes the integrated 10 GbE LAN controller to move out of DMA coalescing operating mode. When the amount of data in the receive packet buffer exceeds the receive threshold, the integrated 10 GbE LAN controller moves out of DMA coalescing operating mode. A programmed receive watermark should take into account the actual link speed and Latency Tolerance Reported (LTR) to avoid receive buffer overflow when DMA coalescing is enabled. See the LTR description in [Section](#page-117-0) 4.6 for the*DMACR.DMACWT* field to define a maximum time-out value for:
	- a. A receive packet to be stored in the internal receive buffer before the integrated 10 GbE LAN controller moves a packet to host memory.
	- Each time the integrated 10 GbE LAN controller enters DMA coalescing, an internal DMA coalescing watchdog timer is re-armed with the value placed in *DMACR.DMACWT*. When in DMA coalescing, the internal watchdog timer starts to count when one of the following conditions occurs:
		- An incoming Rx packet is received.
		- An interrupt is pending.
	- b. Once an interval defined in the *DMACR.DMACWT* field has passed the integrated 10 GbE LAN controller exits DMA coalescing internal buffers are flushed, RSC flows are closed and interrupts are flushed.
- 2. *DMCTLX.TTLX* timer field to define the time between detection of DMA idle condition and entry into DMA coalescing state. To limit entry into DMA coalescing state when packet rate is high.
- 3. *DMACR.DMAC_EN* bit should be set to 1b to enable activating DMA coalescing operating mode.
- 4. *DMACR.Lx Coalescing Indication* bit defines whether to move in/out of DMA coalescing when the integrated I/O interface moves in/out of IDLE state., when set to 1b, DMA coalescing conditions are met only when the integrated I/O interface is in of IDLE state, when set to 0b DMA coalescing can also start when the integrated I/O interface is not in IDLE state. In addition, when the bit is set to 0b, DMA coalescing stops when any TLP transactions are executed on the integrated I/O interface.
- 5. *DMACR.EN_MNG_IND* bit should be set to 1b to enable a management indication impact on DMA coalescing mode.
- 6. *DMCMNGTH.DMCMNGTHR* field to set the threshold for the management data buffer that causes a move out of DMA coalescing operating mode. The manageability indications are ignored if *DMACR.EN_MNG_IND* is cleared.
- *Note:* Any change to a DMA coalescing configuration should be done while the feature is disabled by setting *DMAR.DMAC_EN* to 0b.

4.5.2 DMA Coalescing Operating Mode

Enabling DMA coalescing operation by setting the *DMACR.DMAC_EN* bit to 1b, enables aligning bus master traffic and interrupts from all ports. Power saving is achieved since synchronizing the integrated I/O interface accesses between ports increases the occurrence of idle intervals on the integrated I/O interface bus and also increases the duration of these idle intervals. The Power Management Unit (PMU) on a platform can use these idle intervals to reduce system power.

4.5.2.1 Conditions to Enter DMA Coalescing

The integrated 10 GbE LAN controller enters DMA coalescing when all of the following conditions exist:

- 1. DMA coalescing is enabled (*DMACR.DMAC_EN* = 1b).
- 2. Internal receive buffers are empty.
- 3. There are no pending DMA operations.
- 4. None of the conditions defined in [Section](#page-116-0) 4.5.2.2 to move out of DMA coalescing exist.

4.5.2.2 Conditions to Exit DMA Coalescing

When the integrated 10 GbE LAN controller is in DMA coalescing operating mode, DMA coalescing mode is exited when one of the following events occurs:

- 1. Amount of data in the internal receive buffers passed the *DMCTH.DMACRXT* threshold.
- 2. An interrupt associated to a high priority vector defined by *EITR.HIGH_PRIORITY* was detected.
- 3. A received packet associated to a high priority traffic class defined by *DMACR.HIGH_PRIORITY* was detected.
- 4. DMA coalescing watchdog timer expires as a result of the following occurrences not being serviced for the duration defined in the *DMACWT timer* field:
	- a. An incoming Rx packet is received.
	- b. An interrupt is pending.
	- c. An RSC flow was closed due to an ITR expiration.
- 5. DMA coalescing is disabled (*DMACR.DMAC_EN* = 0b).
- 6. Integrated I/O interface moves out of idle state.
- *Notes:* Management indications are enabled through *DMACR.EN_MNG_IND* and the amount of data buffered in the management buffer exceeds *DMCMNGTH.DMCMNGTHR*.

4.5.3 DMA Coalescing Recommended Settings

These are the recommended DMA coalescing settings for the integrated 10 GbE LAN controller:

- 1. DMA coalescing receive threshold per traffic class (*DMCTH.DMACRXT[TC]*) = MAX{(RPB_Size[TC] 70 µs of Rx data), Maximum Frame Size (MFS)}.
- *Note:* The receive threshold must be set so that its distance from the effective Rx packet buffer size enables buffering of all Rx traffic that could be received at full blown during 70 µs, which corresponds to the worst case observed exit time from L1/L0s to L0. It means that the threshold setting depends on the link speed. A minimum of MFS must be set for the DMA coalescing threshold.
- 2. DMA coalescing watchdog timer (*DMACR.DMACWT*) must be set to get a worst case packet delay of \sim 20ms.
	- a. If TTLX $>=$ max ITR delay over all Os: DMACWT = 0x262 \sim 20 ms. Flush the entire RPB to the host before re-entering a DMA coalescing state. The longest time a packet can wait in a packet buffer is DMACWT.
	- b. If TTLX \lt max ITR delay over all Qs: DMACWT = (20 ms Max ITR delay) / 2. The device reenters the DMA coalescing state as soon as the first packet which is waiting in packet buffer is served. Then, when the ITR timer for the second packet expires, the device starts the DMACWT timer (again). It comes out that in this case, the longest time a packet can wait in packet buffer is ITR delay $+ 2 \times DMACWT$.
- 3. Time to LX request (*DMCTLX.TTLX*) = $0x20 \sim 40$ µs, so that it is smaller than worst case L1/L0s max exit time (70 µs), taking advantage of the fact coalescing occurs in L0 too.
- 4. DMACR.Lx Coalescing Indication = 0b. For example, coalescing occurs when in L0.
- 5. DMA coalescing management threshold (*DMCMNGTH.DMCMNGTHR*) = 0x100 (equivalent to 4 KB).

4.6 Latency Tolerance Reported (LTR)

The integrated 10 GbE LAN controller generates LTR messages to report service latency requirements for memory reads and writes to the root complex for system power management.

The integrated 10 GbE LAN controller reports either latency tolerance or no latency tolerance requirements as a function of link, LAN port and function status. The reported latency tolerance value is set to optimize platform power consumption without incurring packet loss due to receive buffer overflow.

4.6.1 LTR Algorithm

The integrated 10 GbE LAN controller sends LTR messages according to the following algorithm when the capability is enabled in the LTR capability structure of Function 0 located in the PCIe configuration space:

- 1. When links on all ports are disconnected or all LAN ports are disabled, the software device driver instructs the integrated 10 GbE LAN controller to send an LTR message with LTR requirement bits cleared, to indicate that no latency tolerance requirements exist.
- 2. If the integrated 10 GbE LAN controller reported latency tolerance requirements with any requirement bit set in the PCIe LTR message and all enabled functions where placed in D3 low power state via the PMCSR register, the integrated 10 GbE LAN controller sends a new LTR message with all the requirement bits clear.
- 3. If the integrated 10 GbE LAN controller reported latency tolerance requirements with any requirement bit set and the LTR *Mechanism Enable* bit in the PCIe configuration space is cleared, the software device driver instructs the integrated 10 GbE LAN controller to send an LTR PCIe message with all the requirement bits clear.
- 4. The integrated 10 GbE LAN controller holds the LTR value to send defined in LTR Control (LTRC) controlled and configured by the software device driver. The integrated 10 GbE LAN controller sends a new LTR message with the minimum latency tolerance requirement value upon an explicit request from the software device driver (issued by setting *LTRC.Send* bit). The following event can cause a the integrated 10 GbE LAN controller's software device driver to change its latency tolerance requirement:
	- a. Link speed changed.
	- b. Link was disconnected.

The integrated 10 GbE LAN controller conglomerates latency requirements from the different functions and sends a single LTR message in the following manner:

- The acceptable latency values for the message sent upstream by the integrated 10 GbE LAN controller must reflect the lowest latency tolerance values associated with any function.
	- It is permitted that the snooped and non-snooped values reported in the conglomerated message are associated with different functions.
	- If none of the functions have a latency requirement for a certain type of traffic (snoop/nonsnoop), the message sent by the integrated 10 GbE LAN controller does not have the *Requirement* bit corresponding to that type of traffic set.
	- The scale parameter should be set to zero by the software device driver if minimal latency is required for a specific type of traffic (latency $= 0$ and requirement is set).

4.6.2 LTR Initialization Flow

- The BIOS/operating system configures the maximum snoop/non-snoop platform latency in the PCIe (function 0) configuration LTR capability registers.
- As part of software device driver initialization, the software device driver:
	- Reads the LTR capability to get the worst case latency tolerance requirement for the platform that the integrated 10 GbE LAN controller is connected to.

- Auto negotiates extended LPI exit latencies.
- The software device driver configures receive buffer watermarks for DMAC as aggressively as possible for the active target latency tolerance value (pre defined value).
- The software device driver configures the content of the LTR snoop/non-snoop requirements to LTRC.
- The software device driver initiates sending a LTR message from the integrated 10 GbE LAN controller by setting *LTRC.Send*.
- When a software device driver unloads, it should clear its latency tolerance requirements in the LTRC register and set the *LTRC.Send* bit, this could cause a new LTR message as defined in [Section](#page-117-1) 4.6.1.

NOTE: This page intentionally left blank.

5.0 Shared SPI Flash Map

5.1 Shared SPI Flash Organization

The integrated 10 GbE LAN controller shared SPI Flash contains the following high-level modules:

- **Legacy EEPROM Modules**. These modules are mapped over one of the first two 16 KB sections of the Flash device, and cannot be extended beyond them. It is composed of all the shared SPI Flash modules used by MAC hardware or by manageability firmware, not including the manageability and PHY firmware code images. The sections included in this block are:
	- **Shared SPI Flash Pointers and Generic Words:** This section, described in [Section](#page-120-0) 5.1, starts at the beginning of the valid section. It contains basic device information, pointers to other shared SPI Flash modules and several software configurations.
	- **PHY Module**: This module, described in [Section](#page-136-0) 5.4.3, is pointed to by shared SPI Flash word 0x3. It contains the configuration of the PHY link layer (PCS + PMD) block and is loaded at each global reset.
	- **PCIe Modules:** These modules, described in [Section](#page-137-0) 5.4.4, contain the parameters required to configure the PCIe configuration space. The pointers to these modules are located at shared SPI Flash words 0x6 (generic), 0x7 (port 0), and 0x8 (port 1).
	- **LAN Core Modules:** These two modules, described in [Section](#page-139-0) 5.4.6, contain parameters required to configure the LAN port. These include the MAC address, LED, and SDP configuration. The pointers to these modules are located at shared SPI Flash words 0x9 (port 0) and 0xA (port 1). In addition, each LAN port has a module that enables loading specific CSR values after reset. The pointers to these modules are located at shared SPI Flash words 0xD (port 0) and 0xE (port 1). These modules are loaded following a software or hardware reset.
	- **Firmware Parameters Module**: Pointed to by the firmware module pointer located at shared SPI Flash word 0x0F. The firmware extension module starts with a list of firmware sub-modules pointers.
	- **Boot Configuration:** This module, pointed to by shared SPI Flash word 0x17, contains the configuration parameters used by the PXE and iSCSI boot code.
	- **VPD:** This module, pointed to by shared SPI Flash word 0x2F, contains the VPD module exposed via the VPD PCIe capability as described in [Section](#page-127-0) 5.3.5.
- **Firmware Image**. This module contains the main code of the firmware loaded to the internal RAM. This image must fit within 512 KB and start at a 4 KB boundary. This module is authenticated upon update.
- **PCIe Expansion/Option ROM**. This module includes the PXE driver (61 KB), iSCSI boot image (116 KB), UEFI network driver (37 KB for x64, 67 KB for IA64), and can also include a CLP module (60 KB). It must fit within 512 KB and start at a 4 KB boundary. It is pointed by the PCIe expansion/option ROM pointer located at shared SPI Flash word 0x05.
- **Free Space Provisioning Segment.** The shared SPI Flash structure includes a space used to update the PXE code, firmware image, and PHY image modules via a double image policy. This space is referred to as the free space provisioning module or segment. It must be large enough to contain the largest of these three high-level modules. It is pointed to by the free space provisioning segment pointer located at shared SPI Flash word 0x40. [See section 2.4.8.1 f](#page-39-0)or the usage model of this Flash area.

[Figure](#page-121-0) 5.1 shows a general shared SPI Flash structure and not a required order.

Figure 5.1. Shared SPI Flash Structure

5.1.1 Protected Areas

The following areas are protected from host writes:

- The firmware code area
- The pointers to the different modules.
- The mini loader
- Shared SPI Flash control words 1/2/3

The list of words and modules that are read only to software is listed in [Table](#page-122-0) 5.1.

The firmware code area and option ROM can be updated using the flow described in [Section](#page-39-0) 2.4.8.1.

Read/write words can be updated using the flow described in [Section](#page-35-0) 2.4.2.1 and [Section](#page-39-0) 2.4.8.1.

5.2 Shared SPI Flash Header

Note: Intel configures the reserved shared SPI Flash fields and they are not intended to be changed beyond the default image provided by Intel.

The following table lists the fixed part of the Legacy EEPROM modules used by the integrated 10 GbE LAN controller. This table lists common modules for the shared SPI Flash including: hardware pointers, software and firmware. Blocks pointed in this section are detailed in the following sections. All addresses in this table are absolute in word units.

Pointers can be in word units or in 4 KB units. If bit 15 of the pointer is set, then bits [14:0] points to a 4 KB sector and the word address is {pointer[14:0], 000,0000,0000b}. If bit 15 is cleared, then the word address is pointer[14:0].

Table 5.1. Shared SPI Flash Header Description

1. VPD area is updated via the VPD PCIe capability or via shadow RAM update host I/F command if the VPD *Write Enable* bit in the shared SPI Flash control word 1 is set.

2. Updated via the secured module update flow([Section](#page-39-0) 2.4.8.1).

Note: All pointers refer to word addresses with the exception of pointers to the PCIe Expansion/ Option ROM (0x5), Firmware Code (0x3A), and Free Space Provisioning Segment (0x41), which are expressed in 4 KB sector units.

5.3 Software Sections

This section describes both words in the shared SPI Flash header and additional software sections pointed from the header.

5.3.1 Software Compatibility Module — Word Address 0x10-0x14

Five words in the shared SPI Flash image are reserved for compatibility information. New bits within these fields are defined as the need arises for determining software compatibility between various hardware revisions.

Note: Unused words are filled with the default value 0xFFFF.

5.3.1.1 Software Compatibility Word 1 — Word Address 0x10

This word is for platform/NIC/LOM specific usage.

5.3.1.2 Software Compatibility Word 2-5 - Reserved

5.3.2 PBA Number Module — Word Address 0x15-0x16

The nine-digit Printed Board Assembly (PBA) number used for Intel manufactured Network Interface Cards (NICs) is stored in the shared SPI Flash.

Note: Through the course of hardware ECOs, the suffix field is increased. The purpose of this information is to enable customer support (or any user) to identify the revision level of a product.

Network driver software should not rely on this field to identify the product or its capabilities.

Current PBA numbers have exceeded the length that can be stored as hex values in these two words. For these PBA numbers the high word is a flag (0xFAFA) indicating that the PBA is stored in a separate PBA block. The low word is a pointer to a PBA block.

The PBA block is pointed to by word 0x16.

The PBA block contains the complete PBA number including the dash and the first digit of the 3-digit suffix. For example:

Older PBA numbers starting with (A,B,C,D,E) are stored directly in words 0x15 and 0x16. The dash itself is not stored nor is the first digit of the 3-digit suffix, as it is always 0b for relevant products.

Note: The PBA module (a length of 12 bytes) must be mapped in the first valid 16 KB sector of the Flash.

5.3.3 Boot Configuration Block — Word Address 0x17

The boot configuration module is located using the word pointer — *Boot Configuration Address* field in word 0x17. The block length is embedded in the Boot module.

5.3.4 Software Reserved — Words 0x18-0x2E

This area is reserved for software. Specific usage reserved for platform/NIC/LOM.

Note: Unused words are filled with the default value 0xFFFF.

5.3.4.1 Shared SPI Flash Image Revision — Word 0x18

5.3.4.2 Software Reserved Word 16— Word 0x19

5.3.4.3 Software Reserved Word 18 — Word Address 0x29

Word 0x29 is for the map version.

5.3.4.4 Software Reserved Word 19 — Word Address OEM 0x2A Image Revision

Optional field that enables an OEM to write a version and identifies it in the shared SPI Flash image. Used only for OEM shared SPI Flash images.

5.3.4.5 Software Reserved Word 21 — Word Address 0x2C

This word is for platform/NIC/LOM specific capabilities.

5.3.5 VPD Module Pointer — Word Address 0x2F

The Vital Product Data (VPD) module is located using the Word pointer *VPD Pointer* field in word 0x2F. The block length is embedded in the VPD module. The VPD section size is up to 1 KB, and is initialized to 0x0 or 0xFFFF. Customers write their own data in this module. During run time, this module is accessible through the VPD capability in the PCI configuration space.

5.3.6 PXE Configuration Words — Word Address 0x30-0x36

Words 0x30 through 0x36 are reserved for configuration and version values used by pre-boot software (PXE/iSCSI boot/UEFI codes).

5.3.6.1 PXE Setup Options PCI Function 0 — Word Address 0x30

The main setup options for port 0 are stored in this word. These options are those that can be changed by the user using the Control-S setup menu.

Bits 2:0 are defined as follows:

5.3.6.2 PXE Configuration Customization Options PCI Function 0 - Word Address 0x31

Word 0x31 of the shared SPI Flash contains settings that can be programmed by an OEM or network administrator to customize the operation of the software. These settings cannot be changed from within the Control-S setup menu. The lower byte contains settings that would typically be configured by a network administrator using an external utility; these settings generally control which setup menu options are changeable. The upper byte is generally settings that would be used by an OEM to control the operation of the agent in a LOM environment, although there is nothing in the agent to prevent their use on a NIC implementation. The default value for this word is 0x4000.

5.3.6.3 PXE Version — Word Address 0x32

Word 0x32 of the shared SPI Flash is used to store the version of the PXE that is stored in the Flash image. When the PXE loads, it can check this value to determine if any first-time configuration needs to be performed. PXE then updates this word with its version. Some diagnostic tools also read this word to report the version of the PXE in the Flash.

5.3.6.4 Flash Capabilities — Word Address 0x33

Word 0x33 of the shared SPI Flash is used to enumerate the boot technologies that have been programmed into the Flash. This is updated by Flash configuration tools and is not updated by option ROMs.

5.3.6.5 PXE Setup Options PCI Function 1 — Word Address 0x34

This word is the same as word 0x30, but for PCIe function 1 of the device.

5.3.6.6 PXE Configuration Customization Options PCI Function 1 — Word Address 0x35

This word is the same as word 0x31, but for PCIe function 1 of the device.

5.3.6.7 iSCSI Option ROM Version — Word Address 0x36

Word 0x36 of the shared SPI Flash is used to store the version of iSCSI Option ROM updated as the same format as PXE version at Word 0x32. The value must be above 0x2000 and the value below (word 0x1FFF = 16 KB shared SPI Flash size) is reserved. iSCSIUtl, FLAUtil, DMiX update iSCSI option ROM version if the value is above 0x2000, 0x0000, or 0xFFFF. The value (0x0040 - 0x1FFF) should be kept and not be overwritten.

5.3.7 Alternate Ethernet MAC Address Pointer — Word Address 0x37

The alternate MAC address does not function if the pointer value is set to 0xFFFF.

Word offset for PCIe function 0 MAC address is: value in word $0x37 + 0 - 3$ words.

Word offset for PCIe function 1 MAC address is: value in word $0x37 + 3$ - Next 3 words.

This word is used as a pointer to an EEPROM block that contains the space for two MAC addresses. The first three words of the EEPROM block are used to store the MAC address for PCIe Function 0. The second three words of the EEPROM block is used to store the MAC address for PCIe Function 1. Initial and default values in the EEPROM block should be set to 0xFFFF (for both addresses) indicating that no alternate MAC address is present. See [Section](#page-90-0) 3.5.10 for more details.

Note: Word 0x37 must be set to 0xFFFF if alternate MAC addresses are not used. Also, alternate MAC addresses are ignored by hardware and require specific software support for activation.

5.4 Hardware Sections

Note: This module contains address control words and hardware pointers indicated as hardware in [Table](#page-122-0) 5.1. The process of loading this module (or any of it sub-modules) into the integrated 10 GbE LAN controller is referred as the MAC auto-load process. This module must be mapped in the first valid 16 KB section of the Flash.

5.4.1 Hardware Section — Auto-Load Sequence

[Table](#page-133-0) 5.2 lists sections of auto-read following device reset events or specific commands from registers. Auto-read is performed from the internal shadow RAM (or from internal memory for PHY module) and not from the shared SPI Flash device, except following Global Reset.

Table 5.2. Shared SPI Flash Section Auto-Read

5.4.2 Shared SPI Flash Init Module

The Init section (shared SPI Flash Control Word 1, 2, and 3) are read after a global reset and PCIe reset.

5.4.2.1 Shared SPI Flash Control Word 1 — Address 0x00

5.4.2.2 Shared SPI Flash Control Word 2 — Address 0x01

5.4.2.3 Shared SPI Flash Control Word 3 — Address 0x38

1. In regular mode (port swap disabled) Wol of port 0 is mapped to GRC.APE of NC-SI channel 0, port 0.

In regular mode (port swap disabled) Wol of port 1 is mapped to GRC.APE of NC-SI channel 1, port 1.

In port swap mode Wol of port 0 is mapped to GRC.APE of NC-SI channel 1, port 0.

In port swap mode Wol of port 1 is mapped to GRC.APE of NC-SI channel 0, port 1.

5.4.3 SoC Indirect Configuration Module

This section contains the link configuration information of the integrated PHY, PCS plus PMD. The information is stored as address plus data pairs that the integrated 10 GbE LAN controller translates to register write messages.

- *Note:* This section is loaded only at power on following Global Reset.
- *Note:* This section might contain configuration information for multiple integrated PHY modules, depending on the target device the integrated 10 GbE LAN controller is being integrated into.

Shared SPI Flash Word 0x3 is the pointer for this section. The structure of this section is listed in the following table.

5.4.3.1 Section Length — Offset 0x00

The section length word contains the length of the section in words. Note that section length does not include the section length word itself. The 2 LS bits must be zero. The maximum allowed value is 8K - 4 (8188)

5.4.3.2 Sideband Integrated I/O Indirect Control register content

The two first words in a Qword set in the integrated PHY LCB section contains the control word to be written into the sideband integrated I/O Indirect Control register. This register is used to generate a sideband integrated I/O write message to the relevant integrated PHY block. For detailed information about this flow see Section 3.8.1.

5.4.3.3 Integrated PHY Data

The two last words in a Qword set in the integrated PHY LCB section contains the data to be written.

5.4.4 PCIe General Configuration Module

This section is loaded after a PCIe Reset. It contains general configuration for the PCIe interface (not function specific) and is pointed to by word 0x06 in the shared SPI Flash (full-byte address; must be word aligned).

This section contains initial values for a predefined list of CSRs described as follows.

5.4.4.1 CSR Data — Offset 0x0- 0x23

Even words.

Odd Words.

The following registers are read through this section:

1. For each register, the first word contains the Least Significant Bytes and the second word describes the Most Significant Bytes. 2. This register is loaded only if the PCI_CAPSUP*.LOAD_SUBSYS_ID* bit is set.

3. Default assumes WAKE_PIN_EN = 0b, which may be modified in different systems.

4. This register is loaded only if the PCI_CAPSUP*.LOAD_DEV_ID* bit is set.

5.4.5 PCIe Configuration Space 0/1 Modules

Word 0x7 points to the PCIe configuration space defaults of function 0 while word 0x8 points to function 1 defaults. Both sections are loaded after PCIe Reset. The structures of both functions are identical and contains initial values for a predefined list of CSRs as listed below.

5.4.5.1 CSR Data — Offset 0x0- 0x7

Even words.

Odd Words.

The following registers are read through this section:

1. This register is loaded only if the PCI_CAPSUP*.LOAD_DEV_ID* bit is set.

5.4.6 LLAN Core 0/1 Modules

Word 0x9 points to the core configuration defaults of LAN port 0 while word 0xA points to LAN port 1 defaults. The section of each function is loaded at the de-assertion of its core master reset: PCIe Reset, D3 to D0 transition, software reset and link reset. The structures of both functions are identical as listed in the following table.

5.4.6.1 Section Length — Offset 0x00

The section length word contains the length of the section in words. Note that section length does not include a count for the section length word.

5.4.6.2 Ethernet MAC Address Registers

The Ethernet Individual Address (IA) is a 6-byte field that must be unique for each NIC and must also be unique for each copy of the shared SPI Flash image. The first three bytes are vendor specific. For example, the IA is equal to [00 AA 00] or [00 A0 C9] for Intel products. The value of this field is loaded into the Receive Address register 0 (RAL0/RAH0).

For the purpose of this specification, the numbering convention is as follows:

5.4.6.2.1 Ethernet MAC Address Register1 – Offset 0x01

5.4.6.2.2 Ethernet MAC Address Register2 – Offset 0x02

5.4.6.2.3 Ethernet MAC Address Register3 – Offset 0x03

5.4.7 External PHY Default Configuration

This section holds a list of configurations to be executed by firmware at power on for initializing an external PHY or module.

The format is as follows:

5.5 PCIe Expansion/Option ROM

This module might include the PXE driver, iSCSI boot image, UEFI network driver, and a Command Line Protocol (CLP) module. It is made of a single module (no pointers to sub-sections) and must fit into 512 KB.

It is not required for LOM systems where it is stored on the BIOS Flash device.

The module is pointed by the PCIe expansion/option ROM pointer at the shared SPI Flash word 0x05, expressed in 4 KB sector units. Whenever modifying this pointer in the shared SPI Flash, it is required to issue a PCIe reset before any new access is performed to the expansion ROM. Otherwise, the integrated 10 GbE LAN controller would continue to use the old pointer each time it maps internally accesses to the expansion ROM.

The first 330 words listed in the header of firmware and option ROM images are mapped at the end of the area allocated to the module (a trailer), though for the sake of the authentication, these words are mapped at the module's header, as listed in the previous table.

NOTE: This page intentionally left blank.

6.0 Inline Functions

6.1 Receive Functionality

Packet reception consists of:

- Recognizing the presence of a packet on the wire [\(Section](#page-144-0) 6.1.1)
- Parsing of the packet header [\(Section](#page-145-0) 6.1.2)
- Performing address filtering ([Section](#page-145-0) 6.1.2)
- Checksum off-loads [\(Section](#page-185-0) 6.1.6)
- DMA queue assignment ([Section](#page-149-0) 6.1.3)
- Storing the packet in the receive data FIFO ([Section](#page-225-0) 6.3.1)
- Transferring the data to assigned receive queues in host memory ([Section](#page-172-0) 6.1.4)
- Optional Receive Side Coalescing ([Section](#page-281-0) 6.8)
- Updating the state of a receive descriptor [\(Section](#page-172-1) 6.1.5).

6.1.1 MAC Layer - Receive

6.1.1.1 Packet Acceptance Criteria

In addition to the filtering rules described in the next sections, a packet must also meet the following criteria in order to be accepted by the device:

- 1. Normally, only good packets are received (packets with none of the following errors: Under Size Error, Over Size Error, Packet Error, Length Error and CRC Error). However, if the store-bad-packet bit is set (*FCTRL.SBP*), then bad packets that don't pass the filter function are stored in host memory. Packet errors are indicated by error bits in the receive descriptor (*RDESC.ERRORS*). It is possible to receive all packets, regardless of whether they are bad, by setting the promiscuous enables bit and the store-bad-packet bit. In this case, bad packets are queued according to the same rules as regular packets.
- 2. Min. Packet Size (Runt packets) Rx packets, smaller than 48 bytes, cannot be posted to host memory regardless of save bad frame setting.
- 3. Max Packet Size Any Rx packet posted from the MAC unit to the DMA unit cannot exceed 15.5 KB. Further restrictions per queue are described in [Section](#page-172-0) 6.1.4.
- 4. CRC errors before the Start Frame Delimiter (SFD) are ignored. All packets must have a valid SFD in order to be recognized by the device (even bad packets).

6.1.1.2 CRC Strip

The integrated 10 GbE LAN controller potentially strips the L2 CRC on incoming packets.

CRC strip is enabled by the *HLREG0.RXCRCSTRP* bit. When set, CRC is stripped from all received packets.

The global CRC strip bit (*HLREG0.RXCRCSTRP*) must be set in the following cases were the packet changes before being handled to the driver:

- RSC is enabled in any queue.
- VLAN is hidden (*PFQDE.HIDE_VLAN =* 1b) in any queue.
- E-tag is removed in any queue (*PFQDE.STRIP_TAG* is set)
- L2 tags are stripped from packets (*PFQDE.STRIP_TAG = 1*) in any queue.
- Time stamp is added to the packets in any TC (any bit of *TSYNCRXCTL.TSIP_UT_EN* or *TSYNCRXCTL.TSIP_UP_EN* is set).
- Short received packets are padded (*RDRXCTL.PSP* is set).

6.1.2 Packet Filtering

A received packet goes through up to three stages of filtering as depicted in Figure 6.1. The figure describes a switch-like structure that is used in virtualization mode to route packets between the network port (top of drawing) and one of many virtual ports (bottom of drawing), where each virtual port might be associated with a Virtual Machine (VM), a Virtual Machine Monitor (VMM), or the like. The three stages are:

- 1. **First stage Admission Control:** Ensure that the packet should be received by the port. This is done by a set of L2 filters and is described in detail in this section.
- 2. **Second stage Pooling:** This stage is specific to virtualization environments and defines the virtual ports (called pools in this document) that are the targets for the Rx packet. A packet can be associated with any number of ports/pools and the selection process is described in [Section](#page-151-0) 6.1.3.2. In non virtualization mode, this stage is skipped and all the queues used in the next stage are considered as part of the same default pool.

Note: A pool is equivalent to a VSI as defined in IEEE 802.1Qbg specification.

3. **Third stage — Queueing:** A receive packet that successfully passed the Rx filters is associated with one of many receive descriptor queues as described in [Section](#page-149-0) 6.1.3.

The receive packet filtering role is to determine which of the incoming packets are allowed to pass to the local machine and which of the incoming packets should be dropped since they are not targeted to the local machine. Received packets that are targeted for the local machine can be destined to the host, to a manageability controller, or to both. This section describes how host filtering is done, and the interaction with management filtering.

As depicted in [Figure](#page-146-0) 6.2, host filtering is done in two stages:

- 1. Packets are filtered by L2 filters (Ethernet MAC address, unicast/multicast/broadcast). See [Section](#page-146-1) 6.1.2.1.
- 2. Packets are filtered by VLAN if a VLAN tag is present. See [Section](#page-147-0) 6.1.2.2.

A packet is not forwarded to the host if any of the following occurs:

- The packet does not pass L2 filters, as described in [Section](#page-146-1) 6.1.2.1.
- The packet does not pass VLAN filtering, as described in Section [6.1.2.2.](#page-147-0)
- The packet passes manageability filtering and the manageability filters determine that the packet should not pass to the host (see MNGONLY register).

Figure 6.2. Rx Filtering Flow Chart

6.1.2.1 L2 Filtering

A packet passes successfully through L2 Ethernet MAC address filtering if any of the following conditions are met:

• Unicast packet filtering — Promiscuous unicast filtering is enabled (FCTRL.UPE=1b) or the packet passes unicast MAC filters (host).

- Multicast packet filtering Promiscuous multicast filtering is enabled (FCTRL.MPE=1b) or the packet matches one of the multicast filters.
- Broadcast packet filtering to host Promiscuous multicast filtering is enabled (FCTRL.MPE=1b) or Broadcast Accept Mode is enabled (*FCTRL.BAM* = 1b).

6.1.2.1.1 Unicast Filter

The Ethernet MAC address is checked against the 128 host unicast addresses and 4 KB hash-based unicast address filters (if enabled). The host unicast addresses are controlled by the host interface. The destination address of an incoming packet must exactly match one of the pre-configured host address filters. These addresses can be unicast or multicast. Those filters are configured through Receive Address Low (RAL), Receive Address High (RAH), In addition, there are 4 KB unicast hash filters used for host defined by the PFUTA registers. The unicast hash filters are useful mainly for virtualization settings in those cases that more than 128 filters might be required.

Promiscuous Unicast — Receive all unicasts. Promiscuous unicast mode is usually used when the LAN device is used as a sniffer.

6.1.2.1.2 Multicast Filter (Partial)

The 12-bit portion of the incoming packet multicast address must be set in the multicast filter address table (*MTA*) in order to pass the partial multicast filter. The bits (out of 48 bits of the destination address) used to index the MTA table can be selected by the *MO* field in the MCSTCTRL register.

Promiscuous Multicast — Receive all multicasts. Promiscuous multicast mode is usually used when the LAN device is used as a sniffer.

6.1.2.2 VLAN Filtering

The integrated 10 GbE LAN controller provides exact VLAN filtering as follows:

- Host VLAN filters are programmed by the VFTA[n] registers.
- A VLAN match might relate to the *DEI* bit in the VLAN header. It is enabled for host filtering only by the *VLNCTRL.DEIEN* while the expected value is defined by the *VLNCTRL.DEI*.

If double VLAN is enabled (see [Section](#page-239-0) 6.4.5), filtering is done on the second (internal) VLAN tag. All the filtering functions of the integrated 10 GbE LAN controller ignore the first (external) VLAN in this mode.

A receive packet that passes MAC Address filtering successfully is subjected to VLAN header filtering as illustrated in Figure 6.3:

- 1. If the packet does not have a VLAN header, it passes to the next filtering stage.
- 2. Else, if VLAN filters are not enabled (*VLNCTRL.VFE* = 0b), the packet is forwarded to the next filtering stage.
- 3. Else, if the packet matches an enabled VLAN filter and DEI checking (if enabled), the packet is forwarded to the next filtering stage.
- 4. Otherwise, the packet is dropped.

Figure 6.3. VLAN Filtering

6.1.2.3 E-tag filtering

If the *PFVTCTL.POOLING_MODE* is E-tag (01b), then special L2 filtering rules are applied to tagged packets.If the VT_mode is E-tag (01b), then special L2 filtering rules are applied to packets with E-tag.

- If the tag matches one of the RAH registers used for tag filtering (*RAH.ADTYPE* = 1b), then it is considered as a packet that passed L2.
- If the *FCTRL.TPE* bit is set (Tag Promiscuous Enable), all the tagged packets passes L2 filtering.
- Otherwise, packets with E-tag [if *PFVTCTL.POOLING_MODE*is E-tag (01b)]are dropped.

Note: E-tag packets are not expected when double VLAN are use, thus *PFVTCTL.POOLING_MODE* should be cleared if *CTRL_EXT.EXTENDED_VLAN* is set.

6.1.2.4 Manageability / Host Filtering

The host and manageability filtering process are mostly independent. Each entity defines which packet it should receive. The only exception is that the manageability filters can define a packet as exclusive and thus prevent it from reaching the host. Figure 6.4 describes this flow.

Figure 6.4. Manageability / Host Filtering

6.1.3 Rx Queues Assignment

The following filters/mechanisms determine the destination of a received packet. These filters are described briefly while more detailed descriptions are provided in the following sections:

- Virtualization In a virtual environment, DMA resources are shared between more than one software entity (operating system and/or device driver). This is done by allocating receive descriptor queues to virtual partitions (VMM, IOVM, VMs, or VFs). Allocating queues to virtual partitions is done in sets, each with the same number of queues, called queue pools, or pools. Virtualization assigns to each received packet one or more pool indices. Packets are routed to a pool based on their pool index and other considerations such as RSS. See [Section](#page-151-0) 6.1.3.2 for more on routing for virtualization.
- Receive Side Scaling (RSS) RSS distributes packet processing between several processor cores by assigning packets into different descriptor queues. RSS assigns to each received packet an RSS index. Packets are routed to one queue from a set of Rx queues based on their RSS index and other considerations such as virtualization. See [Section](#page-166-0) 6.1.3.6 for details.
- L2 Ethertype Filters These filters identify packets by their L2 Ethertype and assigns them to receive queues. Examples of possible uses are LLDP packets, and 802.1X packets. See [Section](#page-153-0) 6.1.3.3 for details. The integrated 10 GbE LAN controller incorporates eight Ethertype filters.
- Flow Director Filters These filters provide up to additional 32 K filters. See [Section](#page-155-0) 6.1.3.5 for details.
- TCP SYN Filters The integrated 10 GbE LAN controller might route TCP packets with their SYN flag set into a separate queue. SYN packets are often used in SYN attacks to load the system with numerous requests for new connections. By filtering such packets to a separate queue, security software can monitor and act on SYN attacks. See [Section](#page-155-1) 6.1.3.4 for details.

A received packet is allocated to a queue based on the above criteria and the following order:

• Queue by L2 Ethertype filters (if match)

- Queue by SYN filter (if match)
- Queue by flow director filters
- Queue (in case of virtualization, within a pool) by RSS as described in [Section](#page-150-1) 6.1.3.1 and [Section](#page-151-0) 6.1.3.2.
- Send to queue zero.

6.1.3.1 Queuing in a Non-virtualized Environment

Table 6.1 lists the queuing schemes for packets that do not match any special filters (L2 Ethertype, SYN and flow director filters). [Table](#page-150-2) 6.2 shows the queue indexing. Selecting a scheme is done via the *Multiple Receive Queues Enable* (*MRQE*) field in MRQC register.

Table 6.1. Rx Queuing Schemes Supported (No Virtualization)

Table 6.2. Queue Indexing Illustration in Non-virtualization Mode

1. The number of bits used for each TC is set according to the *RQTC.RQTCx* fields

A received packet is assigned to a queue according to the ordering shown in [Figure](#page-151-1) 6.5:

- RSS filters Packets that do not meet any of the previous filtering conditions described in [Section](#page-149-0) 6.1.3 are assigned to one of 128 queues as listed in Table 6.1. The following modes are supported:
	- $-$ No RSS $-$ Queue 0 is used for all packets.
	- RSS A set of 64 queues is allocated for RSS. The queue is identified through the RSS index. Note that it is possible to use a subset of these queues.
- Example Assume a 4 TCs x 32 RSS configuration and that the number of RSS queues for TC=3 is set to 4. The queue numbers for $TC=3$ are 64 , 65, 66, and 67 (decimal).

[Figure](#page-151-1) 6.5 depicts the flow of allocation of Rx queues by the various queue filters previously described:

Figure 6.5. Rx Queuing Flow (Non-virtualized)

6.1.3.2 Queuing in a Virtualized Environment

The 128 Rx queues are allocated to a pre-configured number of queue sets, called pools. In non-IOV mode, system software allocates the pools to the VMM or to VMs. In IOV mode, each pool may be associated with a VF.

Incoming packets are associated with pools based on their L2 characteristics as described in [Section](#page-266-0) 6.6.3. This section describes the following stage, where an Rx queue is assigned to each replication of the Rx packet as determined by its pools association.

Table 6.3 lists the queuing schemes supported with virtualization. [Table](#page-152-0) 6.4 lists the queue indexing.

Table 6.3. Rx Queuing Schemes Supported with Virtualization

1. When *MRQC.MRQE* = 0xF, VF index for pools 0-59, part of RSS for pool 60, 62 and pools 61 and 63 are disabled.When *MRQC.MRQE* $= 0x0$, VF index for pools 0-61, part of RSS for pool 62 and pool 63 is disabled.

Selecting a scheme is done in the following manner:

- Non-IOV mode
	- Select one of the above schemes via the *Multiple Receive Queues Enable* field in the *MRQC* register.
- IOV mode
	- Determine the number of pools: the number must support the value configured by the operating system in the PCIe NumVFs field. Therefore, the number of pools is min. of {16, 32, 64 } that is still >= NumVFs.

A received packet is assigned to an absolute queue index according to the ordering shown in Figure 6.6). It is software responsibility to define a queue that belongs to the matched pool:

- RSS filters The supported modes are listed in Table 6.3 and detailed as follows. The associated queue indexes are listed in [Table](#page-152-0) 6.4.
	- No RSS A single queue is used as default queue of the pool with either 16, 32, or 64 pools enabled. In a 64 pools setting, queues '2xN'...'2xN+1' are allocated to pool 'N'; In a 32 pools

setting, queues '4xN'...'4xN+3' are allocated to pool 'N'. The queues not used as default may be directed to by other filters.

- RSS All 128 queues are allocated to pools. Two configurations supported:
	- 32 pools with 4 RSS queues each
	- 64 pools with 2 RSS queues each.
	- 63 pools. The first 62 with 2 queues each and the last one with 4 RSS queues.In this mode the last pool is 62 and pool 63 is disabled.
	- 62 pools. The first 60 with 2 queues each and the last two with 4 RSS queues each. In this mode the last two pools are 60 and 62 and pools 61/63 are disabled.
- **Notes:** It is possible to use a subset of the RSS queues in each pool. The LS bits of the queue indexes are defined by the RSS index, and the pool index is used as the MS bits.See description below.

In the 62 and 63 pools modes, the pools with 4 queues should be assigned to the PF and can not be assigned to a VF.

Figure 6.6. Rx Queuing Flow (Virtualization Case)

6.1.3.3 L2 Ethertype Filters

These filters identify packets by their L2 Ethertype, 802.1Q user priority and optionally assign them to a receive queue. The following possible usages have been identified at this time:

- IEEE 802.1X packets Extensible Authentication Protocol (EAPOL) over LAN
- Time sync packets (such as IEEE 1588) Identifies Sync or Delay_Req packets
- The L2 type filters should not be set to IP packet type as this might cause unexpected results

The integrated 10 GbE LAN controller incorporates eight Ethertype filters defined by a set of two registers per filter: *ETQF[n]* and *ETQS[n]*.

The L2 packet type is defined by comparing the *Ether-Type* field in the Rx packet with the *ETQF[n].EType* (regardless of the pool and UP matching). The *Packet Type* field in the Rx descriptor captures the filter number that matched with the L2 Ethertype. See Section [6.1.5.2.2](#page-175-0) for a description of the *Packet Type* field.

The following flow is used by the Ethertype filters:

- 1. If the *ETQF.Filter Enable* bit is cleared, the filter is disabled and the following steps are ignored.
- 2. Receive packet matches any *ETQF* filters if the *EtherType* field in the packet matches the *EType* field of the filter. Note that the following steps are ignored if the packet does not match the *ETQF* filters.
- *Note:* Ethertype Filters should not be configured in a way that may cause a packet to match multiple filters.
- 3. Packets that match any *ETQF* filters are candidate for the host. If the packet also matches the manageability filters, it is directed to the host as well regardless of the *MNGONLY* register setting.
- 4. If the *ETQF.1588 Time Stamp* field is set, the packet is identified as an IEEE 1588 packet.
- 5. If the *ETQS.Queue Enable* bit is cleared, the filter completed its action on the packet. Else, the filter is also used for queuing purposes as described in the sections that follow.
- 6. If the *ETQF.Pool Enable* field is set, the *Pool* field of the filter determines the target pool for the packet. The packet can still be mirrored to other pools as described in [Section](#page-266-0) 6.6.3. See the sections that follow for more details on the use of the *Pool* field.
- 7. The *ETQS.RX Queue* field determines the destination queue for the packet. In case of a mirrored packet, only the copy of the packet that is targeted to the pool defined by the *Pool* field in the *ETQF* register is routed according to the *Rx Queue* field.

Setting the *ETQF[n]* registers is described as follows:

- The *Filter Enable* bit enables identification of Rx packets by Ethertype according to this filter. If this bit is cleared, the filter is ignored.
- The *EType* field contains the 16-bit Ethertype compared against all L2 type fields in the Rx packet.
- The *1588 Time Stamp* bit indicates that the Ethertype defined in the *EType* field is identified as IEEE 1588 EType. Packets that match this filter are time stamped according to the IEEE 1588 specification.
- The *Pool* field defines the target pool for a packet that matches the filter.
	- It applies only in virtualization modes. The pool index is meaningful only if the *Pool Enable* bit is set.
	- If the *Pool Enable* bit is set then the *Queue Enable* bit in the ETQS register must be set as well. In this case, the *Rx Queue* field in the ETQS must be part of the pool number defined in the *ETQF*.

Setting the *ETQS[n]* registers is described as follows:

- The *Queue Enable* bit enables routing of the Rx packet that match the filter to Rx queue as defined by the *Rx Queue* field.
- The *Rx Queue* field contains the destination queue (one of 128 queues) for the packet.

Special considerations for virtualization modes:

- Packets that match an Ethertype filter are diverted from their original pool (as defined by the VLAN and Ethernet MAC address filters) to the pool defined in the *Pool* field in the *ETQF* registers.
- The same applies for multicast packets. A single copy is posted to the pool defined by the filter.
- Mirroring rules
	- A packet sent to a pool by an *ETQF* filter, is still candidate to mirroring using the standard mirroring rules.
	- The Ethertype filter does not take part in the decision on the destination of the mirrored packet.

6.1.3.4 SYN Packet Filters

The integrated 10 GbE LAN controller might route TCP packets whose SYN flag is set into a separate queue. SYN packets are used in SYN attacks to load the system with numerous requests for new connections. By filtering such packets to a separate queue, security software can monitor and act on SYN attacks.

The same filter can be used to forward Geneve packets with the *OAM* bit set (control packets) to a dedicated queue irrespective of the flow director forwarding.

The following rules apply:

• A single SYN filter is provided.

The SYN filter is configured via the SYNQF register as follows:

- The *Queue Enable* bit enables SYN filtering capability.
- The SYN_OAM_SELECT bit defines if the filter is to be used for SYN packets or OAM packets (0b = $SYN, 1b = OAM$)
- The *Rx Queue* field contains the destination queue for the packet (one of 128 queues). In case of mirroring (in virtualization mode), only the original copy of the packet is routed according to this filter.
- *Note:* OAM forwarding is not supported for loopback traffic, assuming a VMM does not send OAM packets to itself.

6.1.3.5 Flow Director Filters

The flow director filters identify specific flows or sets of flows and routes them to specific queues. The flow director filters are programmed by FDIRCTRL and all other FDIR registers. The integrated 10 GbE LAN controller shares the Rx packet buffer for the storage of these filters.

The integrated 10 GbE LAN controller supports three different modes of flow director.

- IP filtering (000b)
- MAC, VLAN filtering (001b)
- Cloud: NVGRE or VXLAN filtering (010b)

The following table lists the packets that are candidate to compared to the flow director filters according to the different modes:

or Fragmented IP

Table 6-5. Candidate for Flow Director per mode

1. Only if a known L4 header is present (TCP/UDP/SCTP).

2. VXLAN and NVGRE packets without inner IP header (e.g. tunneled ARP) are not candidate in IP mode.

3. IP in IP packets are not candidate in IP mode.

Basic rules for the flow director filters are:

In VT mode, the *Pool* field in FDIRCMD must be valid. If the packet is replicated, only the copy that goes to the pool that matches the *Pool* field is impacted by the filter.The flow director filters cover the following fields:

Table 6-6. Lookup fields for Flow Director per mode

1. IPv6 extended headers are parsed by the integrated 10 GbE LAN controller, enabling TCP layer header recognition. Still the IPv6 extended header fields are not taken into account for the queue classification by Flow Director filter. This rule do not apply for security headers and fragmentation header. Packets with fragmentation header miss this filter. Packets with security extended headers are parsed only up to these headers and therefore can match only filters that do not require fields from the L4 protocol.

The integrated 10 GbE LAN controller supports two types of filtering modes (static setting by the FDIRCTRL.Perfect-Match bit):

- Perfect match filters The hardware checks a match between the masked fields of the received packets and the programmed filters. Masked fields should be programmed as zeros in the filter context. The integrated 10 GbE LAN controller supports up to $8K - 1$ perfect match filters.
- Signature filters The hardware checks a match between a hash-based signature of the masked fields of the received packet. The integrated 10 GbE LAN controller supports up to 32 K - 1 signature filters. This mode can be used only when the filtering mode is IPMODE (*FDIRCTRL.FILTERMODE* = 000b).

• Denote — The *Perfect Match* fields and *Signature* field are denoted as *Flow ID* fields.

The integrated 10 GbE LAN controller supports masking / range for the previously described fields. These masks are defined globally for all filters in the FDIR…M registers.

- The following fields can be masked per bit enabling power of two ranges up to complete enable / disable of the fields: IPv4 addresses and L4 port numbers.
- The following fields can be masked per byte enabling lower granularity ranges up to complete enable / disable of the fields: IPv6 addresses; Inner MAC; Outer MAC; TNI/VNI field.
- *Note:* In perfect match filters the destination IPv6 address can only be compared as a whole (with no range support) to the *IP6AT* filters. A match to any of the *IP6AT* filter is considered as an IPv6 destination match.
	- The following fields can be either enabled or disabled completely for the match functionality: VLAN ID tag; outer VLAN priority + DEI bit (the user priority is taken from the outermost tag with UP bits if an inner VLAN exists, otherwise it is ignored); inner or outer VLAN tag; flexible 2-byte tuple and target pool. Target pool can be enabled by software only when VT is enabled as well.

Flow director filters have the following functionality in virtualization mode:

- Flow director filters are programmed by the registers in the PF described in Section [6.1.3.5.13](#page-163-0) and Section [6.1.3.5.14.](#page-163-1)
- Flow director filters can be utilized in virtualization mode to filter on MAC-VLAN by setting *FDIRCTRL.FILTERMODE = MACVLANMODE* (001b). *MACVLANMODE* is only used in flow director perfect match mode.

6.1.3.5.1 Flow Director Filters Actions

Flow director filters might have one of the following actions programmed per filter in the *FDIRCMD* register:

- Drop packet or pass to host as defined by the *Drop* bit.
	- Matched packets to a flow director filter is directed to the assigned Rx queue only if the packet does not match the L2 filters for queue assignment nor the SYN filter for queue assignment.
	- Packets that match a filter are directed to the Rx queue defined in the filter context as programmed by the *FDIRCMD.Rx-Queue*. The Rx-Queue field is an absolute receive queue index. In a non-VT setting, it can be programmed to any value. In VT mode, the software should set the Rx-Queue to an index that belongs to the matched pool.
	- Packets that match drop filters are directed to the Rx queue defined per all filters in the *FDIRCTRL.DROP-Queue*. The integrated 10 GbE LAN controller drops these packets if software does not enable the specific Rx queue.

6.1.3.5.2 Flow Director Default Action

A default drop action may be applied by the flow director for packets that are candidate to flow director as defined in [Table](#page-156-0) 6-5. If the *FDIRCTRL.DROP_NO_MATCH* bit is set, any packet candidate for flow director that does not match any of the filters will be sent to the queue defined in the *FDIRCTRL.DROP_QUEUE* field.

6.1.3.5.3 Flow Director Filters Status Reporting

Shared status indications for all packets:

• The integrated 10 GbE LAN controller increments the *FDIRMATCH* counter for packets that match a flow director filter. It also increments the *FDIRMISS* counter for packets that do not match any flow director filter.

- The *Flow Director Filter Match* (*FLM*) bit in the *Extended Status* field of the Rx descriptor is set for packets that match a flow director filter.
- The flow ID parameters are reported in the *Flow Director Filter ID* field in the Rx descriptor if enabled by the *FDIRCTRL.Report-Status*. When the *Report-Status* bit is set, the *RXCSUM.PCSD* bit should be set as well. This field is indicated for all packets that match or do not match the flow director filters.
	- For packets that do not match a flow director filter, if the *FDIRCTRL.REPORT_STATUS_ALWAYS* is set, the *Flow Director Filter ID* field can be used by software for future programming of a matched filter, otherwise, the RSS hash value is reported. Table 6-7 describes the value of the RSS TYPE field in the receive descriptor in the different cases.

Table 6-7. RSS Type values according to Flow Director Match

For packets that match a flow director filter, the *Flow Director Filter ID* field can be used by software to identify the flow of the Rx packet.Too long linked list exception (linked list and too long terms are illustrated in [Figure](#page-159-0) 6.7):

- The maximum recommended linked list length is programmed in the *FDIRCTRL.Max-Length* field
- The length exception is reported in the *FDIRErr* field in the Rx descriptor
- Packets that do not match any flow director filter, reports this exception if the length of the existing linked list is above the maximum recommended length. Software can use it to avoid further programming of additional filters to this linked list before other filters are removed.
- Packets that match a pass filter report this exception if the distance of the matched filter from the beginning of the linked list is higher than the above recommended length.
- Packets that match a drop filter are posted to the Rx queue programmed in the filter context instead of the global *FDIRCTRL.DROP_QUEUE*. The drop exception is reported in addition to the length exception (in the same field in the Rx descriptor).

Collision exception:

- Packets that matches a collided filter report this exception in the *FDIRErr* field in the Rx descriptor.
- Collision events for signature-based filters should be rare. Still it might happen because multiple flows can have the same hash and signature values. Software might leave the setting as is while the collided flows are handled according to the actions of the first programmed flow. Only one flow (out of the collided ones) might remain in the flow director filters. In order to clear the collision indication in the programmed filter, software should remove the filter and then re-program it once again.
- Collision events for a perfect match filter should never happen. A collision error might indicate a programming fault that software might decide to fix.

6.1.3.5.4 Flow Director Filters Block Diagram

The following figure shows a block diagram of the flow director filters. Received flows are identified to buckets by a hash function on the relevant tuples as defined by the FDIR...M registers. Each bucket is organized in a linked list indicated by the hash lookup table. Buckets can have a variable length while

the last filter in each bucket is indicated as a last. There is no upper limit for a linked list length during programming; however, a received packet that matches a filter that exceeds the FDIRCTRL.Max-Length are reported to software (see Section [6.1.3.5.6](#page-160-0)).

Figure 6.7. Flow Director Filters Block Diagram

6.1.3.5.5 Rx Packet Buffer Allocation

Flow director filters can consume zero space (when disabled) up to \sim 256 KB of memory. As shown in [Figure](#page-159-0) 6.7, flow director filters share the same memory with the Rx packet buffer. By setting the *PBALLOC* field in the *FDIRCTRL* register, the software can enable and allocate memory for the flow director filters. The memory allocated to received traffic is the remaining part of the Rx packet buffer.

Note: It is the user's responsibility to ensure that sufficient buffer space is left for reception of traffic. The required buffer space for receive traffic depends on the number of traffic classes, and flow control upper and lower threshold values. If flow director is enabled (*PBALLOC* > 0), software should set the *RXPBSIZE[n]* registers according to the total remaining part of the Rx packet buffer for reception of traffic.

Refer to Section [2.8.2.3.5](#page-67-0) for recommended setting of the Rx packet buffer sizes and flow control thresholds.

6.1.3.5.6 Flow Director Filtering Reception Flow

- Rx packet is digested by the filter unit which parse the packet extracting the relevant tuples for the filtering functionality.
- The integrated 10 GbE LAN controller calculates a 15-bit hash value out of the masked tuples (logic mask of the tuples and the relevant mask registers) using the hash function described in Section [6.1.3.5.16](#page-165-0).
- The address in the hash lookup table points to the selected linked list of flow director filters.
- The integrated 10 GbE LAN controller checks the *Bucket Valid* flag. If it is inactive, then the packet does not match any filter. Otherwise, *Bucket Valid* flag is active, proceed for the next steps.
- The integrated 10 GbE LAN controller checks the linked list until it reaches the last filter in the linked list or until a matched filter is found.
- Case 1: matched filter is found:
	- Increment the *FDIRMATCH* statistic counter.
	- Process the filter's actions (queue assignment) according to queue assignment priority. Meaning, the actions defined in this filter takes place only if the packet did not match any L2 filter or SYN filter that assigns an Rx queue to the packet.
	- Rx queue assignment according to the filter context takes place if *Queue-EN* is set.
	- If the DROP bit is set in the filter context, the packet is sent to the queue pointed by the *FDIRCTRL.DROP_QUEUE* field.
	- Post the packet to host including the flow director filter match indications as described in Section [6.1.3.5.3](#page-157-0).
- Case 2: matched filter is not found:
	- Increment the *FDIRMISS* statistic counter.
	- Post the packet to host including the flow director filter miss indications as described in Section [6.1.3.5.3](#page-157-0).

6.1.3.5.7 Add Filter Flow

The software programs the filters parameters in the registers described in Section [6.1.3.5.13](#page-163-0) and Section [6.1.3.5.14](#page-163-1) while keeping the *FDIRCMD.Filter-Update* bit inactive. As a result, the integrated 10 GbE LAN controller checks the bucket valid indication in the hash lookup table (that matches the *FDIRHASH.Hash*) for the presence of an existing linked list. Following are the two programming flows for the case a link list exists or for the case a new list is required.

- Case 1: Add a filter to existing linked list: The integrated 10 GbE LAN controller checks the linked list until it reaches the last filter in the list or until a matched filter is found. The following cases may occur:
	- Matched filter is found (equal flow ID) with the same action parameters The programming is discarded silently. This is a successful case since the programmed flow is treated as requested.
	- Matched filter is found (equal flow ID) with different action parameters The integrated 10 GbE LAN controller keeps the old setting of the filter while setting the *Collision* flag in the filter context (see Section [6.1.3.5.3](#page-157-0) for software handling of collision during packet reception).
	- Matched filter is found (equal flow ID) with different action parameters and the *Collision* flag is already set — The programming is discarded silently. Software gets the same indications as the previous case.
	- Matched filter is not found (no collision) The integrated 10 GbE LAN controller checks for a free space in the flow director filters table.

- No space case Discard programming; increment the *FADD* counter in the *FDIRFSTAT* register and assert the flow director interrupt. Following this interrupt software should read the *FDIRFSTAT* register and *FDIRFREE.FREE* field, for checking the interrupt cause.
- Free space is found Good programming case: Add the new filter at the end of the linked list while indicating it as the last one. Program the *Next Filter PTR* field and then clear the *Last* flag in the filter that was previously the last one.
- Case 2 $-$ Create a new linked list:

The integrated 10 GbE LAN controller looks for an empty space in the flow director filters table:

- Handle no empty space the same as in Case 1.
- Good programming case: Add the new filter while indicating it as the last one in the linked list. Then, program the hash lookup table entry by setting the *Valid* flag and the *First Filter PTR* pointing to the new programmed filter.

Additional successful add flow indications:

- Increment the *ADD* statistic counter in the *FDIRUSTAT* register.
- Reduce the *FREE* counter in the *FDIRFREE* register and then indicate the number of free filters. If the *FREE* counter crosses the full-thresh value in the *FDIRCTRL* register, then assert the flow director filter interrupt. Following this interrupt software should read the *FDIRFSTAT* register and *FDIRFREE.FREE* field, for checking the interrupt cause.
- Compare the length of the new linked list with *MAXLEN* in the *FDIRLEN* register. If the new linked list is longer than *MAXLEN*, update the *FDIRLEN* by the new flow.

6.1.3.5.8 Update Filter Flow

In some applications, it is useful to update the filter parameters, such as the destination Rx queue. Programing filter parameters is described in Section [6.1.3.5.7.](#page-160-1)

Setting the *Filter-Update* bit in the *FDIRCMD* register has the following result:

- Case 1: Matched filter does not exist in the filter table Setting the *Filter-Update* bit has no impact and the command is treated as add filter.
- Case 2: Matched filter already exists in the filter table Setting the *Filter-Update* bit enables filter parameter's update while keeping the collision indication as is.

When updating an existing filter the software device driver should program the same filter (i.e. the same FDIRHASH.HASH and the same *FDIRHASH.SIGNATURE_SW_INDEX*) while keeping the *FDIRCMD.FILTER_UPDATE* = 1

6.1.3.5.9 Remove Filter Flow

Software programs the filter Hash and Signature / Software-Index in the *FDIRHASH* register. It then should set the *FDIRCMD.CMD* field to *Remove Flow*. Software might use a single 64-bit access to the two registers for atomic operation. As a result, the integrated 10 GbE LAN controller follows these steps:

- Check if such a filter exists in the flow director filters table.
- If there is no flow, then increment the *FREMOVE* counter in the *FDIRFSTAT* register and skip the next steps.
- If the requested filter is the only filter in the linked list, then invalidate its entry in the hash lookup table by clearing the *Valid* bit.
- Else, if the requested filter is the last filter in the linked list, then invalidate the entry by setting the *Last* flag in the previous filter in the linked list.

• Else, invalidate its entry by programming the Next Filter PTR in the previous filter in the linked list, pointing it to the filter that was linked to the removed filter.

Additional indications for successful filter removal:

- Increment the remove statistic counter in the *FDIRUSTAT* register.
- Increment the *FREE* counter in the *FDIRFREE* register.

6.1.3.5.10 Remove all Flow Director Filters

In some cases there is a need to clear the entire flow director table. It might be useful in some applications that might cause the flow director table becoming too occupied. Then, software might clear the entire table enabling its re-programming with new active flows.

Following are steps required to clear the flow director table:

- Poll the *FDIRCMD.CMD* until it is zero indicating any previous pending commands to the flow director table is completed (at worst case the *FDIRCMD.CMD* should be found cleared on the second read cycle). Note that software must not initiate any additional commands (add / remove / query) before this step starts and until this flow completes.
- Clear the *FDIRFREE* register (set *FREE* field to zero).
- Set *FDIRCMD.CLEARHT* to 1b and then clear it back to 0b
- Clear the *FDIRHASH* register to zero
- Re-write *FDIRCTRL* by its previous value while clearing the *INIT-Done* flag.
- Poll the *INIT-Done* flag until it is set to 1b by hardware.
- Clear the following statistic registers: *FDIRUSTAT; FDIRFSTAT; FDIRMATCH; FDIRMISS; FDIRLEN* (note that some of these registers are read clear and some are read write).

6.1.3.5.11 Flow Director Filters Initializing Flow

Following a device reset, the flow director is enabled by programming the FDIRCTRL register, as follows:

- Set *PBALLOC* to non-zero value according to the required buffer allocation to reception and flow director filter (see Section [6.1.3.5.5\)](#page-159-1). All other fields in the register should be valid as well (according to required setting) while the *FDIRCTRL* register is expected to be programmed by a single cycle. Any further programming of the *FDIRCTRL* register with non-zero value *PBALLOC* initializes the flow director table once again.
- Poll the *INIT-Done* flag until it is set to 1b by hardware (expected initialization flow should take about 55 μ s at 10 Gb/s and 550 μ s at 1 Gb/s (it is 5.5 ms at 100 M/ps; however, this speed is not expected to be activated unless the integrated 10 GbE LAN controller is in a sleep state).

6.1.3.5.12 Query Filter Flow

Software might query specific filter settings and bucket length using the Query command.

- Program the filter Hash and Signature/Software-Index in the *FDIRHASH* register and set the *CMD* field in the FDIRCMD register to 11b (Query Command). A single 64-bit access can be used for this step.
- As a result, the integrated 10 GbE LAN controller provides the query result in the *FDIRHASH, FDIRCMD* and *FDIRLEN* registers (described in the sections as follows).
- Hardware indicates query completion by clearing the *FDIRCMD.CMD* field. The following table lists the query result.

1. The pool parameter is not returned as part of the filter action in signature mode.

6.1.3.5.13 Signature Filter Registers

The signature flow director filter is programmed by setting the *FDIRHASH* and *FDIRCMD* registers. These registers are located in consecutive 8-byte aligned addresses. Software should use a 64-bit register to set these two registers in a single atomic operation. [Table](#page-163-2) 6.9 lists the recommended setting.

Table 6.9. Signature Match Filter Parameters

6.1.3.5.14 Perfect Match Filter Registers

Perfect match filters are programmed by the following registers: *FDIRSIPv6[n]; FDIRVLAN; FDIRPORT; FDIRIPDA; FDIRIPSA; FDIRHASH; FDIRCMD*. Setting the *FDIRCMD* register, generates the actual programming of the filter. Therefore, write access to this register must be the last cycle after all other registers contain a valid content. [Table](#page-163-3) 6.10 lists the recommended setting.

Note: Software filter programming must be an atomic operation. In a multi-core environment, software must ensure that all registers are programmed in a sequence with no possible interference by other cores.

Table 6.10. Perfect Match Filter Parameters

Table 6.10. Perfect Match Filter Parameters

Table 6.10. Perfect Match Filter Parameters

6.1.3.5.15 Multiple CPU Cores Considerations

Perfect match filters programming and any query cycles require access to multiple registers. In order to avoid races between multiple cores, software might need to use one of the following programming methods:

- Use a software-based semaphore between the multiple cores for gaining control over the relevant CSR registers for complete programming or query cycles.
- Manage all programming and queries of the flow director filters by a single core.

Programming signature filters requires only the FDIRHASH and FDIRCMD registers. These two registers are located in 8-byte aligned adjacent addresses. Software could use an 8-byte register for the programming of these registers in a single atomic operation, which avoids the need for any semaphore between multiple cores.

6.1.3.5.16 Flow Director Hash Function

The integrated 10 GbE LAN controller supports programmable 16-bit hash functions based on two 32 bit keys, one for the lookup table identifying a bucket of filters and another one for the signature (*FDIRHKEY* and *FDIRSKEY*). The hash function is described in the sections that follows. In some cases, a smaller hash value than 16 bits is required. In such cases, the LS bits of the hash value are used.

For (i=0 to 350) {if (Ext K[i]) then Hash[15: 0] = Hash[15: 0] XOR Ext S[15+i: i]}

While using the following notations:

'XOR' - Bitwise XOR of two equal length strings

If (xxx) - Equals 'true' if $xxx = '1'$ and equals 'false' if $xxx = '0'$

S[335:0] - The input bit string of the flow director tuples: 42 bytes listed in [Table](#page-166-1) 6.11 AND-logic with the filters masks.

Ext S[n] - S[14:0] | S[335:0] | S[335:321] // concatenated

K[31:0] - The hash key as defined by the FDIRHKEY or FDIRSKEY registers.

Tmp_K[11*32-1:0] - (Temp Key) equals K[31:0] | K[31:0]... // concatenated Key 11 times

Ext_K[350:0] - (Extended Key) equals T_K[351:1]

The input bit stream for the hash calculation is listed in [Table](#page-166-1) 6.11 while byte 0 is the MSByte (first on the wire) of the VLAN, byte 2 is the MSByte of the source IP (IPv6 case) and so on.

1. In VXLAN and NVGRE packets, the IP addresses used are of the tunneled header in other packets the outer IP header is used.

6.1.3.6 RSS

RSS is a mechanism to distribute received packets into several descriptor queues. Software can then assign each queue to a different processor, therefore sharing the load of packet processing among several processors.

As described in [Section](#page-144-1) 6.1, the integrated 10 GbE LAN controller uses RSS as one ingredient in its packet assignment policy (the others are the various filters and virtualization). The RSS output is an RSS index. The integrated 10 GbE LAN controller global assignment uses these bits (or only some of the LSBs) as part of the queue number.

[Figure](#page-167-0) 6.8 and [Figure](#page-168-0) 6.9 show the process of computing an RSS output:

- 1. The receive packet is parsed into the header fields used by the hash operation (such as IP addresses, TCP port, etc.)
- 2. A hash calculation is performed. The integrated 10 GbE LAN controller supports a single hash function, as defined by Microsoft* (MSFT) RSS. The integrated 10 GbE LAN controller therefore does not indicate to the device driver which hash function is used. The 32-bit result is fed into the *RSS Hash* field in the packet receive descriptor.
- 3. The integrated 10 GbE LAN controller supports two modes of RSS defined by the *MRQC.Multiple_RSS* bit. When set to 0b a single RSS key and redirection table are supported. In this mode (usually used when virtualization is not enabled) the nine LSBs of the hash result are used as an index into a 512-entry redirection table. Each entry provides up to 6-bit RSS output index ([Figure](#page-167-0) 6.8).

For SRIOV or VMDq enabled mode (set by MRQC.Multiple_RSS set to 1b), The integrated 10 GbE LAN controller supports up to 64 (one per pool) RSS keys and redirection tables (both are controlled and programmed at the VF space). In this mode the 6 LSBs of the hash result are used as an index into a 64-entry redirection table. Each entry provides up to 2-bit RSS output index [\(Figure](#page-168-0) 6.9).

When RSS is enabled, the integrated 10 GbE LAN controller provides software with the following information as required by Microsoft RSS and provided for device driver assist:

- A Dword result of the MSFT RSS hash function application to the packet header, to be used by the stack for flow classification, is written into the receive packet descriptor. A 4-bit RSS *Type* field conveys the hash function used for the specific packet.
- Packets to which the RSS function can not be applied (for example non IP packets) will return an *RSS Hash* result of zero, an *RSS Type* of zero and an RSS output index of zero.

6.1.3.6.1 Enabling RSS

- RSS is enabled in the *MRQC* register.
- RSS enabling cannot be done dynamically and must be preceded by a software reset.
- RSS status field in the descriptor write-back is enabled when the *RXCSUM.PCSD* bit is set (fragment checksum is disabled). RSS is therefore mutually exclusive with UDP fragmentation checksum offload.
- Support for RSS is not provided when legacy receive descriptor format is used.

6.1.3.6.2 Disabling RSS

- Disabling RSS on the fly is not allowed, and the integrated 10 GbE LAN controller must be reset after RSS is disabled.
- When RSS is disabled, packets are assigned an RSS output index = zero.

Figure 6.8. RSS Block Diagram (Multiple_RSS = 0)

Figure 6.9. RSS Block Diagram (Multiple_RSS = 1)

6.1.3.6.3 RSS Hash Function

This section provides a verification suite used to validate that the hash function is computed according to MSFT nomenclature.

The integrated 10 GbE LAN controller's hash function follows the MSFT definition. A single hash function is defined with several variations for the following cases:

- TcpIPv4 The integrated 10 GbE LAN controller parses the packet to identify an IPv4 packet containing a TCP segment per the criteria described below. If the packet is not an IPv4 packet containing a TCP segment, RSS is not done for the packet.
- IPv4 The integrated 10 GbE LAN controller parses the packet to identify an IPv4 packet. If the packet is not an IPv4 packet, RSS is not done for the packet.
- TcpIPv6 The integrated 10 GbE LAN controller parses the packet to identify an IPv6 packet containing a TCP segment per the criteria described below. If the packet is not an IPv6 packet containing a TCP segment, RSS is not done for the packet.
- IPv6 The integrated 10 GbE LAN controller parses the packet to identify an IPv6 packet. If the packet is not an IPv6 packet, RSS is not done for the packet.

Tunneled IP to IP packets are considered for the RSS functionality as IP packets. The RSS logic ignores the L4 header while using the outer (first) IP header for the RSS hash.

For NVGRE and VXLAN packets the inner header (IP and TCP/UDP) is used for RSS computations.

The following additional cases are not part of the MSFT RSS specification but are supported RSS modes:

• UdpIPV4 — The integrated 10 GbE LAN controller parses the packet to identify a packet with UDP over IPv4.

• UdpIPV6 — The integrated 10 GbE LAN controller parses the packet to identify a packet with UDP over IPv6.

A packet is identified as containing a TCP segment if all of the following conditions are met:

- The transport layer protocol is TCP (not UDP, ICMP, IGMP, etc.).
- The TCP segment can be parsed (such as IPv4 options or IPv6 extensions can be parsed, packet not encrypted, etc.).
- The packet is not fragmented (even if the fragment contains a complete L4 header).
- *Note:* IPv6 extended headers are parsed by the integrated 10 GbE LAN controller, enabling TCP layer header recognition. Still the IPv6 extended header fields are not taken into account for the queue classification by RSS filter. This rule do not apply for security headers and fragmentation header. Packets with fragmentation header miss this filter. Packets with security extended headers are parsed only up to these headers and therefore can match only filters that do not require fields from the L4 protocol.

Bits[31:16] of the Multiple Receive Queues Command (MRQC), for single RSS and VFMRQC for multiple RSS, registers enable each of the above hash function variations (several might be set at a given time). If several functions are enabled at the same time, priority is defined as follows (skip functions that are not enabled):

- IPv4 packet
	- Try using the TcpIPv4 function
	- Try using UdpIPv4 function
	- Try using the IPv4 function
- IPv6 packet
	- Try using the TcpIPv6 function.
	- Try using UdpIPv6 function.
	- Try using the IPv6 function

The following combinations are currently supported:

• Any combination of IPv4, TcpIPv4, and UdpIPv4.

And/or:

• Any combination of either IPv6, TcpIPv6, and UdpIPv6.

When a packet cannot be parsed by the previous rules, it is assigned an RSS output index = zero. The 32-bit tag (normally a result of the hash function) equals zero.

The 32-bit result of the hash computation is written into the packet descriptor and also provides an index into the redirection table.

The following notation is used to describe the following hash functions:

- Ordering is little endian in both bytes and bits. For example, the IP address 161.142.100.80 translates into 0xa18e6450 in the signature.
- A "^" denotes bit-wise XOR operation of same-width vectors.
- @x-y denotes bytes x through y (including both of them) of the incoming packet, where byte 0 is the first byte of the IP header. In other words, we consider all byte-offsets as offsets into a packet where the framing layer header has been stripped out. Therefore, the source IPv4 address is referred to as @12-15, while the destination v4 address is referred to as @16-19.
- @x-y, @v-w denotes concatenation of bytes x-y, followed by bytes v-w, preserving the order in which they occurred in the packet.

All hash function variations (IPv4 and IPv6) follow the same general structure. Specific details for each variation are described in the following section. The hash uses a random secret key of length 320 bits (40 bytes); the key is stored in the RSS Random Key Register RSSRK for single RSS and VFRSSRK[63:0] for multiple RSS.

The algorithm works by examining each bit of the hash input from left to right. Our nomenclature defines left and right for a byte-array as follows: Given an array K with k bytes, our nomenclature assumes that the array is laid out as follows:

• K[0] K[1] K[2] ... K[k-1]

K[0] is the left-most byte, and the MSB of K[0] is the left-most bit. K[k-1] is the right-most byte, and the LSB of K[k-1] is the right-most bit.

ComputeHash(input[], N)

For hash-input input[] of length N bytes (8N bits) and a random secret key K of 320 bits Result = $0;$ For each bit b in input[] { if (b == 1) then Result \uparrow = (left-most 32 bits of K); shift K left 1 bit position; }

return Result;

6.1.3.6.3.1 Pseudo-code Examples

The following four pseudo-code examples are intended to help clarify exactly how the hash is to be performed in four cases, IPv4 with and without ability to parse the TCP header, and IPv6 with and without a TCP header.

Hash for IPv4 with TCP

Concatenate SourceAddress, DestinationAddress, SourcePort, DestinationPort into one single bytearray, preserving the order in which they occurred in the packet: Input[12] = $@12-15$, $@16-19$, $@20-$ 21, @22-23.

```
Result = ComputeHash(Input, 12);
```
Hash for IPv4 with UDP

Concatenate SourceAddress, DestinationAddress, SourcePort, DestinationPort into one single bytearray, preserving the order in which they occurred in the packet: Input[12] = $@12-15$, $@16-19$, $@20-$ 21, @22-23.

```
Result = ComputerHash(Input, 12);
```
Hash for IPv4 without TCP

Concatenate SourceAddress and DestinationAddress into one single byte-array

```
Input[8] = 012-15, 016-19
```

```
Result = ComputeHash(Input, 8)
```


Hash for IPv6 with TCP

Similar to previous:

Input[36] = @8-23, @24-39, @40-41, @42-43

Result = ComputeHash(Input, 36)

Hash for IPv6 with UDP

Similar to previous:

Input[36] = @8-23, @24-39, @40-41, @42-43

Result = ComputeHash(Input, 36)

Hash for IPv6 without TCP

Input[32] = @8-23, @24-39

Result = ComputeHash(Input, 32)

6.1.3.6.4 Redirection Tables

The redirection table used for single RSS mode (RETA and ERETA) is a 512-entry structure, indexed by the nine LSBs of the hash function output.

The redirection tables used for multiple RSS mode (VFRETA) are 64-entry structures indexed by the six LSBs of the hash function output. The table to use is defined by the pool to which the packet is sent.

System software might update the redirection tables during run time. Such updates of the table are not synchronized with the arrival time of received packets. Therefore, it is not guaranteed that a table update takes effect on a specific packet boundary.

6.1.3.6.5 RSS Verification Suite

Assume that the random key byte-stream is:

0x6d, 0x5a, 0x56, 0xda, 0x25, 0x5b, 0x0e, 0xc2, 0x41, 0x67, 0x25, 0x3d, 0x43, 0xa3, 0x8f, 0xb0, 0xd0, 0xca, 0x2b, 0xcb, 0xae, 0x7b, 0x30, 0xb4, 0x77, 0xcb, 0x2d, 0xa3, 0x80, 0x30, 0xf2, 0x0c, 0x6a, 0x42, 0xb7, 0x3b, 0xbe, 0xac, 0x01, 0xfa

Table 6.12. IPv4

Note: The IPv6 address tuples are only for verification purposes, and may not make sense as a tuple.

Table 6.13. IPv6

6.1.4 Receive Data Storage in System Memory

The integrated 10 GbE LAN controller posts receive packets into data buffers in system memory.

The following controls are provided for the data buffers:

- The SRRCTL[n].BSIZEPACKET field defines the size of the data buffer pointed by each descriptor. The maximum packet size that can be posted to a queue can be limited using the *RXDCTL[n].RLPML* field. This filter enables software to use smaller buffers than the size defined by the *SRRCTL[n].BSIZEPACKET*.
- *Note:* The packet size compared to *RXDCTL[n].RLPML* does not include any parts stripped by the device like CRC VLAN or other tags but include additional TimeStamp appended to the packet.
- The SRRCTL.BSIZEHEADER field defines the size of the header buffer pointed by each descriptor (advanced descriptors only).
- Each queue is provided with a separate SRRCTL register.

Receive memory buffer addresses are word (2 x byte) aligned (both data and headers).

The internal receive buffers are described in [Section](#page-245-0) 6.5.3.1.

6.1.5 Receive Descriptors

6.1.5.1 Legacy Receive Descriptor Format

A receive descriptor is a data structure that contains the receive data buffer address and fields for hardware to store packet information. Upon receipt of a packet for this device, hardware stores the packet data into the indicated buffer and writes the length, status and errors to the receive descriptor. If SRRCTL[n].DESCTYPE = zero, the integrated 10 GbE LAN controller uses the Legacy Rx descriptor as listed in [Table](#page-172-2) 6.14. The shaded areas indicate fields that are modified by hardware upon packet reception (so-called descriptor write-back).

Legacy descriptors should not be used when advanced features are enabled: SCTP, Virtualization, Time stamp in Packet, tunnel packets checksum or RSC. Packets that match these cases might be dropped from queues that use legacy receive descriptors.

Refer to [Table](#page-172-2) 6.14 and the field descriptions that follow.

Table 6.14. Legacy Receive Descriptor (RDESC) Layout

Buffer Address (64-bit offset 0, 1st line)

Physical address in host memory of the received packet buffer.

Length Field (16-bit offset 0, 2nd line)

The length indicated in this field covers the data written to a receive buffer including CRC bytes (if any). Software must read multiple descriptors to determine the complete length for packets that span multiple receive buffers.

Fragment Checksum (16-bit offset 16, 2nd line)

This field is used to provide the fragment checksum value. This field is equal to the unadjusted 16-bit ones complement of the packet. Checksum calculation starts at the L4 layer (after the IP header) until the end of the packet excluding the CRC bytes. In order to use the fragment checksum assist to offload L4 checksum verification, software might need to back out some of the bytes in the packet. For more details see [Section](#page-190-0) 6.1.6.5.

The fragment checksum is always reported in the descriptor with the EOP bit set.

Status Field (8-bit offset 32, 2nd line)

Status information indicates whether the descriptor has been used and whether the referenced buffer is the last one for the packet. Error status information is listed in Table 6.16.

Table 6.15. Receive Status (RDESC.STATUS) Layout

End of Packet (EOP) and Descriptor Done (DD)

Refer to the following table:

VP (VLAN Packet)

When set, the VP field indicates that the incoming packet's type is a VLAN (802.1q, matching the *VLNCTRL.VET*). If the *RXDCTL.VME* bit is set as well, then an active VP field also means that the VLAN has been stripped from the packet to the receive descriptor. For a further description of 802.1q VLANs please see [Section](#page-237-0) 6.4.

IPCS (IPv4 Checksum), L4CS (L4 Checksum), UDPCS (UDP Checksum)

These bits are described in the following table.

Note: Switched packets from a local VM that do not use the Tx IP checksum offload by hardware have the IPCS equal to zero; switched packets from a local VM that do not use the Tx L4 checksum offload by hardware have the L4CS and UDPCS equal to zero.

IPv6 packets do not have the *IPCS* bit set, but might have the *L4CS* bit and *UDPCS* bit set if the integrated 10 GbE LAN controller recognizes the transport header.

PIF (Non Unicast Address)

The *PIF* bit is set on packets with a non-unicast destination Ethernet MAC address — multicast and broadcast.

Error Field (8-bit offset 40, 2nd line)

Table 6.16 and the following text describes the possible errors reported by the hardware.

Table 6.16. Receive Errors (RDESC.ERRORS) Layout

IPE (IPv4 Checksum Error)

The IP checksum error is valid only when the *IPCS* bit in the *Status* field is set (indicating that the hardware validated the IP checksum). This bit is meaningful only on the last descriptor of a packet while the *EOP* bit is set as well. Packets with IP error are posted to host memory regardless of the store bad packet setting (FCTRL.SBP).

TCPE (TCP/UDP Checksum Error)

The TCP/UDP checksum error is valid only when the *L4CS* bit in the *Status* field is set (indicating that the hardware validated the L4 checksum). This bit is meaningful only on the last descriptor of a packet while the *EOP* bit is set as well. Packets with a TCP/UDP error are posted to host memory regardless of the store bad packet setting (FCTRL.SBP).

IPv4/UDP packets that carry a null UDP checksum field are reported with L4CS=0 and TCPE=0 (valid packet with no checksum).

IPv6/UDP packets that carry a null UDP checksum field are reported with L4CS=1 and TPCE=1 (UDP checksum is mandatory over IPv6).

RXE

The RXE error bit is an indication for any MAC error. It is a logic OR function of the following errors:

- CRC or symbol error might be a result of receiving a /V/ symbol on the TBI interface, /FE/ symbol on the GMII/XGMII interface, RX_ER assertion on GMII interface, bad EOP or loss of sync during packet reception.
- Undersize frames shorter than 64 bytes.
- Oversize frames larger than the MFS definition in the MAXFRS register.
- Length error in 802.3 packet format. Length field is not checked in presence of a VLAN or Etag.

Packets with an RXE error are posted to host memory only when store bad packet bit (FCTRL.SBP) is set.

VLAN Tag Field (16-bit offset 48, 2nd line)

If the RXDCTL.VME is set and the received packet type is 802.1q (as defined by VLNCTRL.VET) then the VLAN header is stripped from the packet data storage. In this case the 16 bits of the VLAN tag, priority tag and DEI from the received packet are posted to the *VLAN Tag* field in the receive descriptor. Otherwise, the *VLAN Tag* field contains 0x0000.

Table 6.17. VLAN Tag Field Layout (for 802.1q Packet)

Priority and DEI are part of 802.1Q specifications. The VLAN field is provided in network order.

6.1.5.2 Advanced Receive Descriptors

6.1.5.2.1 Advanced Receive Descriptors — Read Format

[Table](#page-175-1) 6.18 lists the advanced receive descriptor programming by the software. The SRRCTL[n]. DESCTYPE should be set to a value other than 000b when using the advanced descriptor format.

Table 6.18. Descriptor Read Format

Packet Buffer Address (64)

The physical address in host memory of the packet buffer.

Header Buffer Address (64)

The physical address in host memory of the header buffer with the lowest bit being Descriptor Done (DD). When a packet spans in multiple descriptors, only the header buffer of the first descriptor is used. In subsequent descriptors, only the data buffer is used.

During the programming phase, software must set the *DD* bit to zero (see the description of the *DD* bit in this section). This means that header buffer addresses are always word aligned.

Note: The integrated 10 GbE LAN controller does not support null descriptors meaning packet or header addresses are zero.

6.1.5.2.2 Advanced Receive Descriptors — Write-Back Format

When the integrated 10 GbE LAN controller writes back the descriptors, it uses the format listed in Table 6.19. The advanced descriptor write-back format is used when SRRCTL[n]. DESCTYPE is set to a value other than 000b.

Table 6.19. Descriptor Write-Back Format

RSS Type (4-bit offset 0, 1st line)

The integrated 10 GbE LAN controller must identify the packet type and then choose the appropriate RSS hash function to be used on the packet. The RSS type reports the packet type that was used for the RSS hash function.

Packet Type (13-bit at offset 4, 1st line)

The *Packet Type* field reports the packet type identified by the hardware as follows. Note that some of the fields in the receive descriptor are valid for specific packet types.

Notes: UDP, TCP and IPv6 indications are not set in any IPv4 fragmented packet.

In virtualization mode, packets might be received from other local VMs. The integrated 10 GbE LAN controller does not check the L5 header for these packets and does not report NFS header. If such packets carry IP tunneling (IPv4 — IPv6), they are reported as IPV4E. The packets received from local VM are indicated by the *LB* bit in the status field. In order to be identified, the *CC* bit in the transmit descriptor must be set and if it is a tunnel packet, the *TUNNEL.OUTERIPCS* must also be set. If bit 12 (Tunnel Packet) is set, then all the L3/L4 indications (IPV4, IPV4O, IPV6, IPV6E, TCP, UDP, SCTP) reflects the inner header status.

RSC Packet Count- RSCCNT (4-bit offset 17, 1st line)

The *RSCCNT* field is valid only for RSC descriptors while in non-RSC it equals zero. RSCCNT minus one indicates the number of coalesced packets that start in this descriptor. RSCCNT might count up to 14 packets. Once 14 packets are coalesced in a single buffer, RSC is closed enabling accurate coalesced packet count. If the *RSCCNTBP* bit in RDRXCTL is set, coalescing might proceed beyond the 14 packets per buffer while *RSCCNT* stops incrementing beyond 0xF.

Note: Software can identify RSC descriptors by checking the *RSCCNT* field for non-zero value.

HDR_LEN (10-bit offset 21, 1st line)

The HDR_LEN reflects the size of the packet header in byte units (if the header is decoded by the hardware). This field is meaningful only in the first descriptor of a packet and should be ignored in any subsequent descriptors. Header split is explained in [Section](#page-185-0) 6.1.6 while the packet types for this functionality are enabled by the PSRTYPE[n] registers.

Split Header — SPH (1-bit offset 31, 1st line)

When set to 1b, indicates that the hardware has found the length of the header. If set to 0b, the header buffer may be used only in split always mode. If the received header size is greater or equal to 1024 bytes, the *SPH* bit is not set and header split functionality is not supported. The *SPH* bit is meaningful only on the last descriptor (EOP) of a packet. See additional details on SPH, PKT_LEN and HDR_LEN as a function of split modes in [Table](#page-187-0) 6.24.

1. If cloud split modes used (PSRTYPE15 or PSRTYPE16 are set). If not, then according to internal header.

RSS Hash or Flow Director Filters ID (32-bit offset 32, 1st line) / Fragment Checksum (16-bit offset 48, 1st line)

This field has multiplexed functionality according to the received packet type (reported on the *Packet Type* field in this descriptor) and device setting.

Fragment Checksum

For fragmented UDP/IP packets, this field holds the UDP fragment checksum (described in [Section](#page-190-0) 6.1.6.5) if both the *RXCSUM.PCSD* bit is cleared (or the RXCSUM.PCSD bit is set, but no RSS was calculated) and *RXCSUM.IPPCSE* bit is set. This field is meaningful only for UDP packets where the *UDPV* bit in the Extended Status word is set. When Fragment Checksum is reported, bits 47:32 are invalid.

The checksum does not include any padding or time stamp added by the device.

• If none of the previous conditions apply, the value is not valid.

Table 6.20. Checksum Enable/Disable

RSS Hash

The RSS hash value is required for RSS functionality as described in [Section](#page-166-0) 6.1.3.6. Note that the RSS hash is meaningful only for 'RSS Type' in the range 0x1 to 0x8.

Flow Director Filters ID

The flow director filters ID is reported only when the received packet matches a flow directory filter (see [Section](#page-155-0) 6.1.3.5). The flow director filter ID field has a different structure for signature-based filters and perfect match filters as follows:

Bucket Hash

A hash value that identifies a flow director bucket. When the Flow Director table is smaller than 32K filters the bucket hash is smaller than 15 bits. In this case the upper bit(s) are set to zero.

Signature

A hash value used to identify flow within a bucket.

SW-Index

The SW-Index that is taken from the filter context, programmed by software. It is meaningful only when the *FLM* bit in the Extended Status is set as well. *Rsv*

Reserved.

Extended Status / NEXTP (20-bit offset 0, 2nd line)

Status information indicates whether the descriptor has been used and whether the referenced buffer is the last one for the packet. Table 6.21 lists the extended status word in the last descriptor of a packet (*EOP* bit is set). Table 6.22 lists the extended status word in any descriptor but the last one of a packet (*EOP* bit is cleared).

Table 6.21. Receive Status (RDESC.STATUS) Layout of *Last* **Descriptor**

Table 6.22. Receive Status (RDESC.STATUS) Layout of *Non-Last* **Descriptor**

Rsv (14:12) — Reserved at zero.

FLM(2) — Flow director filter match indication is set for packets that match these filters. *VP(3), PIF (7)* — These bits are described in the legacy descriptor format in [Section](#page-172-1) 6.1.5. The VP bit is not set even if a VLAN tag is present if the *PFQDE.HIDE_VLAN* bit is set for the queue.

EOP (1) and DD (0) — *End of Packet* and *Done* bits are listed in the following table:

UDPCS(4), L4I (5) / FCSTAT (5:4) — This field has multiplexed functionality. The UDPCS (UDP checksum) is set (together with L4CS bit) when hardware provides UDP checksum offload. The L4I (L4 Integrity) is set when hardware provides any L4 offload as: UDP checksum, TCP checksum or SCTP CRC offload.

IPCS(6) — This bit has multiplexed functionality.

It is IPCS as described in Legacy Rx descriptor (in [Section](#page-172-0) 6.1.5).

OUTERIPCS(8) — Indicates that a checksum was done on the outer IP header of an NVGRE or VXLAN packet.

VEXT (9) — Outer-VLAN is found on a double VLAN packet. This bit is valid only when CTRL_EXT.EXTENDED_VLAN is set. See more details in [Section](#page-239-0) 6.4.5.

UDPV (10) — The *UDP Checksum Valid* bit indicates that a UDP checksum was calculated on the incoming fragmented (non-tunneled) UDP IPv4 packet. It means that the *Fragment Checksum* field in the receive descriptor might contain the UDP checksum as described in [Section](#page-190-0) 6.1.6.5. When this field is cleared in the first fragment that contains the UDP header, it means that the packet does not contain a valid UDP checksum and the checksum field in the Rx descriptor should be ignored.

TSIP (15) - Timestamp in packet. The Timestamp In Packet bit is set to indicate that the received packet arrival time was captured by the hardware and the timestamp was placed in the receive buffer. For more details see [Section](#page-242-0) 6.5 and [Section](#page-187-0) 6.1.6.2.

TS (16) — The *Time Stamp* bit is set when the device recognized a time sync packet. In such a case the hardware captures its arrival time and stores it in the Time Stamp register. For more details see [Section](#page-242-0) 6.5.

SECP (17) — Security processing bit indicates that the hardware identified the security encapsulation and processed it as configured.

IPsec processing — This bit is set only if a matched SA was found. Note that hardware does not process packets with an IPv4 option or IPv6 extension header and the SECP bit is not set. This bit is not set for IPv4 packets shorter than 70 bytes, IPv6 ESP packets shorter than 90 bytes, or IPv6 AH packets shorter than 94 bytes (all excluding CRC). Note that these packet sizes are never expected and set the length error indication in the *SECERR* field.

LB (18) — This bit provides a loopback status indication which means that this packet is sent by a local VM (VM to VM switch indication).

BMC (19) - Packet received from BMC. The BMC bit is set to indicate the packet was sent by the local BMC. Bit is cleared if packet arrives from the network.

NEXTP (19:4) — Large receive might be composed of multiple packets and packets might span in multiple buffers (descriptors). These buffers are not guaranteed to be consecutive while the *NEXTP* field is a pointer to the next descriptor that belongs to the same RSC. The *NEXTP* field is defined in descriptor unit (the same as the head and tail registers). The *NEXTP* field is valid for any descriptor of a large receive (the *EOP* bit is not set) except the last one. It is valid even in consecutive descriptors of the same packet. In the last descriptor (on which the *EOP* bit is set), *NEXTP* is not indicated but rather all other status fields previously described in this section.

Extended Error (12-bit offset 21, 2nd line)

Table 6.23 and the following text describe the possible errors reported by hardware.

FDIRERR (2:0) — This field is relevant when the flow director filters are enabled.

FDIRErr(0) - Length — If the flow director filter matches the *Length* bit, this indicates that the distance of the matched filter from the hash table exceeds the FDIRCTRL.Max-Length. If there is no matched filter, the *Length* bit is set if the flow director linked list of the matched hash value exceeds the FDIRCTRL.Max-Length.

FDIRErr(1) - Drop — The *Drop* bit indicates that a received packet matched a flow director filter with a drop action. In the case of perfect mode filtering, it is expected to find the drop indication only when the linked list in the flow director bucket exceeds the permitted Max-Length. In this case, the packet is not dropped. Instead, it is posted to the Rx queue (indicated in the filter context) for software handling of the Max-Length exception. In the case of hash mode filtering, it is expected that the drop queue is always a valid queue so all packets that match the drop filter are visible to software.

FDIRErr(2) - Coll — A matched flow director filter with a collision indication was found. The collision indicates that software attempted to step over this filter with a different action that was already programmed.

HBO (3) — The *Header Buffer Overflow* bit is set if the packet header (calculated by hardware) is bigger than the header buffer (defined by PSRCTL.BSIZEHEADER). *HBO* reporting might be used by software to allocate bigger buffers for the headers. It is meaningful only if the *SPH* bit in the receive descriptor is set as well. The HDR_LEN field is valid even when the *HBO* bit is set. Packets with HBO error are posted to host memory regardless of the store bad packet setting (FCTRL.SBP). Packet DMA to its buffers when the *HBO* bit is set, depends on the device settings as follows:

Rsv (5:4) — Reserved at zero.

OUTERIPER (6) — Indicates an error was found in the checksum of an outer IP header of a VXLAN or NVGRE packet or that the UDP checksum of the outer UDP header in a VXLAN packet was not zero.

RXE (9) – RXE is described in the legacy descriptor format in [Section](#page-172-0) 6.1.5.

L4E (10) — L4 integrity error is valid only when the *L4I* bit in the *Status* field is set. It is active if L4 processing fails (TCP checksum or UDP checksum or SCTP CRC). Packets with L4 integrity error are posted to host memory regardless of the store bad packet setting (FCTRL.SBP). In case of VXLAN or NVGRE packets, this relates to the internal L4 header. *FCEOFe(11) / IPE(11) —* This bit has multiplexed functionality.

PKT_LEN (16-bit offset 32, 2nd line)

PKT_LEN holds the number of bytes posted to the packet buffer. The length covers the data written to a receive buffer including posted CRC bytes (if any). Software must read multiple descriptors to determine the complete length for packets that span multiple receive buffers. If SRRCTL.DESCTYPE = 2 (advanced descriptor header splitting) and the buffer is not split because the header is bigger than the allocated header buffer, this field reflects the size of the data written to the data buffer (header + data).

When short packets are padded, the PKT_LEN does not include the padding, so that the software device driver can detect the location of a potential time stamp in the packet.

When a time stamp is added (TSIP bit is set), the PKT _{LEN} includes the timestamp size $(+8)$.

VLAN Tag (16-bit offset 48, 2nd line)

This field is described in the legacy descriptor format in [Section](#page-172-0) 6.1.5. The VLAN tag is set to 0x0000 even if a VLAN tag is present if the *PFQDE.HIDE_VLAN* bit is set for the queue.

6.1.5.3 Receive Descriptor Fetching

The integrated 10 GbE LAN controller implements a fetch-by-demand mechanism for descriptor fetch. Descriptors are not fetched in advance, but rather fetched after a packet is received. Such a strategy eliminates the need to store descriptors on-die for each and every descriptor queue in anticipation for packet arrival.

6.1.5.4 Receive Descriptor Write-Back

The integrated 10 GbE LAN controller writes back the receive descriptor immediately following the packet write into system memory. It is therefore possible for a single descriptor to be written at a time into memory. However, if aggregation occurs during descriptor fetch (see Section [6.1.5.3\)](#page-182-0), then the descriptors fetched in the aggregated operation are written back in a single write-back operation. In Receive Coalescing (RSC), all the descriptors except the last one are written back when they are completed. This does not have to be on packet boundaries but rather when the next descriptor of the same RSC is fetched. See Section [6.8.5.1](#page-288-0) for more on RSC.

Note: Software can determine if a packet has been received only by checking the receive descriptor *DD* bit in memory. Checking through *DD* bits (and not by checking the receive head pointer in RDH/RDL registers) eliminates a potential race condition: all descriptor data is posted internally prior to incrementing the head register and a read of the head register could potentially pass the descriptor waiting inside the integrated 10 GbE LAN controller.

6.1.5.5 Receive Descriptor Queue Structure

Figure 6.10 shows the structure of each of the receive descriptor rings. Note that each ring uses a contiguous memory space.

Figure 6.10. Receive Descriptor Ring Structure

Software inserts receive descriptors by advancing the tail pointer(s) to refer to the address of the entry just beyond the last valid descriptor. This is accomplished by writing the descriptor tail register(s) with the offset of the entry beyond the last valid descriptor. The integrated 10 GbE LAN controller adjusts its internal tail pointer(s) accordingly. As packets arrive, they are stored in memory and the internal head pointer(s) is increased by the integrated 10 GbE LAN controller.

When RSC is not enabled, the visible (external) head pointer(s) reflect the internal ones. On any receive queue that enables RSC, updating the external head pointer might be delayed until interrupt assertion. When the head pointer(s) is equal to the tail pointer(s), the queue(s) is empty. The integrated 10 GbE LAN controller stops storing packets in system memory until software advances the tail pointer(s), making more receive buffers available.

Figure 6.11. Descriptors and Memory Rings

The integrated 10 GbE LAN controller writes back used descriptors just prior to advancing the head pointer(s). Head and tail pointers wrap back to base when the number of descriptors corresponding to the size of the descriptor ring have been processed.

The receive descriptor head and tail pointers reference to 16-byte blocks of memory. Shaded boxes in Figure 6.11 represent descriptors that have stored incoming packets but have not yet been recognized by software. Software can determine if a receive buffer is valid by reading descriptors in memory rather than by I/O reads. Any descriptor with a *DD* bit set has been used by the hardware, and is ready to be processed by software.

Note: The head pointer points to the next descriptor that is to be written back. At the completion of the descriptor write-back operation, this pointer is increased by the number of descriptors written back. Hardware owns all descriptors between [head... tail]. Any descriptor not in this range is owned by software.

The receive descriptor rings are described by the following registers:

- Receive Descriptor Base Address registers (RDBA) This register indicates the start of the descriptor ring buffer; this 64-bit address is aligned on a 16-byte boundary and is stored in two consecutive 32-bit registers. Hardware ignores the lower 4 bits.
- Receive Descriptor Length registers (RDLEN) This register determines the number of bytes allocated to the circular buffer. This value must be a multiple of 128 (the maximum cache line size). Since each descriptor is 16 bytes in length, the total number of receive descriptors is always a multiple of 8.
- Receive Descriptor Head registers (RDH) This register holds a value that is an offset from the base, and indicates the in-progress descriptor. There can be up to 64K-8 descriptors in the circular buffer. Hardware maintains a shadow copy that includes those descriptors completed but not yet stored in memory.

Software can determine if a packet has been received by either of two methods: reading the *DD* bit in the receive descriptor field or by performing a Programmed I/O read of the Receive Descriptor Head register. Checking the descriptor *DD* bit in memory eliminates a potential race condition. All descriptor data is written to the I/O bus prior to incrementing the head register, but a read of the head register could pass the data write in systems performing I/O write buffering. Updates to receive descriptors use the same I/O write path and follow all data writes. Consequently, they are not subject to the race.

• Receive Descriptor Tail registers (RDT) — This register holds a value that is an offset from the base, and identifies the location beyond the last descriptor hardware can process. This is the location where software writes the first new descriptor.

If software statically allocates buffers, and uses a memory read to check for completed descriptors, it simply has to zero the status byte in the descriptor to make it ready for re-use by hardware. This is not a hardware requirement, but is necessary for performing an in-memory scan. This is relevant only to legacy descriptors.

All the registers controlling the descriptor rings behavior should be set before receive is enabled, apart from the tail registers which are used during the regular flow of data.

6.1.5.5.1 Low Receive Descriptors Threshold

As previously described, the size of the receive queues is measured by the number of receive descriptors. During run time, software processes descriptors and upon completion of descriptors, increments the Receive Descriptor Tail registers. At the same time, the hardware may post new received packets incrementing the Receive Descriptor Head registers for each used descriptor.

The number of usable (free) descriptors for the hardware is the distance between the Tail and Head registers. When the tail reaches the head, there are no free descriptors and further packets might be either dropped or block the receive FIFO. In order to avoid this situation, the integrated 10 GbE LAN controller might generate a low latency interrupt (associated to the relevant Rx queue) once there are less equal free descriptors than specified by a low level threshold. The threshold is defined in 64 descriptors granularity per queue in the *SRRCTL[n].RDMTS* field.

6.1.6 Receive Offloads

6.1.6.1 Header Splitting

6.1.6.1.1 Purpose

This feature consists of splitting a packet header to a different memory space. This helps the host to fetch headers only for processing: headers are posted through a regular snoop transaction in order to be processed by the host CPU.

The integrated 10 GbE LAN controller's support for header split is controlled by the *DESCTYPE* field of the Split Receive Control registers (*SRRCTL*). The following modes exist in both split and non-split modes:

- 000b: Legacy mode Legacy descriptors are used, headers and payloads are not split.
- 001b: Advanced mode, no split Advanced descriptors are in use, header and payload are not split.
- 010b: Advanced mode, header split Advanced descriptors are in use, header and payload are split to different buffers.
- 101b: Advanced mode, split always Advanced descriptors are in use, header and payload are split to different buffers. If no split is done, the first part of the packet is stored in the header buffer.

The integrated 10 GbE LAN controller uses packet splitting when the *SRRCTL[n].DESCTYPE* is greater than one.

6.1.6.1.2 Description

Figure 6.12. Header Splitting Diagram

The physical address of each buffer is written in the *Buffer Addresses* fields:

- The packet buffer address includes the address of the buffer assigned to the packet data.
- The header buffer address includes the address of the buffer that contains the header information. The receive DMA module stores the header portion of the received packets into this buffer.

The sizes of these buffers are statically defined in the SRRCTL[n] registers:

- The *BSIZEPACKET* field defines the size of the buffer for the received packet.
- The *BSIZEHEADER* field defines the size of the buffer for the received header. If header split is enabled, this field must be configured to a non-zero value. The integrated 10 GbE LAN controller only writes the header portion into the header buffer. The header size is determined by the options enabled in the PSRTYPE registers.

When header split is selected, the packet is split only on selected types of packets. A bit exists for each option in PSRTYPE[n] registers, so several options can be used in conjunction. If one or more bits are set, the splitting is performed for the corresponding packet type. In virtualization mode, a separate PSRTYPE register is provided per pool up to the number of pools enabled. In non-virtualization mode, only PSRTYPE[0] is used.

Rules regarding header split:

- Packets that have headers bigger than 1023 bytes are not split.
- The header of a fragmented IPv6 packet is defined until the *fragment* extension header.
- An IP in IP packet (such as any combination of IPv4 and IPv6 tunneling) is not split. Not relevant for NVGRE, Geneve and VXLAN packets.
- Packet header cannot span across buffers, therefore, the size of the header buffer must be larger than any expected header size. In case of header split mode (SRRCTL.DESCTYPE = 010b), a packet with a header larger than the header buffer is not split.

[Table](#page-187-1) 6.24 lists the behavior of the integrated 10 GbE LAN controller in the different modes.

Table 6.24. Behavior in Header Split Modes

1. HBO is set to 1b if the header size is bigger than BSIZEHEADER and zero otherwise.

2. PKT_LEN and HDR_LEN includes optionally added time stamp if TSIP bit is set and does not include padding added by the device. 3. Partial means up to BSIZEHEADER.

4. Even if there is no payload at all and there is a timestamp in the packet - the timestamp is considered as an 8 bytes payload and is written to the packet buffer.

5. If the packet spans more than one descriptor, only the header buffer of the first descriptor is used.

6. HDR_LEN doesn't reflect the actual data size stored in the header buffer. It reflects the header size determined by the parser.

6.1.6.2 Receive Packet Timestamp in Buffer

The integrated 10 GbE LAN controller supports adding an optional tailored header appended to the end of the packet in the receive buffer. The tailored header includes a 64 bit timestamp composed of the packet reception time measured in the *SYSTIMEL* (Low DW) and *SYSTIMEH* (High DW) registers (See

[Section](#page-246-0) 6.5.3.2 for further information on *SYSTIMEL/H* operation). The timestamp starts right at the end of the packet (after the last byte). It is sent as {*SYSTIMEH, SYSTEML*} - most significant byte first (closest to packet).

PKT_LEN and *HDR_LEN* includes optionally added time stamp.

When the *TSAUXC*.Disable_systime bit is cleared and the *TSYNCRXCTL.TSIP_UP_EN* is set for the UP in the packet (or *TSYNCRXCTL.TSIP_UT_EN* for un-tagged packets), packets received that meet the *TSYNCRXCTL.Type* will be time stamped. A packet that was time stamped is reported as follows:

- Place a 64 bit timestamp, indicating the time a packet was received by the MAC, appended at the end of the received packet within the receive buffer.
- Set the TSIP bit in the RDESC.STATUS field of the last receive descriptor.
- *Note:* When packets are coalesced, the timestamp reflects the reception time of the last coalesced fragment, unless the packet is a pure ACK packet, in which case, the timestamp will be of the first packet.

6.1.6.3 Receive Checksum Offloading

The integrated 10 GbE LAN controller supports the offloading of three receive checksum calculations: the fragment checksum, the IPv4 header checksum, and the TCP/UDP checksum.

For supported packet/frame types, the entire checksum calculation can be offloaded to the integrated 10 GbE LAN controller. The integrated 10 GbE LAN controller calculates the IPv4 checksum and indicates a pass/fail indication to software via the *IPv4 Checksum Error* bit (RDESC.IPE) in the *ERROR* field of the receive descriptor. Similarly, the integrated 10 GbE LAN controller calculates the TCP or UDP checksum and indicates a pass/fail condition to software via the *TCP/UDP Checksum Error* bit (RDESC.TCPE). For NVGRE or VXLAN packets, the *IPE* and *TCPE* bits relates to the inner IP/TCP header. The outer IPv4 checksum is also checked and a pass/fail indication is indicated to software via the Outer IPv4 Checksum Error bit (*OUTERIPER*).These error bits are valid when the respective status bits indicate the checksum was calculated for the packet (*RDESC.IPCS*, *RDESC.L4CS*, and *RDESC.OUTERIPCS* respectively).

Similarly, if RFCTL.Ipv6_DIS and RFCTL.IP6Xsum_DIS are cleared to zero, the integrated 10 GbE LAN controller calculates the TCP or UDP checksum for IPv6 packets. It then indicates a pass/fail condition in the *TCP/UDP Checksum Error* bit (RDESC.TCPE).

Note: Only Ethernet II frames are supported (no checksum support for SNAP packets).

Table 6.25. Supported Receive Checksum Capabilities

Table 6.25. Supported Receive Checksum Capabilities (Continued)

1. The outer UDP header of VXLAN packets do not use a checksum.

6.1.6.4 SCTP Receive Offload

If a receive packet is identified as SCTP, the integrated 10 GbE LAN controller checks the CRC32 checksum of this packet and identifies this packet as SCTP. Software is notified of the CRC check via the L4I and L4E bits in the *Extended Status* field and *Extended Error* field in the Rx descriptor. The detection of an SCTP packet is indicated via the *SCTP* bit in the *Packet Type* field of the Rx descriptor. SCTP CRC uses the CRC32c polynomial as follows (0x11EDC6F41):

```
{\textbf X}_{32} + {\textbf X}_{28} + {\textbf X}_{27} + {\textbf X}_{26} + {\textbf X}_{25} + {\textbf X}_{23} + {\textbf X}_{22} + {\textbf X}_{20} + {\textbf X}_{19} + {\textbf X}_{18} + {\textbf X}_{14} + {\textbf X}_{13} + {\textbf X}_{11} + {\textbf X}_{10} + {\textbf X}_{9} + {\textbf X}_{6} + {\textbf X}_{0}
```
The checker assumes the following SCTP packet format.

Table 6.26. SCTP Header

6.1.6.5 Receive UDP Fragmentation Checksum

The integrated 10 GbE LAN controller might provide a receive fragmented UDP checksum offload for IPv4 non-tunneled packets. The *RXCSUM.PCSD* bit should be cleared and the *RXCSUM.IPPCSE* bit should be set to enable this mode.

The following table lists the outcome descriptor fields for the following incoming packets types.

Note: When the driver computes the 16-bit ones complement sum on the incoming packets of the UDP fragments, it should expect a value of 0xFFFF.

6.1.7 Receive Statistics

6.1.7.1 General rules

- All Statistics registers are cleared on read. In addition, they stick at 0xFF...F when the maximum value is reached.
- For the receive statistics it should be noted that a packet is indicated as received if it passes the device filters and is placed into the packet buffer memory. A packet does not have to be DMA'ed to host memory in order to be counted as received.
- Due to divergent paths between interrupt-generation and logging of relevant statistics counts, it might be possible to generate an interrupt to the system for a noteworthy event prior to the associated statistics count actually being increased. This is extremely unlikely due to expected delays associated with the system interrupt-collection and ISR delay, but might be an explanation for interrupt statistics values that do not quite make sense. Hardware guarantees that any event noteworthy of inclusion in a statistics count is reflected in the appropriate count within 1 µs; a small time-delay prior to reading the statistics might be required to avoid a potential mismatch between and interrupt and its cause.
- If RSC is enabled, statistics are collected before RSC is applied to the packets.
- All byte (octet) counters composed of 2 registers can be fetched by two consecutive 32-bit accesses while reading the Low 32-bit register first or a single 64-bit access.
- All receive statistic counters count the packets and bytes before coalescing by the RSC logic.

• All receive statistic counters in the Filter unit (listed below) might count packets that might be dropped by the packet buffer or receive DMA. Same comment is valid for the byte counters associated with these packet counters: PRC64; PRC127; PRC255; PRC511; PRC1023; PRC1522; BPRC; MPRC; GPRC; RXNFGPC; RUC; ROC

6.1.7.2 Receive Statistics Hierarchy

The following diagram describes the relations between the packet flow and the different statistic counters.

Figure 6.13. Receive Flow Statistics

6.2 Transmit Functionality

6.2.1 Packet Transmission

Transmit packets are made up of data buffers in host memory that are indicated to hardware by pointer and length pairs. These pointer and length pairs are named as transmit descriptors that are stored in host memory as well.

Software prepares memory structures for transmission by assembling a list of descriptors. It then indicates this list to hardware for updating the on-chip transmit tail pointer. Hardware transmits the packet only after it has completely fetched all packet data from host memory and deposited it into the on-chip transmit FIFO. This store and forward scheme enables hardware-based offloads such as TCP or UDP checksum computation, and many other ones detailed in this document while avoiding any potential PCIe under-runs.

6.2.1.1 Transmit Storage in System Memory

A packet (or multiple packets in transmit segmentation) can be composed of one or multiple buffers. Each buffer is indicated by a descriptor. Descriptors of a single packet are consecutive, while the first one points to the first buffer and the last one points to the last buffer (see Figure 6.14). The following rules must be kept:

- Address alignment of the data buffers can be on any byte boundary.
- Data buffers of any transmitted packet must include at least the 12 bytes of the source and destination Ethernet MAC addresses as well as the 2 bytes of the *Type/Len* field.
- A packet (or multiple packets in transmit segmentation) can span any number of buffers (and their descriptors) up to a limit of 40 minus *WTHRESH* minus 2 (see [Section](#page-210-0) 6.2.3.3 for Tx Ring details and section Section [6.2.3.5.1](#page-212-0) for *WTHRESH* details). For best performance it is recommended to minimize the number of buffers as possible.

6.2.1.2 Transmit Path in the integrated 10 GbE LAN controller

The transmit path in the integrated 10 GbE LAN controller consists of the following stages:

- Descriptor plane
	- The integrated 10 GbE LAN controller maintains a set of 128 on-die descriptor queues. Each queue is associated with a single descriptor ring in system memory. See [Section](#page-210-0) 6.2.3.3 for more details on the Tx descriptor rings. Each on-die descriptor queue contains up to 40 descriptors in order to achieve the desired performance.

- A fetch mechanism loads Tx descriptors from the descriptor rings in system memory to the respective descriptor queues in the integrated 10 GbE LAN controller. A descriptor fetch arbiter determines the order in which descriptors are fetched into the various on-die descriptor queues. See [Section](#page-211-0) 6.2.3.4 for more details on the fetch mechanism.
- An arbitration scheme determines the order in which descriptors are processed and requests are generated for data reads. These requests load packet data from system memory into a set of Tx packet buffers. The arbitration mechanism varies with configuration and is described in [Section](#page-253-0) 6.6.
- Once a packet has been fetched into a packet buffer, status is (optionally) written back into system memory. See Section [6.2.3.5](#page-212-1) for more details.
- Packet plane (data plane)
	- Packet data is stored in up to eight packet buffers. The number and size of packet buffers vary with the mode of operation and is described in Section [6.2.1.2.2.](#page-195-0)
	- If more than a single packet buffer is enabled, an arbitration scheme determines the order in which packets are taken out of the packet buffers and sent to the MAC for transmission.The arbitration mechanism is described in [Section](#page-253-0) 6.6.

6.2.1.2.1 Tx Queues Assignment

The integrated 10 GbE LAN controller supports a total of 128 queues per LAN port. Each Tx queue is associated with a packet buffer and the association varies with the operational mode. The following mechanisms impact the association of the Tx queues. These are described briefly in this section, and in full details in separate sections:

- Virtualization (VT) In a virtualized environment, DMA resources are shared between more than one software entity (operating system and/or device driver). This is done through allocation of transmit descriptor queues to virtual partitions (VMM, IOVM, VMs, or VFs). Allocation of queues to virtual partitions is done in sets of queues of the same size, called queue pools, or pools. A pool is associated with a single virtual partition. Different queues in a pool can be associated with different packet buffers.
- Transmit fanout A single descriptor queue might be enough for a given functionality. For example, in a VT system, a single Tx queue can be allocated per VM. However, it is often the case that the data rate achieved through a single buffer is limited. This is especially true with 10 GbE, and traffic needs to be divided into several Tx queues in order to reach the desired data rate. Therefore, multiple queues might be provided for the same functionality.

Table 6.27 lists the queuing schemes. Scheme selection is done via the MTQC register.

Table 6.27. Tx Queuing Schemes

Note: Software can use any number of queues per each TC or per each pool within the allocated ranges previously described by disabling any unused queue.

Note: Programming MTQC must be done only during the init phase, while software must also set RTTDCS.ARBDIS before configuring MTQC and then clear RTTDCS.ARBDIS afterwards.

Table 6.28. Queues, Pools and TCs Programming

Allocating descriptor queues to VFs uses a consistent indexing over the different Tx queuing schemes. The most significant bits of the queue index represent the VF index, and the least significant bits are either the TC index or are used by software to dispatch traffic according to a Transmit Side Scaling (TSS) algorithm $-$ similar to RSS in the Rx path.

The Tx queue numbers associated with the TCs are listed in the following tables: Table 6.29 and Table 6.30.

Table 6.29. Tx Queues Indexing When VT-on

Table 6.30. Tx Queues Indexing When VT-off

TC Mode	TCn	# of Qs	Queues Attached to TCn
8 TCs	TC ₀	32	00xxxxx
	TC ₁	32	01xxxxx
	TC ₂	16	100xxxx
	TC ₃	16	101xxxx
	TC4	8	1100xxx
	TC5	8	1101 xxx
	TC6	8	1110 xxx
	TC7	8	1111 $\overline{\text{xx}}$

Table 6.30. Tx Queues Indexing When VT-off (Continued)

Note: "x" refers to both 0 or 1, and is used by software to dispatch Tx flows via TSS algorithm.

6.2.1.2.2 Tx Packet Buffers

As previously described, the following modes exist for the integrated 10 GbE LAN controller packet buffers:

- A single 160 KB packet buffer that serves all Tx descriptor queues, leading to one single (or no) TC enabled, TC0
- Four 40 KB packet buffers, one per enabled TC, leading to four TCs, TC0 to TC3
- Eight 20 KB packet buffers, one per enabled TC, leading to eight TCs, TC0 to TC7

The size of the Tx packet buffer(s) is programmed via the TXPBSIZE registers, one register per TC. Null-sized packet buffer corresponds to a disabled TC.

Note: Setting the packet buffers' size leads to a different partition of a shared internal memory and must be done during boot, prior to communicating, and followed by a software reset.

Figure 6.15. Tx Arbitration Schemes

6.2.1.2.3 Tx Arbitration Schemes

There are basically four Tx arbitration schemes, one per each combination of Virtualization (VT) enabled/disabled modes. They are configured via the *MTQC.MTQE* register field.

6.2.1.2.3.1 VT-on

When virtualization is enabled, queues are allocated to the packet buffers in a fixed manner, the same number of queues per each TC.

Descriptor Plane Arbiters and Schedulers:

• **Rate-Scheduler —** Once a frame has been fetched out from a rate-limited queue, the next time another frame could be fetched from that queue is regulated by the rate-scheduler. In the meantime, the queue is considered as if it was empty (such as switched-off) for the subsequent arbitration layers.

- **VM Weighted Round Robin Arbiter** Descriptors are fetched out from queues attached to the same TC in a frame-by-frame weighted round-robin manner, while taking into account any limitation as previously described. Weights or credits allocated to each queue are configured via the RTTDT1C register. Bandwidth unused by one queue is reallocated to the other queues within the TC, proportionally to their relative bandwidth shares. TC bandwidth limitation is distributed across all the queues attached to the TC, proportionally to their relative bandwidth shares. Details on weighted round-robin arbiter between the queues can be found in [Section](#page-245-0) 6.5.2.1. It is assumed traffic is dispatched across the queues attached to a same TC in a straightforward manner, according to the VF to which it belongs.
- **TC Weighted Strict Priority Arbiter** Descriptors are fetched out from queues attached to different TCs in a frame-by-frame weighted strict-priority manner. Weights or credits allocated to each TC are configured via RTTDT2C registers. Bandwidth unused by one TC is reallocated to the others, proportionally to their relative bandwidth shares. Link bandwidth limitation is distributed across all the TCs, proportionally to their relative bandwidth shares. Details on weighted strictpriority arbiter between the TCs can be found at [Section](#page-245-0) 6.5.2.1. It is assumed (each) driver dispatches traffic across the TCs according to the 802.1p *User Priority* field inserted by the operating system and according to a user priority-to-TC Tx mapping table.

Packet Plane Arbiters:

- **TC Weighted Strict Priority Arbiter** Packets are fetched out from the different packet buffers in a frame-by-frame weighted strict-priority manner. Weights or credits allocated to each TC (such as to each packet buffer) are configured via RTTPT2C registers, with the same allocation done at the descriptor plane. Bandwidth unused by one TC and link bandwidth limitation is distributed over the TCs as in the descriptor plane. Details on weighted strict-priority arbiter between the TCs can be found in [Section](#page-245-0) 6.5.2.1.
- **Manageability** packets are inserted with strict priority over data packets from the same TC, with respect to the bandwidth allocated to the concerned TC. TCs that belong to manageability packets are controlled by MNGTXMAP.MAP.

Figure 6.16. Transmit Architecture VT-on — Eight TCs Mode

Note: Replicating TC arbiters before and after the packet buffers is required to provide arbitration whether PCI bandwidth is smaller or greater than the link bandwidth, respectively.

6.2.1.2.3.2 VT-off

When virtualization disabled, queues are allocated to the packet buffers in a fixed manner according to the number of TCs. In Figure 6.17, eight TCs mode is shown.

• The unique difference with the VT-on arbitration scheme previously described is that the VM weighted round-robin arbiters are degenerated into simple frame-by-frame round-robin arbiters across the queues attached to the same TC. It is assumed driver dispatches traffic across the queues attached to a same TC according to hashing performed on MAC destination addresses. This is aimed to minimize crosstalk between rate-limited and non-rate-limited flows.

Figure 6.17. Transmit Architecture VT-off — Eight TCs Mode

6.2.1.2.3.3 VT-on

When virtualization is enabled, all the 128 queues are allocated to a single packet buffer PB(0). Queues are grouped into 32 or 64 pools of 4 or 2 queues, respectively. The number of queue pools corresponds to the number of VFs exposed. Queues are attached to pools according to consecutive indexes

- For the 32 pools case, queues 0, 1, 2, 3 are attached to VF0, queues 4, 5, 6, 7 are attached to VF1, and so forth up to VF31.
- For the 64 pools case, queues 0 and 1 are attached to VF0, queues 2 and 3 are attached to VF1, and so forth up to VF63.

Descriptor Plane Arbiters:

• **Descriptor Queues Round Robin Arbiter —** Descriptors are fetched out from the internal descriptor queues attached to the same pool in a frame-by-frame round-robin manner. It is assumed driver dispatches traffic across the queues of a same pool according to some Transmit Side Scaling (TSS) algorithm similarly to what is done by hardware in the Rx path with RSS.

• **VM Weighted Round Robin Arbiter —** Descriptors are fetched out from queues attached to different pools in a frame-by-frame weighted round-robin manner. Weights or credits allocated to a pool are those allocated for the lowest queue of the pool via the *RTTDT1C* register. Bandwidth unused by one pool is reallocated to the others proportionally to their relative bandwidth shares. Link bandwidth limitation is distributed across all the pools, proportionally to their relative bandwidth shares. Details on weighted round-robin arbiter between the pools can be found in [Section](#page-245-0) 6.5.2.1.

Packet Plane Arbiter:

• **Manageability** packets are inserted with strict priority over data packets.

Figure 6.18. Transmit Architecture VT-on — 32 VFs

6.2.1.2.3.4 VT-off

When virtualization is disabled, a single set of up to 64 queues is allocated to a single packet buffer PB(0).

Descriptor Plane Arbiter:

• **Descriptor Queues Round Robin Arbiter —** Descriptors are fetched out from the internal descriptor queues in a frame-by-frame round-robin manner. It is assumed driver dispatches traffic across the queues according to some TSS algorithm similarly to what is done by hardware in the Rx path with RSS.

Packet Plane Arbiter:

• **Manageability** packets are inserted with strict priority over data packets.

Figure 6.19. Transmit Architecture VT-off

6.2.2 Transmit Contexts

The integrated 10 GbE LAN controller provides hardware checksum offload and TCP segmentation facilities. These features enable TCP and UDP packet types to be handled more efficiently by performing additional work in hardware, thus reducing the software overhead associated with preparing these packets for transmission. Part of the parameters used to control these features are handled through contexts.

A context refers to a set of parameters providing a particular offload functionality. These parameters are loaded by unique descriptors named transmit context descriptors. A transmit context descriptor is identified by the *DTYP* field (described later in this section) equals to 0x2.

The integrated 10 GbE LAN controller supports two contexts for each of its 128 transmit queues. The *IDX* bit contains an index to one of these two contexts. Each advanced data descriptor that uses any of the advanced offloading features must refer to a context by the *IDX* field.

Contexts can be initialized with a transmit context descriptor and then used for a series of related transmit data descriptors. Software can use these contexts as long lived ones, while one of the two contexts is used for checksum offload and the other one for transmit segmentation detailed in the following sections. The contexts should be modified when new offload parameters are required.

6.2.3 Transmit Descriptors

6.2.3.1 Introduction

The integrated 10 GbE LAN controller supports legacy descriptors and advanced descriptors.

Legacy descriptors are intended to support legacy drivers, in order to enable fast platform power up and to facilitate debug. The legacy descriptors are recognized as such based on *DEXT* bit (see the sections that follow).

In addition, the integrated 10 GbE LAN controller supports two types of advanced transmit descriptors:

- 1. Advanced transmit context descriptor, DTYP = 0010b
- 2. Advanced transmit data descriptor, DTYP = 0011b

Note: DTYP = 0000b and 0001b are reserved values.

The transmit data descriptor (both legacy and advanced) points to a block of packet data to be transmitted. The advanced transmit context descriptor does not point to packet data. It contains control/context information that is loaded into on-chip registers that affect the processing of packets for transmission. The following sections describe the descriptor formats.

6.2.3.2 Transmit Descriptors Formats

6.2.3.2.1 Notations

This section defines the structure of descriptors that contain fields carried over the network. At the moment, the only relevant field is the *VLAN Tag* field.

The rule for VLAN tag is to use network ordering (also called big endian). It appears in the following manner in the descriptor:

Table 6.31. VLAN Tag

6.2.3.2.2 Legacy Transmit Descriptor Format

To select legacy mode operation, bit 29 (*TDESC.DEXT*) should be set to 0b. In this case, the descriptor format is defined as listed in Table 6.32. Address and length must be supplied by software on all descriptors. Bits in the command byte are optional, as are the *CSO*, and *CSS* fields.

Table 6.32. Transmit Descriptor (TDESC) Layout — Legacy Mode

Table 6.33. Transmit Descriptor Write-Back Format — Legacy Mode

Buffer Address (64) and Length (16)

The buffer address is a byte-aligned address. Length (*TDESC.LENGTH*) specifies the length in bytes to be fetched from the buffer address provided. The maximum length associated with a single descriptor is 15.5 KB while the total frame size must meet the maximum supported frame size. There is no limitation for the minimum buffer size.

Note: Descriptors with zero length (null descriptors) transfer no data. Null descriptors might appear only between packets and must have their *EOP* bits set.

Checksum Offset and Start $-$ CSO (8) and CSS (8)

A *Checksum Offset* (*TDESC.CSO*) field indicates where, relative to the start of the packet, to insert a TCP checksum if this mode is enabled. A *Checksum Start* (*TDESC.CSS*) field indicates where to begin computing the checksum. Note that *CSO* and *CSS* are meaningful only in the first descriptor of a packet.

Both *CSO* and *CSS* are in units of bytes. These must both be in the range of data provided to the device in the descriptor. This means for short packets that are padded by software, *CSO* and *CSS* must be in the range of the un-padded data length, not the eventual padded length (64 bytes).

CSO must be set to the location of TCP or UDP checksum in the packet. CSS must be set to the beginning of the IP header or the L4 (TCP/UDP) header. Checksum calculation is not done if *CSO* or *CSS* are out of range. This occurs if (*CSS* > length) OR (*CSO* > length - 1).

For the 802.1Q header, the offset values depend on the VLAN insertion enable bit — the *VLE* bit. If they are not set (VLAN tagging included in the packet buffers), the offset values should include the VLAN tagging. If these bits are set (VLAN tagging is taken from the packet descriptor), the offset values should exclude the VLAN tagging.

Hardware does not add the 802.1q Ethertype or the VLAN field following the 802.1Q Ethertype to the checksum. So for VLAN packets, software can compute the values to back out only on the encapsulated packet rather than on the added fields.

Note: UDP checksum calculation is not supported by the legacy descriptor because the legacy descriptor does not support the translation of a checksum result of 0x0000 to 0xFFFF needed to differentiate between an UDP packet with a checksum of zero and an UDP packet without checksum.

Because the *CSO* field is eight bits wide, it puts a limit on the location of the checksum to 255 bytes from the beginning of the packet.

Note: CSO must be larger than *CSS*.

Software must compute an offsetting entry to back out the bytes of the header that should not be included in the TCP checksum and store it in the position where the hardware computed checksum is to be inserted.

Hardware adds the checksum at the byte offset indicated by the *CSO* field. Checksum calculations are for the entire packet starting at the byte indicated by the *CSS* field. The byte offset is counted from the first byte of the packet fetched from host memory.

Command Byte — CMD (8)

The CMD byte stores the applicable command and has the fields listed in Table 6.34.

Table 6.34. Transmit Command (TDESC.CMD) Layout

- *RSV (bit 7)* Reserved
- *VLE (bit 6)* VLAN Packet Enable

When set to 1b, VLE indicates that the packet is a VLAN packet and hardware adds the VLAN header to the Tx packet. The VLAN Ethertype is taken from DMATXCTL.VT and the 802.1q VLAN tag is taken from the *VLAN* field in the Tx descriptor. See [Section](#page-239-0) 6.4.5 for details about double VLAN.

Table 6.35. VLAN Tag Insertion Decision Table for VLAN Mode Enabled

Note: This table is relevant only if PFVMVIR.VLANA = 00b (use descriptor command) for the queue.

- *DEXT (bit 5)* Descriptor extension (zero for legacy mode)
- *RSV (bit 4)* Reserved
- *RS (bit 3)* Report Status RS signals hardware to report the DMA completion status indication as well as triggering ITR. Hardware indicates a DMA completion by setting the *DD* bit in the transmit descriptor when *TDWBAL[n].Head_WB_En* = 0b or by Head Write-back if *Head_WB_En* = 1b (see Section [6.2.3.5.2](#page-213-0)). The *RS* bit is permitted only on descriptors that has the *EOP* bit set (last descriptor of a packet).
- *Note:* Software should not set the *RS* bit when *TXDCTL.WTHRESH* is greater than zero. Instead, the hardware reports the DMA completion according to the *WTHRESH* rules (explained in Section [6.2.3.5.1\)](#page-212-0). This note is relevant only for descriptor write back while in head writeback mode. WTRESH must also be set to zero.

When *TXDCTL.WTHRESH* = zero, software must set the *RS* bit on the last descriptor of every packet.

There are some exceptions for descriptor completion indication in head write-back mode. For more details see Section [6.2.3.5.2](#page-213-0).

- *IC (bit 2)* Insert Checksum Hardware inserts a checksum at the offset indicated by the *CSO* field if the *Insert Checksum* bit (IC) is set.
- IFCS (bit 1) Insert FCS When set, hardware appends the MAC FCS at the end of the packet. When cleared, software should calculate the FCS for proper CRC check. There are several cases in which software must set IFCS as follows:
	- Transmitting a short packet while padding is enabled by the *HLREG0.TXPADEN* bit.
	- Checksum offload is enabled by the *IC* bit in the *TDESC.CMD*.
	- VLAN header insertion enabled by the *VLE* bit in the *TDESC.CMD* or by the *PFVMVIR.VLANA* fields.

- E-tag insertion enabled by the *PFVMVIR.TAGA* fields.
- TSO or TCP/IP checksum offload using a context descriptor.

Note that TSO offload are relevant only to advanced Tx descriptors.

- EOP (bit 0) End of Packet A packet can be composed of multiple buffers (each of them indicated by its own descriptor). When EOP is set, it indicates the last descriptor making up the packet.
- *Note: VLE*, *IFCS*, and *IC* fields should be set in the first descriptor of a packet. The *RS* bit can be set only on the last descriptor of a packet. The *DEXT* bit must be set to zero for all descriptors. The *EOF* bit is meaningful in all descriptors.

Transmitted.Status — STA (4)

DD (bit 0) — Descriptor Done Status

This bit provides a status indication that the DMA of the buffer has completed. Software might re-use descriptors with the *DD* bit set and any other descriptors processed by the hardware before this one. The other bits in the *STA* field are reserved.

Rsvd — Reserved (4)

VLAN (16)

The *VLAN* field is used to provide the 802.1q/802.1ac tagging information. The *VLAN* field is qualified on the first descriptor of each packet when the *VLE* bit is set to 1b. The *VLAN* field is provided in network order and is meaningful in the first descriptor of a packet. See Section [6.2.3.2.1](#page-202-0) for more details.

Table 6.36. VLAN Field (TDESC.VLAN) Layout

6.2.3.2.3 Advanced Transmit Context Descriptor

Table 6.37. Transmit Context Descriptor (TDESC) Layout — (Type = 0010)

IPLEN/HEADLEN (9)

• *IPLEN* — for IP packets:

This field holds the value of the IP header length for the IP checksum offload feature. If an offload is requested, IPLEN must be greater than or equal to 20, and less than or equal to 511. For IP tunnel packets (IPv4-IPv6) IPLEN must be defined as the length of the two IP headers. The hardware is able to offload the L4 checksum calculation while software should provide the IPv4 checksum.

MACLEN (7)

• This field indicates the length of the MAC header. When an offload is requested, one of the TSE bits (in the advanced transmit data descriptor) or *IXSM* bit or *TXSM* bit are set, MACLEN must be larger than or equal to 14, and less than or equal to 127. This field should include only the part of the L2 header supplied by the driver and not the parts added by hardware. The following table lists the value of MACLEN in the different cases.

VLAN (16)

This field contains the 802.1Q VLAN tag to be inserted in the packet during transmission. This VLAN tag is inserted when a packet using this context has its DCMD.VLE bit is set. This field should include the entire 16-bit VLAN field including DEI and priority fields as listed in Table 6.36.

Note that the *VLAN* field is provided in network order. See Section [6.2.3.2.1.](#page-202-0)

Ipsec SA IDX (10) – IPsec SA Index. If an IPsec offload is requested for the packet (*IPSEC* bit is set in the advanced Tx data descriptor), indicates the index in the SA table where the IPsec key and SALT are stored for that flow.

- *SOF (bit 2)* Start of frame delimiter index.
- *ORIS (bit 5)* Orientation relative to the first frame in an FC sequence.

• PARINC (bit 3) — When this bit is set, hardware relates to the *PARAM* field in the FC header as relative offset. In this case, hardware increments the *PARAM* field in TSO by an MSS value on each transmitted packet of the TSO. Software should set the *PARINC* bit when it sets the *Relative Offset Present* bit in the F_CTL.

OUTERIPLEN (8) - This field holds the value of the outer IP header length.

TUNNELLEN (8) - This field holds the length value of the tunnel headers including the inner L2 header.

TUCMD (11)

- *RSV (bit 10-8)* Reserved
- *Inner VLAN (bit 7)* If set, the packet is a tunnel packet with a VLAN in the inner L2 header
- *• Reserved (bit 6:4)*
- *L4T (bit 3:2)* L4 Packet TYPE (00: UDP; 01: TCP; 10: SCTP; 11: RSV)
- *IPV4(bit 1)* IP Packet Type: When 1b, IPv4; when 0b, IPv6

(bit 0) DTYP (4)

This field is always 0010b for this type of descriptor.

$RSV(1)$

Reserved

DEXT (1) – Descriptor extension (one for advanced mode)

$IDX(1)$

The context descriptor is posted to a context table in hardware. There are two context tables per queue. The IDX is the index of the context tables.

Note: Because the integrated 10 GbE LAN controller supports only two context descriptors per queue, the two MS bits are reserved and should be set to 0b.

$RSV(1)$

L4LEN(8)

This field holds the layer 4 header length. If TSE is set, this field must be greater than or equal to 8 and less than or equal to 64. Otherwise, this field is ignored. Note that for UDP segmentation the L4 header size equals 8 and for TCP segmentation (with no TCP options) it equals 20.

MSS (16)

This field controls the Maximum Segment Size. This specifies the maximum protocol payload segment sent per frame, not including any header. MSS is ignored when DCMD.TSE is not set.

TCP / UDP Segmentation

The total length of each frame (or segment) excluding Ethernet CRC as follows. Note that the last packet of a TCP segmentation might be shorter.

MACLEN + 4(if VLE set) + $[4, 8, 14, or 16]$ + OUTERIPLEN + TUNNELLEN + IPLEN + L4LEN + MSS

Note: The headers lengths must meet the following: MACLEN + IPLEN + L4LEN <= 512

Address (64)

This field holds the physical address of a data buffer in host memory, which contains a portion of a transmit packet. This field is meaningful in all descriptors.

DTALEN (16)

This field holds the length in bytes of data buffer at the address pointed to by this specific descriptor. This field is meaningful in all descriptors. The maximum length is 16 KB with no limitations on the minimum size. Refer to the comment on descriptors with zero length described in the sections that follow.

TUNNEL Type (2)

- $00b = VXLAN$
- $10b = NVGRE$
- $10b =$ Geneve
- $11b$ = Reserved
- *OUTERIPCS (bit 1)* Outer IP checksum enable. Indicates this is a tunnel packet and that the *OUTERIPLEN/TUNNELLEN* parameters in the context descriptor are valid.

MAC (2) – see the following. This field is meaningful on the first descriptor of the packet(s).

• *1588 (bit 1)* — IEEE1588 time stamp packet.

DTYP (4)

0011b for advanced data descriptor. DTYP should be valid in all descriptors of the packet(s).

 $DCMD (8)$ – see the following:

- *TSE (bit 7)* Transmit Segmentation Enable This bit indicates a TCP segmentation request. When *TSE* is set in the first descriptor of a TCP packet, hardware must use the corresponding context descriptor in order to perform segmentation.
- *Note:* It is recommended that HLREG0.TXPADEN be enabled when TSE is used since the last frame can be shorter than 60 bytes $-$ resulting in a bad frame.
	- *VLE (bit 6)* VLAN Packet Enable This bit indicates that the packet is a VLAN packet (hardware must add the VLAN Ethertype and an 802.1q VLAN tag to the packet).
	- *DEXT (bit 5)* Descriptor Extension This bit must be one to indicate advanced descriptor format (as opposed to legacy).
	- *Rsv (bit 4)* Reserved
	- *RS (bit 3)* Report Status: See the description in the legacy transmit descriptor in Section [6.2.3.2.2](#page-202-1).
	- *OUTERIPCS (bit 2)* Outer IP checksum enable. Indicates this is a tunnel packet and that the OUTERIPLEN/TUNNELLEN parameters in the context descriptor are valid.
	- *IFCS (bit 1)* Insert FCS When this bit is set, the hardware appends the MAC FCS at the end of the packet. When cleared, software should calculate the FCS for proper CRC check. There are several cases in which software must set IFCS as follows:
		- Transmitting a short packet while padding is enabled by the *HLREG0.TXPADEN* bit.
		- Checksum offload is enabled by the either *IC, TXSM* or *IXSM* bits in the *TDESC.DCMD.*
		- VLAN header insertion enabled by the *VLE* bit in the *TDESC.DCMD*.
		- TCP segmentation offload enabled by the *TSE* bit in the *TDESC.DCMD*.
	- *EOP (bit 0)* End of Packet A packet might be composed of multiple buffers (each of them is indicated by its own descriptor). When *EOP* is set, it indicates the last descriptor making up the packet. In transmit segmentation (explained later on in this section) the *EOP* flag indicates the last descriptor of the last packet of the segmented transmission.

Note: TSE, *VLE* and *IFCS* fields should be set in the first descriptor of the packet(s). The *RS* bit can be set only on the last descriptor of the packet. The *EOP* bit is valid in all descriptors. The *DEXT* bit must be set to 1b for all descriptors.

Descriptors with zero length, transfer no data. If the *RS* bit in the command byte is set, then the *DD* field in the status word is not written when hardware processes them.

STA (4)

- *Rsv (bit 3:1)* Reserved
- *DD (bit 0)* Descriptor Done: The *DD* bit provides a status indication that the DMA of the buffer has completed. Software might re-use descriptors with the *DD* bit set, and any other descriptors processed by hardware before this one. In TSO, the buffers that include the TSO header are used multiple times during transmission and special considerations should be made as described in Section [6.2.4.2.2](#page-215-0).

IDX (3)

This field holds the index into the hardware context table to indicate which of the two per-queue contexts should be used for this request. If no offload is required and the *CC* bit is cleared, this field is not relevant and no context needs to be initiated before the packet is sent. See [Table](#page-216-0) 6.39 for details of which packets requires a context reference. This field is relevant only on the first descriptor of the packet(s).

$CC(1)$

Check Context bit — When set, a Tx context descriptor indicated by IDX index should be used for this packet(s). The *CC* bit should be set in the following cases:

- 1. Non-zero *QCNTLEN* field is required (defined in the context descriptor).
- 2. Tx switching is enabled (including anti spoof checks).

POPTS (6)

- *Rsv (bit 5:2)* Reserved
- *TXSM (bit 1)* Insert TCP/UDP Checksum: When set to 1b, the L4 checksum must be inserted. In this case, TUCMD.LP4 indicates whether the checksum is TCP or UDP or SCTP. When DCMD.TSE is set, TXSM must be set to 1b. If this bit is set, the packet should at least contain a TCP header.
- *IXSM (bit 0)* Insert IP Checksum: This field indicates that IP checksum must be inserted. In IPv6 mode, it must be reset to 0b. If DCMD.TSE and TUCMD.IPV4 are set, IXSM must be set to 1b. If this bit is set, the packet should at least contain an IP header.

This field is relevant only on the first descriptor of the packet(s).

PAYLEN (18)

PAYLEN indicates the size (in byte units) of the data buffer(s) in host memory for transmission.

In a single-send packet, PAYLEN defines the entire packet size fetched from host memory. It does not include the fields that hardware adds such as: optional VLAN tagging and Ethernet CRC or Ethernet padding.

In TSO (regardless if it is transmitted on a single or multiple packets), the PAYLEN defines the protocol payload size fetched from host memory.

• In TCP or UDP segmentation offload, PAYLEN defines the TCP/UDP payload size.

This field is relevant only on the first descriptor of the packet(s). The minimum transmitted packet size excluding VLAN padding and CRC bytes is 17 and the PAYLEN size should meet this limitation. On a single-packet send, the maximum size of the PAYLEN is dictated by the maximum allowed packet size which is 15.5 KB. On TSO, the maximum PAYLEN can be up to 2^{18} -1.

Note: When a packet spreads over multiple descriptors, all of the descriptor fields are valid only on the first descriptor of the packet, except for *RS* and *EOP* bits, which are set on the last descriptor of the packet.

6.2.3.3 Transmit Descriptor Ring

The transmit descriptor ring structure (shown in Figure 6.20) uses a contiguous memory space. A set of four registers (described later in this section) maintain the transmit descriptor ring in the host memory. Hardware maintains internal circular queues of 64 descriptors per queue to hold the descriptors that were fetched from the software ring.

Descriptors handled to hardware should not be manipulated by software until hardware completes its processing. It is indicated by advancing the head pointer beyond these descriptors.

Figure 6.20. Transmit Descriptor Ring Structure

The transmit descriptor ring is defined by the following registers:

- Transmit Descriptor Base Address register (TDBA 0-127) This register indicates the start address of the descriptor ring buffer in the host memory; this 64-bit address is aligned on a 16-byte boundary and is stored in two consecutive 32-bit registers. Hardware ignores the lower four bits.
- Transmit Descriptor Length register (TDLEN 0-127) This register determines the number of bytes allocated to the circular buffer. This value must be 0 modulo 128.
- Transmit Descriptor Head register (TDH 0-127) This register holds a value that is an offset from the base and indicates the in-progress descriptor. There can be up to 64 K minus 8 descriptors in the circular buffer. The transmit queue consists of the descriptors between the head and tail pointers. Transmission starts with the descriptor pointer by the head registers. When the DMA engine processes a descriptor, it might optionally write back the completed descriptor and then

advance the head pointer. It then processes the next descriptor up to the point that the head pointer reaches the tail. Head equals tail means that the transmit queue in host memory is empty. Reading this register indicates the hardware progress to the software. All descriptors behind the head pointer and in front of tail register are owned by the software. The other descriptors are owned by the hardware and should not be modified by the software.

• Transmit Descriptor Tail register (TDT 0-127) — This register holds a value, which is an offset from the base, and indicates the location beyond the last descriptor hardware can process. Software adds new descriptors to the ring by writing descriptors in the circular buffer pointed by the tail pointer. The new descriptor(s) are indicated to hardware by updating the tail pointer one descriptor above the last added descriptor. Note that a single packet or TSO might be composed of multiple descriptors. The transmit tail pointer should never point to the middle of a packet or TSO, which might cause undesired software/hardware races.

Software might detect which packets have already been processed by hardware using the following:

- Read the TDH head register to determine which packets (those logically before the head) have been transferred to the on-chip FIFO or transmitted. This method is not recommended as races between the internal update of the head register and the actual write back of descriptors can occur.
- When head write back is enabled (TDWBAL[n].Head_WB_En = 1b) software might read the image of the head pointer in host memory at the address defined by TDWBAH[n]/TDWBAL[n] pair. Hardware updates the head image in host memory by completed descriptors as described in Section [6.2.3.5.2](#page-213-0).
- When head write back is not enabled (TDWBAL[n].Head_WB_En = 0b), software might track the *DD* bits in the descriptor ring. Descriptor write back is controlled by the *RS* bit and the WTHRESH setting as well as interrupt assertion.
- Issue an interrupt. An interrupt condition is generated each time a packet was transmitted or received and a descriptor was write back or transmit queue goes empty (EICR.RTxQ[0-19]). This interrupt can either be enabled or masked.

All of the registers controlling the descriptor rings behavior should be set before transmit is enabled.

6.2.3.4 Transmit Descriptor Fetching

The integrated 10 GbE LAN controller fetches new descriptors as required for packet transmission depending on its on-die descriptor buffer state:

Fetch – The on-chip descriptor buffer is empty or contains less descriptors than a complete packet.

- A fetch starts as soon as any descriptors are made available (host writes to the tail pointer).
- A request is issued for any available descriptors up to the size of the on-die buffer.
- Once the sum of on-die descriptors and requested descriptors is more than required for a single packet, the buffer transitions to the pre-fetch state.
- If several on-chip descriptor queues are empty simultaneously, queues are served in round robin arbitration except the queues indicated as strict priority, which are served first.

Pre-Fetch — The on-chip descriptor buffer becomes almost empty while there are enough descriptors in the host memory.

- The on-chip descriptor buffer is defined as almost empty if it contains less descriptors then the threshold defined by TXDCTL[n].PTHRESH
- The transmit descriptor contains enough descriptors if it includes more ready descriptors than the threshold defined by TXDCTL[n].HTHRESH
- In pre-fetch mode, descriptors are fetched only after there are no other DMA activity of greater priority as: transmit descriptor fetch; status write-backs or packet data transfers)
- A request is issued for any available descriptors up to the capacity of the on-die buffer.

- If several on-chip descriptor queues are in this situation simultaneously, queues are served in round robin arbitration except the queues indicated as strict priority which are served first.
- **Idle** Requests are not issued. This is the state reached when none of the previous states apply.
- *Note:* Software must update the Tail register on packet boundaries. That is, the last valid descriptor might not be a context descriptor and must have the *EOP* bit set.

6.2.3.4.1 Transmit Descriptor Fetch and Write-back Settings

This section describes the settings of transmit descriptor thresholds. It relates to fetch thresholds described above as well as the write-back threshold (WTHRESH) when operating in descriptor writeback mode, which is described in Section [6.2.3.5.1](#page-212-0).

- Transmit descriptor fetch setting is programmed in the *TXDCTL[n]* register per queue. The default settings of *PTHRESH*, *HTHRESH* and *WTHRESH* are zero's.
- In order to reduce transmission latency, it is recommended to set the PTHRESH value as high as possible while the *HTHRESH* and *WTHRESH* as low as possible (down to zero).
- In order to minimize PCIe overhead the *PTHRESH* should be set as low as possible while HTHRESH and *WTHRESH* should be set as high as possible.
- The sum of *PTHRESH* plus *WTHRESH* must not be greater than the on-chip descriptor buffer size
- Some practical rules
	- CPU cache line optimization: Assume 'N' equals the CPU cache line divided by 16 (descriptor size). Then, in order to align descriptors pre-fetch to CPU cache line (in most cases), it is advised to set *PTHRESH* to the on-chip descriptor buffer size minus 'N' and *HTHRESH* to 'N'. In order to align descriptor write back to the CPU cache line it is advised to set *WTHRESH* to either 'N' or even 2 times 'N'. Note that partial cache line writes might significantly degrade performance. Therefore, it is highly recommended to follow this advice.
	- Minimizing PCIe overhead: As an example, setting *PTHRESH* to the on-chip descriptor buffer size minus 16 and *HTHRESH* to 16 minimizes the PCIe request and header overhead to \sim 20% of the bandwidth required for the descriptor fetch.
	- Minimizing transmission latency from tail update: Setting *PTHRESH* to the on-chip descriptor buffer size minus 'N' ('N' previously defined) while *HTHRESH* and *WTHRESH* to zero.
- *Note:* As previously described, device setting is a trade-off between overhead (translated to performance) and latencies. It is expected that some level of optimization is done at software driver development phase. Customers who want better performance might need to adjust the threshold values according to the previous guidelines while optimizing to specific platform and targets.

6.2.3.5 Transmit Write Back

The integrated 10 GbE LAN controller periodically updates software on its progress in processing transmit buffers. Two methods are described for doing so:

- Updating by writing back into the Tx descriptor
- Update by writing to the head pointer in system memory

6.2.3.5.1 Tx Descriptor Write Back

When the *TXDCTL[n].WTHRESH* equals zero, descriptors are written back for those descriptors with the *RS* bit set. When the *TXDCTL[n].WTHRESH* value is greater than zero, descriptors are accumulated until the number of accumulated descriptors equals the *TXDCTL[n].WTHRESH* value, then these descriptors are written back. Accumulated descriptor write back enables better use of the PCIe bus and memory bandwidth.

Any descriptor write back includes the full 16 bytes of the descriptor.

Descriptors are written back in one of three cases:

- *TXDCTL[n].WTHRESH* = 0 and a descriptor that has *RS* set is ready to be written back.
- *TXDCTL[n].WTHRESH* > 0 and *TXDCTL[n].WTHRESH* descriptors have accumulated.
- *TXDCTL[n].WTHRESH* > 0 and the corresponding *EITR* counter has reached zero. The timer expiration flushes any accumulated descriptors and sets an interrupt event (*TXDW*).

An additional mode in which transmit descriptors are not written back at all and the head pointer of the descriptor ring is written instead is described in the following section.

6.2.3.5.2 Tx Head Pointer Write Back

In legacy hardware, transmit requests are completed by writing the *DD* bit to the transmit descriptor ring. This causes cache trash since both the driver and hardware are writing to the descriptor ring in host memory. Instead of writing the *DD* bits to signal that a transmit request is complete, hardware can write the contents of the descriptor queue head to host memory. The driver reads that memory location to determine which transmit requests are complete.

The head pointer is reflected in a memory location that is allocated by software for each queue.

Rules for head pointer write back:

- Head write back occurs if *TDWBAL[n].Head_WB_En* is set for this queue, and the *RS* bit is set in the Tx descriptor, following its corresponding data upload into packet buffer.
	- If the head write-back feature is enabled, software must set *WTHRESH* to 0x0 while only descriptors with the RS *bit* set, generate header write back.
	- Note that the head pointer write back does not hold transmission. Instead, if packets with the *RS* bit are transmitted fast enough, it might happen that the header pointer write back is not updated for each and every packet. In addition, it might happen that the head pointer write back might be updated up to descriptors that do not have the *RS* bit set. In such cases, hardware might report a completion of a descriptor that might not be the last descriptor in a TSO or even the last descriptor in a single packet.

The driver has control of this feature per queue through the TDWBAL and TDWBAH registers.

The low register's LSB hold the control bits.

- The Head WB_EN bit enables activation of tail write back. In this case, no descriptor write back is executed.
- The 30 upper bits of this register hold the lowest 32 bits of the head write-back address, assuming that the two last bits are zero.

The high register holds the high part of the 64-bit address.

Note: Hardware writes a full Dword when writing this value, so software should reserve enough space for each head value and make sure the TDBAL value is Dword-aligned.

6.2.4 TCP and UDP Segmentation

Hardware TCP segmentation is one of the offloading options supported by the Windows* and Linux* TCP/IP stack. This is often referred to as Large Send offloading or TSO. This feature enables the TCP/IP stack to pass to the network device driver a message to be transmitted that is bigger than the Maximum Transmission Unit (MTU) of the medium. It is then the responsibility of the device driver and hardware to divide the TCP message into MTU size frames that have appropriate layer 2 (Ethernet), 3 (IP), and 4 (TCP) headers. These headers must include sequence number, checksum fields, options and flag values as required. Note that some of these values (such as the checksum values) are unique for each packet of the TCP message, and other fields such as the source IP address is constant for all packets associated with the TCP message.

Similar to TCP segmentation, the integrated 10 GbE LAN controller also provides a capability to offload UDP segmentation. Note that current UDP segmentation offload is not supported by any standard operating system.

Note: CRC appending (HLREG0.TXCRCEN) must be enabled in TCP / UDP segmentation mode because CRC is inserted by hardware. Padding (HLREG0.TXPADEN) must be enabled in TCP / UDP segmentation mode, since the last frame might be shorter than 60 bytes — resulting in a bad frame if TXPADEN is disabled.

The offloading of these mechanisms to the device driver and the integrated 10 GbE LAN controller saves significant CPU cycles. The device driver shares the additional tasks to support these options with the integrated 10 GbE LAN controller.

6.2.4.1 Assumptions and Restrictions

The following assumptions apply to the TCP / UDP segmentation implementation in the integrated 10 GbE LAN controller:

- To limit the internal cache dimensions, software is required to spread the header onto a maximum four descriptors, while still allowed to mix header and data in the last header buffer. This limitation stands for up to Layer 4 header included, and for IPv4 or IPv6 independently.
- The maximum size of a single TSO can be as large as defined by the *PAYLEN* field in the Tx data descriptor (such as up to 256 KB).
- The *RS* bit operation is not changed. Interrupts are set after data in the buffers pointed to by individual descriptors is transferred (DMA'ed) to hardware.
- SNAP packets are not supported for segmentation.
- IP in IP tunneled packets are not supported for offloading under TSO operation. VXLAN and NVGRE tunneled packets can be segmented.
- Software must enable the Ethernet CRC offload in the HLREG0.TXCRCEN register since CRC must be inserted by hardware after the checksum has been calculated.
- Software must initialize the appropriate checksum fields in the packet's header.

6.2.4.2 Transmission Process

The transmission process involves the following:

- The protocol stack receives from an application a block of data that is to be transmitted.
- The protocol stack calculates the number of packets required to transmit this block based on the MTU size of the media and required packet headers.
- The stack interfaces with the device driver and passes the block down with the appropriate header information: Ethernet, IP and TCP / UDP headers.

- The stack interfaces with the device driver and commands the driver to send the individual packet. The device driver sets up the interface to the hardware (via descriptors) for the TCP / UDP segmentation.
- The hardware transfers (DMA's) the packet data and performs the Ethernet packet segmentation and transmission based on offset and payload length parameters in the TCP/IP or UDP/IP context descriptor including:
	- Packet encapsulation
	- Header generation and field updates including IPv4/IPv6 and TCP/UDP checksum generation.
- The driver returns ownership of the block of data to the NOS when the hardware has completed the DMA transfer of the entire data block.

6.2.4.2.1 TCP and UDP Segmentation Data Fetch Control

To perform TCP / UDP segmentation in the integrated 10 GbE LAN controller, the DMA must be able to fit at least one packet of the segmented payload into available space in the on-chip packet buffer. The DMA does various comparisons between the remaining payload and the packet buffer available space, fetching additional payload and sending additional packets as space permits.

The integrated 10 GbE LAN controller enables interleaving between different TSO requests at an Ethernet packet level. In other words, the integrated 10 GbE LAN controller might fetch part of a TSO from a queue, equivalent to one or more Ethernet packets, then transition to another queue and fetch the equivalent of one or more packets (TSO or not), then move to another queue (or the first queue), etc. The integrated 10 GbE LAN controller decides on the order of data fetched based on its QoS requirements (such as bandwidth allocation and priority).

In order to enable interleaving between descriptor queues at the Ethernet frame resolution inside TSO requests, the frame header pointed by the so called header descriptors are re-read from system memory for every TSO segment (once per packet), storing in an internal cache only the header's descriptors instead of the header's content.

6.2.4.2.2 TCP and UDP Segmentation Write-back Modes

TCP / UDP segmentation mode uses the buffers that contain the header of the packet multiple times (once for each transmitted segment). Software should guarantee that the header buffers are available throughout the entire TSO transmission. Therefore, software should not re-use any descriptors of the TSO header during the TSO transmission.

6.2.4.3 TCP and UDP Segmentation Performance

Performance improvements for a hardware implementation of TCP / UDP segmentation offload include:

- The stack does not need to partition the block to fit the MTU size, saving CPU cycles.
- The stack only computes one Ethernet, IP, and TCP / UDP header per segment, saving CPU cycles.
- The stack interfaces with the device driver only once per block transfer, instead of once per frame.
- Larger PCI bursts are used, which improves bus efficiency (such as lowering transaction overhead).
- Interrupts are easily reduced to one per TCP / UDP message instead of one per packet.
- Fewer I/O accesses are required to command the hardware.

6.2.4.4 Packet Format

 A TCP / UDP message can be as large as 256 KB and is generally fragmented across multiple pages in host memory. The integrated 10 GbE LAN controller partitions the data packet into standard Ethernet frames prior to transmission. The integrated 10 GbE LAN controller supports calculating the Ethernet, IP, TCP, and UDP headers, including checksum, on a frame-by-frame basis. For tunneled packets (NVGRE, VXLAN) also supports updating the outer IPv4 header.

Table 6.38. TCP/IP and UDP/IP Packet Format Sent by Host

Table 6.39. Packets Format Sent by Device

Frame formats supported by the integrated 10 GbE LAN controller include:

- Ethernet 802.3
- IEEE 802.1Q VLAN (Ethernet 802.3ac)
- Ethernet Type 2
- NVGRE (see frame format in [Section](#page-672-0) A.2.5.1)
- VXLAN (see frame format in [Section](#page-673-0) A.2.5.2)
- IPv4 headers with options
- IPv6 headers with extensions
- TCP with options
- UDP with options

VLAN tag insertion can be handled by hardware.

Note: UDP (unlike TCP) is not a reliable protocol and fragmentation is not supported at the UDP level. UDP messages that are larger than the MTU size of the given network medium are normally fragmented at the IP layer. This is different from TCP, where large TCP messages can be fragmented at either the IP or TCP layers depending on the software implementation. The integrated 10 GbE LAN controller has the ability to segment UDP traffic (in addition to

TCP traffic); however, because UDP packets are generally fragmented at the IP layer, the integrated 10 GbE LAN controller's segmentation capability might not be used in practice for UDP.

6.2.4.5 TCP and UDP Segmentation Indication

Software indicates a TCP / UDP segmentation transmission context to the hardware by setting up a TCP/IP or UDP/IP context transmit descriptor (see [Section](#page-202-0) 6.2.3). The purpose of this descriptor is to provide information to the hardware to be used during the TCP / UDP segmentation offload process.

Setting the *TSE* bit in the DCMD field to one (in the data descriptor) indicates that this descriptor refers to the segmentation context (as opposed to the normal checksum offloading context). This causes the checksum offloading, packet length, header length, and maximum segment size parameters to be loaded from the descriptor into the device.

The TCP / UDP segmentation prototype header is taken from the packet data itself. Software must identity the type of packet that is being sent (IPv4/IPv6, TCP/UDP, other), calculate appropriate checksum off loading values for the desired checksums, and then calculate the length of the header that is pre-appended. The header can be up to 240 bytes in length.

Once the TCP / UDP segmentation context has been set, the next descriptor provides the initial data to transfer. This first descriptor(s) must point to a packet of the type indicated. Furthermore, the data it points to might need to be modified by software as it serves as the prototype header for all packets within the TCP / UDP segmentation context. The following sections describe the supported packet types and the various updates that are performed by hardware. This should be used as a guide to determine what must be modified in the original packet header to make it a suitable prototype header.

The following summarizes the fields considered by the driver for modification in constructing the prototype header.

IP Header

For IPv4 headers:

- Identification field should be set as appropriate for first packet of send (if not already).
- Header checksums of inner and outer IP headers should be zeroed out unless some adjustment is needed by the driver.

TCP Header

- Sequence number should be set as appropriate for first packet of send (if not already).
- PSH, and FIN flags should be set as appropriate for LAST packet of send.
- TCP checksum should be set to the partial pseudo-header checksum as follows (there is a more detailed discussion of this in [Section](#page-218-0) 6.2.4.6:

Table 6.40. TCP Partial Pseudo-header Checksum for IPv4

Table 6.41. TCP Partial Pseudo-header Checksum for IPv6

UDP Header

• Checksum should be set as in TCP header, as previously explained.

The following sections describe the updating process performed by the hardware for each frame sent using the TCP segmentation capability.

6.2.4.6 Transmit Checksum Offloading with TCP and UDP Segmentation

The integrated 10 GbE LAN controller supports checksum offloading as a component of the TCP / UDP segmentation off-load feature and as stand-alone capability. [Section](#page-220-0) 6.2.5 describes the interface for controlling the checksum off-loading feature. This section describes the feature as it relates to TCP / UDP segmentation.

The integrated 10 GbE LAN controller supports IP and TCP header options in the checksum computation for packets that are derived from the TCP segmentation feature.

Two specific types of checksum are supported by the hardware in the context of the TCP / UDP segmentation off-load feature:

- IPv4 checksum
- TCP / UDP checksum

Each packet that is sent via the TCP / UDP segmentation off-load feature optionally includes the IPv4 checksum and/or the TCP / UDP checksum.

All checksum calculations use a 16-bit wide one's complement checksum. The checksum word is calculated on the outgoing data.

Refer to Table 6.42 for the list of supported transmit checksums per packet type.

6.2.4.7 IP/TCP / UDP Header Updating

IP/TCP and IP/UDP header is updated for each outgoing frame based on the header prototype that hardware DMA's from the first descriptor(s). The checksum fields and other header information are later updated on a frame-by-frame basis. The updating process is performed concurrently with the packet data fetch.

The following sections define what fields are modified by hardware during the TCP / UDP segmentation process by the integrated 10 GbE LAN controller.

6.2.4.7.1 TCP/IP/UDP Header for the First Frame

The hardware makes the following changes to the headers of the first packet that is derived from each TCP segmentation context.

Tunnel Header

When tunnel offload is enabled (*Tunnel* bit set in the descriptor) the outer IPv4 header is updated as follow

- IP Total Length = OUTERIPLEN + TUNNELLEN + IPLEN + L4LEN + MSS
- Calculates the Outer IP Checksum

IPv4 Header

- IP Total Length = MSS + L4LEN + IPLEN
- Calculates the IP Checksum

IPv6 Header

• Payload Length = MSS + L4LEN + IPV6 HDR extension¹

^{1.} IPV6_HDR_extension is calculated as IPLEN — 40 bytes.

TCP Header

- Sequence Number: The value is the sequence number of the first TCP byte in this frame.
- The flag values of the first frame are set by logic AND function between the flag word in the pseudo header and the DTXTCPFLGL.TCP_flg_first_seg. The default values of the DTXTCPFLGL.TCP_flg_first_seg are set. The flags in a TSO that ends up as a single segment are taken from the in the pseudo header in the Tx data buffers as is.
- Calculates the TCP checksum.

UDP Header

• Calculates the UDP checksum.

6.2.4.7.2 TCP/IP Header for the Subsequent Frames

The hardware makes the following changes to the headers for subsequent packets that are derived as part of a TCP segmentation context:

Number of bytes left for transmission = PAYLEN $-$ (N $*$ MSS). Where N is the number of frames that have been transmitted.

Tunnel Header

When tunnel offload is enabled (*Tunnel* bit set in the descriptor) the outer IPv4 header is updated as follow

- IP Identification: increased from last value (wrap around based on 16-bit width)
- IP Total Length = OUTERIPLEN + TUNNELLEN + IPLEN + L4LEN + MSS
- Calculates the Outer IP Checksum

IPv4 Header

- IP Identification: increased from last value (wrap around)
- IP Total Length = $MSS + LALEN + IPLEN$
- Calculate the IP Checksum

IPv6 Header

• Payload Length = MSS + L4LEN + IPV6_HDR_extension $¹$ </sup>

TCP Header

- Sequence Number update: Add previous TCP payload size to the previous sequence number value. This is equivalent to adding the MSS to the previous sequence number.
- The flag values of the subsequent frames are set by logic AND function between the flag word in the pseudo header with the DTXTCPFLGL.TCP_Flg_mid_seg. The default values of the DTXTCPFLGL.TCP_Flg_mid_seg are set.
- Calculate the TCP checksum

UDP Header

• Calculates the UDP checksum.

6.2.4.7.3 TCP/IP Header for the Last Frame

Hardware makes the following changes to the headers for the last frame of a TCP segmentation context:

Last frame payload bytes = $PAYLEN - (N * MSS)$.

Tunnel Header

When tunnel offload is enabled (*Tunnel* bit set in the descriptor) the outer IPv4 header is updated as follow

- IP Identification: increased from last value (wrap around based on 16-bit width)
- IP Total Length = OUTERIPLEN + TUNNELLEN + IPLEN + L4LEN + last frame payload bytes.
- Calculates the Outer IP Checksum

IPv4 Header

- IP Total length = last frame payload bytes $+$ L4LEN $+$ IPLEN
- IP identification: increased from last value (wrap around based on 16-bit width)
- Calculate the IP checksum

IPv6 Header

• Payload length = last frame payload bytes + L4LEN + IPV6 HDR extension¹

TCP Header

- Sequence number update: Add previous TCP payload size to the previous sequence number value. This is equivalent to adding the MSS to the previous sequence number.
- The flag values of the last frames are set by logic AND function between the flag word in the pseudo header and the DTXTCPFLGH.TCP_Flg_lst_seg. The default values of the DTXTCPFLGH.TCP_Flg_lst_seg are set. The flags in a TSO that ends up as a single segment are taken from the in the pseudo header in the Tx data buffers as is.
- Calculate the TCP checksum

UDP Header

• Calculates the UDP checksum.

6.2.5 Transmit Checksum Offloading in Non-segmentation Mode

The previous section on TCP / UDP segmentation offload describes the IP/TCP/UDP checksum offloading mechanism used in conjunction with segmentation. The same underlying mechanism can also be applied as a stand-alone checksum offloading. The main difference in a single packet send is that only the checksum fields in the IP/TCP/UDP headers are calculated and updated by hardware.

Before taking advantage of the integrated 10 GbE LAN controller's enhanced checksum offload capability, a checksum context must be initialized. For a single packet send, DCMD.TSE should be set to zero (in the data descriptor). For additional details on contexts, refer to Section [6.2.3.3.](#page-210-0)

Enabling checksum offload, software must also enable Ethernet CRC offload by the HLREG0.TXCRCEN since CRC must be inserted by hardware after the checksum has been calculated.

Each checksum operates independently. Insertion of the IP and TCP / UDP checksum for each packet are enabled through the transmit data descriptor POPTS.TXSM and POPTS.IXSM fields, respectively.

6.2.5.1 IP Checksum

Three fields in the transmit context descriptor set the context of the IP checksum offloading feature:

- TUCMD.IPV4
- IPLEN
- MACLEN

TUCMD.IPV4=1 specifies that the packet type for this context is IPv4, and that the IP header checksum should be inserted. TUCMD.IPV4=0 indicates that the packet type is IPv6 (or some other protocol) and that the IP header checksum should not be inserted.

MACLEN specifies the byte offset from the start of the DMA'ed data to the first byte to be included in the checksum, the start of the IP header. The minimal allowed value for this field is 14. Note that the maximum value for this field is 127. This is adequate for typical applications.

Note: The MACLEN+IPLEN value must be less than the total DMA length for a packet. If this is not the case, the results are unpredictable.

IPLEN specifies the IP header length. Maximum allowed value for this field is 511 bytes.

MACLEN+IPLEN specify where the IP checksum should stop. The sum of MACLEN+IPLEN must be smaller equals to the first 638 (127+511) bytes of the packet and obviously must be smaller or equal to the total length of a given packet. If this is not the case, the result is unpredictable.

For IP tunnel packets (IPv4-IPv6), IPLEN must be defined as the length of the two IP headers. Hardware is able to offload the L4 checksum calculation while software should provide the IPv4 checksum.

For NVGRE and VXLAN tunneled packet as defined by the *Tunnel* bit in the descriptor, Outer IPv4 checksum is controlled by OUTERIPCS bit and is determined by MACLEN and OUTERIPLEN similar to the above description. Inner IPv4 checksum is controlled by TUCMD.IPv4 and offset determination should be adjusted by HW such that MACLEN should be replaced by (MACLEN+OUTIPLEN+TUNNELLEN)

The 16-bit IPv4 header checksum is placed at the two bytes starting at MACLEN+10.

6.2.5.2 TCP and UDP Checksum

Three to five fields in the transmit context descriptor set the context of the TCP / UDP checksum offloading feature:

- MACLEN
- OUTERIPLEN (optional)
- TUNNELLEN (optional)
- IPLEN
- TUCMD.L4T

TUCMD.L4T=01b specifies that the packet type is TCP, and that the 16-bit TCP header checksum should be inserted at byte offset MACLEN+IPLEN+16. TUCMD.L4T=00b indicates that the packet is UDP and that the 16-bit checksum should be inserted starting at byte offset MACLEN+IPLEN+6. If *Tunnel* bit is set, the checksum is inserted at MACLEN+OUTERIPLEN+TUNNELLEN+IPLEN+6

MACLEN+(OUTERIPLEN+TUNNELLEN)+IPLEN specifies the byte offset from the start of the DMA'ed data to the first byte to be included in the checksum, the start of the UDP/TCP header. See MACLEN table in Section [6.2.3.2.3](#page-206-0) for its relevant values.

Note: The MACLEN+(OUTERIPLEN+TUNNELLEN)+IPLEN+L4LEN value must be less than the total DMA length for a packet. If this is not the case, the results are unpredictable.

The TCP/UDP checksum always continues to the last byte of the DMA data.

Note: For non-TSO, software still needs to calculate a full checksum for the TCP/UDP pseudoheader. This checksum of the pseudo-header should be placed in the packet data buffer at the appropriate offset for the checksum calculation.

6.2.5.3 SCTP CRC Offloading

For SCTP packets, a CRC32 checksum offload is provided.

Three fields in the transmit context descriptor set the context of the STCP checksum offloading feature:

- MACLEN
- IPLEN
- TUCMD.L4T

TUCMD.L4T=10b specifies that the packet type is SCTP, and that the 32-bit STCP CRC should be inserted at byte offset MACLEN+IPLEN+8.

IPLEN+MACLEN specifies the byte offset from the start of the DMA'ed data to the first byte to be included in the checksum, the start of the STCP header. The minimal allowed value for this sum is 26. See MACLEN table in Section [6.2.3.2.3](#page-206-0) for its relevant values.

The SCTP CRC calculation always continues to the last byte of the DMA data.

The SCTP total L3 payload size (PAYLEN - IPLEN - MACLEN) should be a multiple of four bytes (SCTP padding not supported).

- *Note:* TSO is not available for SCTP packets.
- *Note:* The CRC field of the SCTP header must be set by driver to zero prior to requesting a CRC calculation offload.

6.2.5.4 Checksum Supported per Packet Types

The following table lists which checksums are supported per packet type.

Note: TSO is not supported for packet types for which IP checksum and TCP / UDP checksum cannot be calculated.

1. The outer UDP header of VXLAN packets do not use a checksum.

6.2.6 Transmit Statistics

6.2.6.1 General notes

- All Statistics registers are cleared on read. In addition, they stick at 0xFF...F when the maximum value is reached.
- Due to divergent paths between interrupt-generation and logging of relevant statistics counts, it might be possible to generate an interrupt to the system for a noteworthy event prior to the associated statistics count actually being increased. This is extremely unlikely due to expected delays associated with the system interrupt-collection and ISR delay, but might be an explanation for interrupt statistics values that do not quite make sense. Hardware guarantees that any event noteworthy of inclusion in a statistics count is reflected in the appropriate count within 1 µs; a small time-delay prior to reading the statistics might be required to avoid a potential mismatch between and interrupt and its cause.
- If TSO is enabled, statistics are collected after segmentation.
- All byte (octet) counters composed of 2 registers can be fetched by two consecutive 32-bit accesses while reading the Low 32-bit register first or a single 64-bit access.

6.2.6.2 Transmit Statistics Hierarchy

The following diagram describes the relations between the packet flow and the different statistic counters.

6.3 Interrupts

The integrated 10 GbE LAN controller supports the following interrupt modes. Mapping of interrupts causes is different in each of these modes as described in this section.

- PCI legacy interrupts or MSI or MSI-X and only a single vector is allocated selected when GPIE.Multiple_MSIX is set to 0b.
- MSI-X with multiple MSI-X vectors in non-IOV mode selected when GPIE. Multiple MSIX is set to 1b and GPIE.VT Mode is set to 00b.
- MSI-X in IOV mode selected when GPIE.Multiple_MSIX is set (as previously stated) and GPIE.VT_Mode DOES NOT equal 00b.

The following sections describe the interrupt registers and device functionality at all operation modes.

6.3.1 Interrupt Registers

Physical Function (PF) Registers

The PF interrupt logic consists of the registers listed in the Table 6.43 followed by their description:

Table 6.43. PF Interrupt Registers

These registers are extended to 64 bits by an additional set of two registers. EICR has an additional two registers EICR(1)... EICR(2) and so on for the EICS, EIMS, EIMC, EIAM and EITR registers. The EIAC register is not extended to 64 bits as this extended interrupt causes are always auto cleared. Any reference to EICR... EIAM registers as well as any global interrupt settings in the GPIE register relates to their extended size of 64 bits.

The legacy EICR[15:0] mirror the content of EICR(1)[15:0]. In the same manner the lower 16 bits of EICS, EIMS, EIMC, EIAM mirror the lower 16 bits of EICS(1), EIMS(1), EIMC(1), EIAM(1). For more details on the use of these registers in the various interrupt modes (legacy, MSI, MSI-X) see [Section](#page-230-0) 6.3.4.

Virtual Function (VF) Registers

The VF interrupt logic has the same set of interrupt registers while each of them has three entries for three interrupt causes. The names and functionality of these registers are the same as those of the PF with a prefix of VT as follows: VFEICR, VFEICS, VFEIMS, VFEIMC, VFEIAM, VFEITR. The interrupt causes are always auto cleared. Although each VF can generate up to three interrupts, only the first two registers are capable of interrupt throttling and are associated to VFEITR registers (see Section [6.3.4.3.2](#page-234-0) for its proper usage). Each VF also has the mapping registers VFIVAR and VFIVAR_MISC. Note that any global interrupt setting by the GPIE register affect both interrupt settings of the PF as well as the VFs.

6.3.1.1 Extended Interrupt Cause (EICR) Registers

This register records the interrupt causes to provide software information on the interrupt source. Each time an interrupt cause happens, the corresponding interrupt bit is set in the EICR registers. An interrupt is generated each time one of the bits in these registers is set, and the corresponding interrupt is enabled via the EIMS registers. The possible interrupt causes are as follows:

- Each *RTxQ* bit represents the following events: Tx or Rx descriptor write back; Rx queue full and Rx descriptor queue minimum threshold.
- Interrupts can be throttled by ITR as configured in the EITR register
- Mapping the Tx and Rx queues to EICR is done by the IVAR registers as described in [Section](#page-230-0) 6.3.4. Each bit might represent an event on a single Tx or Rx queue or could represent multiple queues according to the IVAR setting. In the later case, software might not be able to distinguish between the interrupt causes other than checking all associated Tx and Rx queues.
- The Multiple $MSIX = 1b$ setting is useful when multiple MSI-X vectors are assigned to the device. When the GPIE.Multiple_MSIX bit is set, the *RTxO* bits are associated with dedicated MSI-X vectors. Bit 0 is Tx / Rx interrupt associated with MSI-X vector 0 and bit 15 is Tx / Rx interrupt associated with MSI-X vector 15.

Writing a 1b to any bit in the register clears it. Writing a 0b to any bit has no effect. The EICR is also cleared on read if GPIE.OCD bit is cleared. When the GPIE.OCD bit is set, then only bits 16...29 are cleared on read. The later setting is useful for MSI-X mode in which the Tx and Rx and possibly the timer interrupts do not share the same interrupt with the other causes. Bits in the register can be auto cleared depending on the EIAC register setting (see section [Section](#page-227-0) 6.3.1.4).

6.3.1.2 Extended Interrupt Cause Set (EICS) Register

This register enables software to initiate a hardware interrupt. Setting any bit on the EICS sets its corresponding bit in the EICR register while bits written to 0b have no impact. It then causes an interrupt assertion if enabled by the EIMS register. Setting any bit generates throttled interrupt depending on the GPIE.EIMEN setting: When the *EIMEN* bit is set, then setting the EICS register causes an LLI interrupt; When the *EIMEN* bit is cleared, then setting the EICS register causes an interrupt after the corresponding interrupt throttling timer expires.

Note: The *EIMEN* bit can be set high only when working in auto-mask mode (*EIAM* bit of the associated interrupt is set).

6.3.1.2.1 EICS Affect on RSC Functionality

Setting *EICS* bits causes interrupt assertion (if enabled). EICS settings have the same impact on RSC functionality as nominal operation:

- In ITR mode (GPIE.EIMEN = 0b), setting the *EICS* bits impact the RSC completion and interrupt assertion the same as any Rx packet. The functionality depends on the EICS setting schedule relative to the ITR intervals as described in Section [6.3.2.1.1](#page-229-0).
- In LLI mode (GPIE.EIMEN = 1b), setting the *EICS* bits impact the RSC completion and interrupt assertion as follow:
	- Interrupt is asserted.
	- Concurrently, hardware triggers RSC completion in all Rx queues associated with the same interrupt.
	- Most likely these RSC(s) are completed to host memory after the interrupt is already asserted. In his case, it is guaranteed that an additional interrupt is asserted when the ITR expires.

6.3.1.3 Extended Interrupt Mask Set and Read (EIMS) Register, and Extended Interrupt Mask Clear (EIMC) Register

The Extended Interrupt Mask Set and Read (EIMS) register enables the interrupts in the EICR. When set to 1b, each bit in the EIMS register, enables its corresponding bit in the EICR. Software might enable each interrupt by setting bits in the EIMS register to 1b. Reading EIMS returns its value. Software might clear any bit in the EIMS register by setting its corresponding bit in the Extended Interrupt Mask Clear (EIMC) register. Reading the EIMC register does not return any meaningful data.

This independent mechanism of setting and clearing bits in the EIMS register saves the need for read modify write and also enables simple programming in multi-thread, multi-CPU core systems.

Note: The EICR register stores the interrupt events regardless of the state of the EIMS register.

6.3.1.4 Extended Interrupt Auto Clear Enable (EIAC) Register

Each bit in this register enables auto clearing of its corresponding bit in EICR following interrupt assertion. It is useful for Tx and Rx interrupt causes that have dedicated MSI-X vectors. When the Tx and Rx interrupt causes share an interrupt with the other or a timer interrupt, the relevant EIAC bits should not be set. Bits in the EICR register that are not enabled by auto clear, must be cleared by either writing a 1b to clear or a read to clear.

Note that there are no EIAC(1)...EIAC(2) registers. The hardware setting for interrupts 16...63 is always auto clear.

Note: Bits 29:16 should never be set to auto clear since they share the same MSI-X vector.

Writing to the EIAC register changes the setting of the entire register. In IOV mode, some of the bits in this register might affect VF functionality (VF-56...VF-63). It is recommended that software set the register in PF before VF's are enabled. Otherwise, a software semaphore might be required between the VF and the PF to avoid setting corruption.

6.3.1.5 Extended Interrupt Auto Mask Enable (EIAM) Register

Each bit in this register enables auto clearing and auto setting of its corresponding bit in the EIMS register as follows:

• Following a write of 1b to any bit in the EICS register (interrupt cause set), its corresponding bit in the EIMS register is auto set as well enabling its interrupt.

- A write to clear the EICR register clears its corresponding bits in the EIMS register masking further interrupts.
- A read to clear the EICR register, clears the *EIMS* bits (enabled by the EIAM) masking further interrupts. Note that if the GPIE.OCD bit is set, Tx and Rx interrupt causes are not cleared on read (bits 0:15 in the EICR). In this case, bits 0:15 in the EIMS are not cleared as well.
- In MSI-X mode the auto clear functionality can be driven by MSI-X vector assertion if GPIE.EIAME is set.
- *Note:* Bits 29:16 should never be set to auto clear since they share the same MSI-X vector.

Writing to the EIAM register changes the setting of the entire register. In IOV mode, some of the bits in this register might affect VF functionality. It is recommended that software set the register in PF before VF's are enabled. Otherwise, a software semaphore might be required between the VF and the PF to avoid setting corruption.

If any of the *Auto Mask* enable bits is set in the EIAM registers, the GPIE.EIAME bit must be set as well.

6.3.2 Interrupt Moderation

Interrupt rates can be tuned by the EITR register for reduced CPU utilization while minimizing CPU latency. In MSI or legacy interrupt modes, only EITR register 0 can be used. In MSI-X, non-IOV mode, the integrated 10 GbE LAN controller includes 64 EITR registers 0...63 that are mapped to MSI-X vectors 0...63, respectively. In IOV mode, there are an additional 65 EITR registers that are mapped to the MSI-X vectors of the virtual functions. The mapping of MSI-X vectors to EITR registers are described in [Section](#page-226-0) 6.3.1.1.

6.3.2.1 Time-based Interrupt Throttling — ITR

Time-based interrupt throttling is useful to limit the maximum interrupt rate regardless of network traffic conditions. The ITR logic is targeted for Rx/Tx interrupts only. It is assumed that the software device driver will not moderate the timer, other and mail box (IOV mode) interrupts. In non-IOV mode, all 64 interrupts can be associated with ITR logic. In IOV mode, the ITR logic is shared between the PF and VFs as shown in Figure 6.22. The ITR mechanism is based on the following parameters:

- **ITR Interval** field in the EITR registers The minimum inter-interrupt interval is specified in 2.048 us units (at all speeds). When the ITR Interval equals zero, interrupt throttling is disabled and any event causes an immediate interrupt. The field is composed of nine bits enabling a range of 2.048 us up to 1046.528 us. These ITR interval times correspond to interrupt rates in the range of 488 K INT/sec to 955 INT/sec.
	- Due to internal synchronization issues, the ITR interval can be shortened by up to 1 μ s at 10 Gb/s or 1 Gb/s link and up to 10 μ s at 100 Mb/s link when it is triggered by packet write back or interrupt enablement.
- **ITR Counter** partially exposed in the EITR registers Down counter that is loaded by the ITR interval each time the associated interrupt is asserted.
	- The counter is decremented by one each $1.024 \mu s$ (at 1 Gb/s or 10 Gb/s link) and stops decrementing at zero. At 100 Mb/s link, the speed of the counter is decremented by one each 10.24 μ s.
	- If an event happens before the counter is zero, it sets the EICR. The interrupt can be asserted only when the ITR time expires (counter is zero).
	- Else (no events during the entire ITR interval), the EICR register is not set and the interrupt is not asserted on ITR expiration. The next event sets the EICR bit and generates an immediate interrupt. See Section [6.3.2.1.1](#page-229-0) for interrupt assertion when RSC is enabled.
	- Once the interrupt is asserted, the ITR counter is loaded by the ITR interval and the entire cycle re-starts. The next interrupt can be generated only after the ITR counter expires once again.

6.3.2.1.1 ITR Affect on RSC Functionality

Interrupt assertion is one of the causes for RSC completion (see [Section](#page-290-0) 6.8.6). When RSC is enabled on specific Rx queues, the associated ITR interval with these queues must be enabled and must be larger (in time units) than RSC delay . The ITR is divided to the two time intervals that are defined by the ITR interval and RSC delay. RSC completion is triggered after the first interval completes and the interrupt is asserted when the second interval completes.

The *RSC Delay* field is defined in the GPIE registers. *RSC Delay* can have one of the following eight values: $4 \mu s$, $8 \mu s$, $12 \mu s$... 32 μs .

- The first ITR interval equals ITR interval minus RSC delay. The internal ITR counter starts at ITR interval value and counts down until it reaches the RSC delay value. Therefore, the ITR interval must be set to a larger value than the RSC delay.
- The second ITR interval equals RSC delay. The internal ITR counter continues to count down until it reaches zero.
- RSC completion can take some time (usually in the range of a few micro seconds). This time is composed by completing triggering latency and completing process latency. These delays should be considered when tuning the RSC delay. The clock frequency of the RSC completion logic depends on the link speed. As a result, the completion delay can as high as ~ 0.8 us at 10 Gb/s link and \sim 8 μ s at 1 Gb/s link. The RSC completion logic might take additional \sim 50 ns at 10 Gb/s link and \sim 0.5 μ s at 1 Gb/s link per RSC. In addition, there is the PCIe bus arbitration latency as well as system propagation latencies from the device up to host memory.
- Recommended RSC delay numbers are: 8 μ s at 10 Gb/s link and 28 μ s at 1 Gb/s link.
- RSC is not recommended when operating at 100 Mb/s link.

Following are cases of packet reception with respect to the ITR intervals:

- Packets are received and posted (including their status) to the Rx queue in the first ITR interval. In this case, RSC completion is triggered at the end of the first ITR interval and the interrupt is asserted at the second interval expiration.
- A packet (and its status) is received and posted to the Rx queue only after the first ITR interval has expired (either on the second interval or after the entire ITR interval has expired). In this case, RSC completion is triggered almost instantly (other than internal logic latencies). The interrupt is asserted at RSC delay time after the non-coalesced Rx status is queued to be posted to the host.
- Due to internal synchronization issues, the RSC delay can be shorten by up to 1 μ s when it is triggered by packet write back.

6.3.2.2 Immediate Interrupt

The integrated 10 GbE LAN controller might initiate an immediate interrupt when the receive descriptor ring is almost empty (Rx descriptors below a specific threshold). The threshold is defined by *SRRCTL[n].RDMTS* per Rx queue. This mechanism can protect against memory resources being used up during reception of a long burst of short packets.

6.3.3 TCP Timer Interrupt

6.3.3.1 Introduction

In order to implement TCP timers, software needs to take action periodically (every 10 ms). Today, the driver must rely on software-based timers, whose granularity can change from platform to platform. This software timer generates a software NIC interrupt, which then enables the driver to perform timer functions, avoiding cache thrash and enabling parallelism. The timer interval is system-specific.

It would be more accurate and more efficient for this periodic timer to be implemented in hardware. The driver would program a timeout value (usual value of 10 ms), and each time the timer expires, hardware sets a specific bit in the EICR register. When an interrupt occurs (due to normal interrupt moderation schemes), software reads the EICR register and discovers that it needs to process timer events.

The timeout should be programmable by the driver, and the driver should be able to disable the timer interrupt if it is not needed.

6.3.3.2 Description

A stand-alone, down-counter is implemented. An interrupt is issued each time the value of the counter is zero.

Software is responsible for setting an initial value for the timer in the *Duration* field. Kick-starting is done by writing a 1b to the *KickStart* bit.

Following kick starting, an internal counter is set to the value defined by the *Duration* field. Then the counter is decreased by one each ms. When the counter reaches zero, an interrupt is issued. The counter re-starts counting from its initial value if the *Loop* field is set.

6.3.4 Mapping of Interrupt Causes

The following sections describe legacy, MSI and MSI-X interrupt modes.

6.3.4.1 Legacy and MSI Interrupt Modes

In legacy and MSI modes, an interrupt cause is reflected by setting one of the bits in the EICR register, where each bit reflects one or more causes. All interrupt causes are mapped to a single interrupt signal: either legacy INTA/B or MSI. This section describes the mapping of interrupt causes (that is a specific Rx or Tx queue event or any other event) to bits in the EICR.

The TCP timer and all other interrupt causes are mapped directly to EICR[30:16]. Note that the IVAR_MISC register is not used in legacy and MSI modes.

Mapping the Tx and Rx queues to interrupt bits in the EICR register is programmed in the IVAR registers as shown in Figure 6.22. Each entry in the IVAR registers is composed of two fields that identify the associated bit in the EICR[15:0] register. Software might map multiple Tx and Rx queues to the same EICR bit.

INT_Alloc — Defines one of the bits (0...15) in the EICR register that reflects the interrupt status indication.

INT_Alloc_val — Valid bit for the this interrupt cause.

Figure 6.22. Cause Mapping in Legacy and MSI Modes

Mapping between the Tx and Rx queue to the IVAR registers is hard-wired as shown in the Figure 6.23 below:

6.3.4.2 MSI-X Mode in Non-IOV Mode

- MSI-X defines a separate optional extension to basic MSI functionality. Hardware indicates the number of requested MSI-X vectors in the table size in the MSI-X capability structure in the configuration space. The number of requested MSI-X vectors is loaded from shared SPI Flash in the *PCI_CNF2.MSI_X_PF_N* field up to maximum of 64 MSI-X vectors. The operating system might allocate any number of MSI-X vectors to the device from a minimum of one up to the requested number of MSI-X vectors.
- Enables interrupts causes allocation to the assigned MSI-X vectors. Interrupt allocation is programmed by the IVAR registers and are described in this section.
- Each vector can use an independent address and data value as programmed directly by the operating system in the MSI-X vector table.
- Each MSI-X vector is associated to an EITR register with the same index (MSI-X 0 to EITR[0], MSI- X 1 to $EITR[1],...$).

For more information on MSI-X, refer to the PCI Local Bus Specification, Revision 3.0.

MSI-X vectors can be used for several purposes:

- 1. Dedicated MSI-X vectors per interrupt cause (avoids the need to read the interrupt cause register).
- 2. Load balancing by MSI-X vectors assignment to different CPUs.
- 3. Optimized interrupt moderation schemes per MSI-X vector using the EITR registers.

The MSI-X vectors are used for Tx and Rx interrupt causes as well as the other and timer interrupt causes. The remainder of this section describes the mapping of interrupt causes (such as a specific Rx or Tx queue event or any other event) to the interrupts registers and the MSI-X vectors.

The TCP timer and other events are reflected in EICR[30:16] the same as the legacy and MSI mode. It is then mapped to the MSI-X vectors by the IVAR MISC register as shown in Figure 6.24. The IVAR_MISC register includes two entries for the timer interrupt and an additional entry for all the other causes. The structure of each entry is as follows:

INT_Alloc — Defines the MSI-X vector (0...63) assigned to this interrupt cause.

INT_Alloc_val — Valid bit for the this interrupt cause.

The Tx and Rx queues are associated to the IVAR0...IVAR63 the same as legacy and MSI mode shown in Figure 6.23. The Tx and Rx queues are mapped by the IVAR registers to $EICR(1)$,... $EICR(2)$ registers and MSI-X vectors 0...63 illustrated in Figure 6.24. The IVAR entries have the same structure as the IVAR_MISC register previously shown. Each bit in EICR(1...2) registers is associated to MSI-X vector 0...63 as follows:

- EICR(i).bit_num is associated to MSI-X vector (i x 32 + bit_num).
- The legacy EICR[15:0] mirror the content of EICR(1)[15:0]. In the same manner the lower 16 bits of EICS, EIMS, EIMC, EIAM mirror the lower 16 bits of EICS(1), EIMS(1), EIMC(1), EIAM(1). The use of these registers depends on the number of assigned MSI-X interrupts as follows:
- **16 Tx and Rx Interrupts** When using up to 16 Tx and Rx interrupts, software might access the Tx and Rx interrupt bits in the legacy EICR, EICS,... registers.
- **More than 16 Tx and Rx Interrupts** When using more then 16 Tx and Rx interrupts, software must use EICS(1)...EICS(2), EIMS(1)...EIMS(2),... In the later case, software should avoid modifying the lower 16 bits in the EICS, EIMS... registers when it accesses the higher bits of these registers as follows:
	- EICR, EICS, EIMS and EIMC When software programs the higher 16 bits of these registers, it should set their lower 16 bits to zero's keeping the EICR(1), $EICS(1)$, $EIMS(1)$ and $EINC(1)$ unaffected.
	- EIAM When software programs the higher 16 bits, it should keep the lower 16 bits at their previous setting so the EIAM(1) is unaffected.
	- EIAC When software programs the higher 16 bits, it should set the lower 16 bits to one's.

Single MSI-X vector – If the operating system allocates only a single MSI-X vector, the driver might use the non-MSI-X mapping method (setting the GPIE.Multiple_MSIX to 0b). In this case, the *INT_Alloc* field in the IVAR registers might define one of the lower 16 bits in the EICR register while using MSI-X vector 0. The IVAR_MISC should be programmed to MSI-X vector 0.

6.3.4.3 MSI-X Interrupts In IOV Mode

In IOV mode, interrupts must be implemented by MSI-X vectors. The integrated 10 GbE LAN controller supports up to 64 virtual functions VF(0...63). Each VF can generate up to three MSI-X vectors. The number of requested MSI-X vectors per VF is loaded from shared SPI Flash in the *PCI_CNF2.MSI_X_VF_N* field. It is reflected in the *Table Size* field in the PCIe MSI-X capability structure of the VF's. In addition, the PF requires its own interrupts. The number of requested MSI-X vectors is loaded from shared SPI Flash in the *PCI_CNF2.MSI_X_PF_N* field up to maximum of 64 MSI-X vectors. It is reflected in the *Table Size* field in the PCIe MSI-X capability structure.

6.3.4.3.1 MSI-X Vectors Used by Physical Function (PF)

PF is responsible for the timer and other interrupt causes that include the VM to PF mailbox cause (explained in the virtualization sections). These events are reflected in EICR[30:16] and MSI-X vectors are the same as the non-IOV mode (illustrated in Figure 6.22). When there are less than the maximum possible active VF's, some of the Tx and Rx queues can be associated with the PF. These queues can be used for the sake of additional VM's serviced by the hypervisor (the same as VMDq mode) or some Kernel applications handled by the hypervisor. Tx and Rx mapping to the IVAR registers is shown in Figure 6.23 and mapping to the EICR, $EICR(1)$,... $EICR(2)$ registers as well as the MSI-X vectors is shown in Figure 6.24. See Section [6.3.4.3.3](#page-236-0) for MSI-X vectors mapping of PF and VF's to the EITR registers.

Note: Software should not assign MSI-X vectors in the PF to Tx and Rx queues that are assigned to other VF's. In the case that VF's become active after the PF used the relevant Tx and Rx queues, it is the responsibility of the PF driver to clear all pending interrupts of the associated MSI-X vectors.

6.3.4.3.2 MSI-X Vectors Used by Virtual Functions (VFs)

Each of the VFs in IOV mode is allocated separate IVAR(s) called VFIVAR registers, and a separate IVAR_MISC called VFIVAR_MISC register. The VFIVAR_MISC maps the mailbox interrupt of the VF to its VFEICR and the MSI-X vector. The VFIVAR registers map the Tx and Rx interrupts of the VF to its VFEICR and the MSI-X vector. The mapping is similar to the mapping in the PF as shown in Figure 6.25 with the following comments:

- Each VF cannot have more than three MSI-X vectors. It has only three active bits in the VFEICR register while VFEICR.bit num is associated with MSI-X vector (bit_num).
- The Tx and Rx interrupt can be mapped only to MSI-X 0 and MSI-X 1 (associated with VFEICR.0 and VFEICR.1).
- The mailbox interrupt can be mapped to any of the three MSI-X vectors. However, when all three of them are allocated by the operating system, software should map the mailbox to MSI-X 2 (associated with VFEICR.2). This rule should be kept since only VFEICR.0 and VFEICR.1 have ITR registers (VFEITR-0 and VFEITR-1).
- Association between the Tx and Rx queues and the VFIVAR registers is shown in the Figure 6.25, Figure 6.26 and Figure 6.27 for IOV-64 (64 VF's), IOV-32 and IOV-16. The colored boxes in the figures show the mapping between VF Rx and Tx queues to VFIVAR registers while the dashed boxes show the physical IVAR registers and the associated physical Rx and Tx queues.

Figure 6.25. VF Interrupt Cause Mapping (MSI-X, IOV)

Figure 6.27. VF Mapping of Rx and Tx Queue to VFIVAR in 32 VF's Mode

Figure 6.28. VF Mapping of Rx and Tx Queue to VFIVAR in 16 VF's Mode

6.3.4.3.3 MSI-X Vectors Mapping to EITR

EITR registers are aimed for Tx and Rx interrupt throttling. In IOV mode, the Tx and Rx queues might belong to either the PF or to the VF's. EITR(1...63) are multiplexed between the PF and the VF's as configured by the *EITRSEL* register. Figure 6.29 and Table 6.44 show the multiplexing logic and required software settings. For any active VF (starting from VF32 and above), software should program the matching bit in the *EITRSEL* to 1b. For any *EITR* that belongs to a VF, software should not map any interrupt causes in the PF to an MSI-X vector that is associated with the same *EITR* register.

Any *RSCINT[n]* register is associated with an MSI-X vector 'n'. As indicated above, the *EITRSEL* setting affects the MSI-X mapping. It also maps their associated *RSCINT* registers to either the PF or the VFs.

Figure 6.29. PF / VF MSI-X Vectors Mapping to *EITR*

Table 6.44. PF / VF MSI-X Vectors Mapping Table to EITR Registers

Table 6.44. PF / VF MSI-X Vectors Mapping Table to EITR Registers

6.4 802.1q VLAN Support

The integrated 10 GbE LAN controller provides several specific mechanisms to support 802.1q VLANs:

- Optional adding (for transmits) and stripping (for receives) of IEEE 802.1q VLAN tags.
- Optional ability to filter packets belonging to certain 802.1q VLANs.

6.4.1 802.1q VLAN Packet Format

The following table compares an untagged 802.3 Ethernet packet with an 802.1q VLAN tagged packet:

Note: The CRC for the 802.1q tagged frame is re-computed, so that it covers the entire tagged frame including the 802.1q tag header. Also, maximum frame size for an 802.1q VLAN packet is 1522 octets as opposed to 1518 octets for a normal 802.3z Ethernet packet.

6.4.2 802.1q Tagged Frames

For 802.1q, the *Tag Header* field consists of four octets comprised of the Tag Protocol Identifier (TPID) and Tag Control Information (TCI); each taking two octets. The first 16 bits of the tag header makes up the TPID. It contains the protocol type that identifies the packet as a valid 802.1q tagged packet.

The two octets making up the TCI contain three fields as follows:

- User Priority (UP)
- Drop Eligible Indicator (DEI). Should be set to 0b for transmits. For receives, the device has the capability to filter out packets that have this bit set. See the *DEIEN* and *DEI* bits in the *VLNCTRL*
- VLAN Identifier (VID)

6.4.3 Transmitting and Receiving 802.1q Packets

Since the 802.1q tag is only four bytes, adding and stripping of tags can be done completely in software. (In other words, for transmits, software inserts the tag into packet data before it builds the transmit descriptor list, and for receives, software strips the 4-byte tag from the packet data before delivering the packet to upper layer software). However, because adding and stripping of tags in software adds overhead for the host, the integrated 10 GbE LAN controller has additional capabilities to add and strip tags in hardware. See [Section](#page-238-0) 6.4.3.1 and [Section](#page-238-1) 6.4.3.2.

6.4.3.1 Adding 802.1q Tags on Transmits

The inner VLAN header can be added by software in one of the following methods:

- The header is included in the transmit data buffers.
- Software might instruct the integrated 10 GbE LAN controller to insert an 802.1q VLAN tag on a per-packet basis. If the *VLE* bit in the transmit descriptor is set to 1b, then the integrated 10 GbE LAN controller inserts a VLAN tag into the packet that it transmits over the wire. The Tag Protocol Identifier — TPID (VLAN Ether Type) field of the 802.1q tag comes from the DMATXCTL.VT, and the Tag Control Information (TCI) of the 802.1q tag comes from the VLAN field of the legacy transmit descriptor or the *VLAN Tag* field of the advanced data transmit descriptor.
- In IOV mode, the priority tag, DEI and VLAN ID can be taken from the *PFVMVIR* (see details in [Section](#page-276-0) 6.6.4.2)

6.4.3.2 Stripping 802.1q Tags on Receives

Software might instruct the integrated 10 GbE LAN controller to strip 802.1q VLAN tags from received packets. The policy whether to strip the VLAN tag is configurable per queue.

If the RXDCTL.VME bit for a given queue is set to 1b, and the incoming packet is an 802.1q VLAN packet (that is, its *Ethernet Type* field matched the VLNCTRL.VET), then the integrated 10 GbE LAN controller strips the 4-byte VLAN tag from the packet, and stores the TCI in the *VLAN Tag* field of the receive descriptor.

The integrated 10 GbE LAN controller also sets the *VP* bit in the receive descriptor to indicate that the packet had a VLAN tag that was stripped. If the RXDCTL.VME bit is not set, the 802.1q packets can still be received if they pass the receive filter, but the VLAN tag is not stripped and the VP bit is not set.If *PFQDE.HIDE_VLAN* is set, the VLAN tag is stripped as above, but the *VLAN Tag* field and the Status.VP bit in the Rx descriptor are cleared

6.4.4 802.1q VLAN Packet Filtering

VLAN filtering is enabled by setting the VLNCTRL.VFE bit to 1b. If enabled, hardware compares the *Type* field of the incoming packet to a 16-bit field in the VLAN Ether Type (VET) register. If the *VLAN Type* field in the incoming packet matches the VET register, the packet is then compared against the VLAN Filter Table Array for acceptance.

The VLAN filter register VTFA, is a vector array composed of 4096 bits. The VLAN ID (VID) is a 12-bit field in the VLAN tag that is used as an index pointer to this vector. If the VID in a received packet points to an active bit (set to 1b), the packet matches the VLAN filter. The 4096-bit vector is comprised of 128 x 32 bit registers. The upper 7 bits of the VID selects one of the 128 registers while the lower 5 bits map the bit within the selected register.

Two other bits in the VLNCTRL register, *DEIEN* and *DEI*, are also used in conjunction with 802.1q VLAN filtering operations. *DEIEN* enables the comparison of the value of the *DEI* bit in the 802.1q packet to the Receive Control register *DEI* bit as acceptance criteria for the packet.

Note: The *VFE* bit does not effect whether the VLAN tag is stripped. It only effects whether the VLAN packet passes the receive filter.

6.4.5 Double VLAN and Single VLAN Support

The integrated 10 GbE LAN controller supports a mode where all received and sent packets have at least one VLAN tag in addition to the regular tagging that might optionally be added. In this document, when a packet carries two VLAN headers, the first header is referred to as an outer VLAN and the second header as an inner VLAN header (as listed in the table that follows). This mode is used for systems where the near end switch adds the outer VLAN header containing switching information. This mode is enabled by the following configuration:

- This mode is activated by setting the DMATXCTL.GDV and the *Extended VLAN* bit in the CTRL_EXT register.
- The Ethertype of the VLAN tag used for the additional VLAN is defined in the *VET EXT* field in the *EXVET* and *EXVET_T* registers.

6.4.5.1 Cross Functionality with Manageability

The integrated 10 GbE LAN controller does not provide any stripping or adding VLAN header(s) to manageability packets. Therefore, packets that are directed to/from the manageability controller should include the VLAN headers as part of the Rx/Tx data. The manageability controller should know if the integrated 10 GbE LAN controller is set to double VLAN mode as well as the VLAN Ethertype(s).

Table 6.45. Double VLAN packet format

6.4.5.2 Transmit Functionality

6.4.5.2.1 Transmit Functionality on the Outer VLAN Header

- A packet with a single VLAN header is assumed to have only the outer VLAN.
- The outer VLAN header must be added by software as part of the Tx data buffers.
- Hardware does not relate to the outer VLAN header other than the capability of skipping it for parsing inner fields.
- Hardware expects that any transmitted packet (see the disclaimer that follows) has at least the outer VLAN added by software. For any offload that hardware might provide in the transmit data path, hardware assumes that the outer VLAN is present. For those packets that an outer VLAN is not present, any offload that relates to inner fields to the Ethertype might not be provided.

6.4.5.2.2 Transmit Functionality on the Inner VLAN Header

- Inner VLAN insertion is handled as described in [Section](#page-238-0) 6.4.3.1.
- Hardware identifies and skips the VLAN header for parsing inner fields.
- Pool Filtering Destination pool(s) and anti-spoofing functionality is based on the Ethernet MAC address and inner VLAN (if present) as described in Section [6.6.3.4](#page-270-0) and [Section](#page-276-0) 6.6.4.2.

6.4.5.3 Receive Handling of Packets with VLAN Header(s)

A received frame is analyzed for the existence of the outer and inner VLAN headers. The procedure is as follows:

```
Check the Ethertype against the outer VLAN ID. If match then
{
          Check the next Ethertype against the inner VLAN ID. If match
{
                   This is the double VLAN case. Process both outer and inner VLANs as described
                  below
 }
          Else
{
                 Only an outer VLAN exists. Process the outer as described below. Assume no inner 
                VLAN
 }
}
Else
{
          Check the Ethertype against the inner VLAN ID. If match
{
                  This is the case of an inner VLAN only. Handle the frame as an unknown frame – 
                 device does
                 not provide any offloads 
 }
          Else
{
                  This is the case of no VLAN. Process the frame (ignore outer and inner VLAN 
                 processing)
 }
}
```
6.4.5.3.1 Receive Functionality on the Outer VLAN Header

- Hardware checks the Ethertype of the outer VLAN header against the programmed value in the EXVET register. VLAN header presence is indicated in the Status.VEXT bit in the Rx descriptor.
- The outer VLAN header is posted as is to the receive data buffers.

6.4.5.3.2 Receive Functionality on the Inner VLAN Header

- Hardware checks the Ethertype of the inner VLAN header against the programmed value in the *VLNCTRL.VET. VLAN* header presence is indicated in the Status.VP bit in the Rx descriptor.
- L2 packet filtering is based on the VLAN ID in the inner VLAN header.
- Pool Filtering Destination pool(s) are defined by the Ethernet MAC address and inner VLAN (if presence) as described in [Section](#page-267-0) 6.6.3.3.
- Inner VLAN tag striping is handled as described in [Section](#page-238-1) 6.4.3.2.

6.4.5.4 Packets With no VLAN Headers in Double VLAN Mode

There are some cases when packets might not carry any VLAN headers, even when extended VLAN is enabled. A few examples for packets that might not carry any VLAN header are: flow control, LACP, LLDP, GMRP, and optional 802.1x packets. When it is expected to transmit untagged packets by software in Double VLAN Mode the software must not enable VLAN anti-spoofing and VLAN validation nor transmit to receive switching.

6.4.5.4.1 Transmit Functionality

Transmit offload functionality — Software should not enable any offload functions.

6.4.5.4.2 Receive Functionality

Receive offload functionality — pool and queue are selected by the Ethernet MAC address or *ETQF/ ETQS* registers. Filtering to host and manageability remains functional.

6.4.5.5 Packets With two VLAN Headers not in Double VLAN Mode

When the *Extended VLAN* bit in the *CTRL_EXT* register and *DMATXCTL.GDV* are not set, hardware expects that Rx and Tx packets might not carry a VLAN header or a single VLAN header. Hardware does not relate to the programming of the *VET EXT* field in the *EXVET* register. Tx and Rx handling of packets with double VLAN headers is unexpected.

6.4.6 E-tag and VLAN

In some systems an additional external tag (E-tag) can be present before the VLAN. This section describes the support for VLANs in presence of external tags.This mode is used for systems where the device adds a tag to identify a subsystem (usually a VM) and the near end switch adds a tag indicating the destination subsystem. External tags may be present on part of the packets and missing in others.

6.4.6.1 Transmit Functionality

6.4.6.1.1 Transmit Functionality on the External Tag

The integrated 10 GbE LAN controller supports insertion of an external tag from a per pool register (*PFVMTIR*) and a VLAN tag from a per pool register (*PFVMVIR*) or from the descriptor as indicated by the *VLE* bit. The following options are supported:

After the tags are inserted in the packet, the integrated 10 GbE LAN controller uses the VLAN tag and the Ethertype as part of the forwarding decision as described in [Section](#page-270-0) 6.6.3.4. In a packet with at most on external tag and one VLAN, the VLAN and Ethertype will be identified correctly.

6.4.6.2 Receive Handling of Packets With External Tags

The parsing of outer tags is described in Section [6.1.2.1.2](#page-147-0)*.* External tags can be extracted from the packet according to the P*FQDE.STRIP_TAG* field. Inner tag extraction is handled as described above [\(Section](#page-238-1) 6.4.3.2).

6.4.6.2.1 Packet Priority In Presence Of External Tags

The user priority used to define the traffic class of a packet is always taken from the inner VLAN.

6.4.6.3 Cross Functionality with Manageability

The integrated 10 GbE LAN controller does not provide any stripping or adding VLAN header(s) to manageability packets. Therefore, packets that are directed to/from the manageability controller should include the L2 headers as part of the Rx/Tx data. The manageability controller should know if it is expected to add/receive an external tag as part of the packet.

6.4.6.4 Packet User Priority (802.1P) bits handling

The user priority bits may be used by the device for multiple purposes:

- 1. Defining the traffic class to which the traffic is associated ([Section](#page-245-0) 6.5.3.1).
- 2. Defining which packets will get a Timestamp in Buffer (Section [6.1.6.2\)](#page-187-0).
- 3. Defining if a packet matches and Ethertype filter ([Section](#page-153-0) 6.1.3.3).

For all these purposes, the UP bits are taken from the outermost tag with UP bits (E-tag or VLAN), unless the *VLNCTRL.UP_FIRST_TAG_EN* bit is cleared, in which case, it is always taken from the inner VLAN.

The table below summarize the tag from which the user priority is extracted from the packets

Table 6.46. UP Extraction Rules

6.5 Time SYNC (IEEE1588 and 802.1AS)

6.5.1 Overview

IEEE 1588 addresses the clock synchronization requirements of measurement and control systems. The protocol supports system-wide synchronization accuracy in the sub-microsecond range with minimal network and local clock computing resources. The protocol is spatially localized and allows simple systems to be installed and operate.

The IEEE802.1AS standard specifies the protocol used to ensure that synchronization requirements are met for time sensitive applications, such as audio and video, across Bridged and Virtual Bridged Local Area Networks consisting of LAN media where the transmission delays are almost fixed and symmetrical; for example, IEEE 802.3 full duplex links. This includes the maintenance of synchronized time during normal operation and following addition, removal, or failure of network components and network re-configuration. It specifies the use of IEEE 1588 specifications where applicable.

Note: The time sync mechanism activation is possible in full-duplex mode only and is not supported at 100 Mb/s link speed.

6.5.2 Flow and Hardware/Software Responsibilities

The operation of a Precision Time Protocol (PTP) enabled network is divided into two stages: initialization and time synchronization.

At the initialization stage, every master-enabled node starts by sending sync packets that include the clock parameters of its clock. Upon receipt of a sync packet, a node compares the received clock parameters to its own and if the received parameters are better, then this node moves to a slave state and stops sending sync packets. While in slave state, the node continuously compares the incoming packet to its currently chosen master and if the new clock parameters are better, than the master selection is transferred to this master clock. Eventually the best master clock is chosen. Every node has a defined time-out interval that if no sync packet was received from its chosen master clock it moves back to a master state and starts sending sync packets until a new best master clock (PTP) is chosen.

The time synchronization stage is different to master and slave nodes. If a node is in a master state it should periodically send a sync packet that is time stamped by hardware on the TX path (as close as possible to the PHY). After the sync packet, a Follow_Up packet is sent that includes the value of the time stamp kept from the sync packet. In addition, the master should time stamp Delay_Req packets on its Rx path and return to the slave that sent the time stamp value using a Delay_Response packet. A node in a slave state should time stamp every incoming sync packet and if it came from its selected master, software uses this value for time offset calculation. In addition, it should periodically send Delay Reg packets in order to calculate the path delay from its master. Every sent Delay Reg packet sent by the slave is time stamped and kept. With the value received from the master with Delay_Response packet, the slave can now calculate the path delay from the master to the slave. The synchronization protocol flow and the offset calculation are shown in Figure 6.30.

Figure 6.30. Sync Flow and Offset Calculation

Hardware responsibilities are:

- 1. Identify the packets that require time stamping.
- 2. Time stamp the packets on both Rx and Tx paths.
- 3. Store the time stamp value for software.
- 4. Keep the system time in hardware and give a time adjustment service to software.
- 5. Maintain auxiliary features related to the system time.

Software responsibilities are:

- 1. Manageability controller protocol execution, which means defining the node state (master or slave) and selection of the master clock if in slave state.
- 2. Generate PTP packets, consume PTP packets.
- 3. Calculate the time offset and adjust the system time using a hardware mechanism for that.
- 4. Enable configuration and usage of the auxiliary features.

6.5.2.1 Time Sync Indications in Rx and Tx Packet Descriptors

Some indications need to be transferred between software and hardware regarding PTP packets. On the Tx path, software should set the 1588 bit in the Tx packet descriptor (bit 9). On the Rx path, hardware has two indications to transfer to software, one is to indicate that this packet is a PTP packet (whether time stamp is taken or not). This is also for other types of PTP packets needed for management of the protocol and this bit is set only for the L2 type of packets (the PTP packet is identified according to its Ethertype). PTP packets have the *L2 Packet* bit in the packet type field set (bit 11 in the receive descriptor) and the Ethertype matches the filter number set by software in the *ETQF* registers to filter PTP packets. The UDP type of PTP packets don't need such indication since the port number (319 for event and 320 all the rest PTP packets) directs the packets toward the time sync application. The second indication is *RDESC.STATUS.TS* (bit 16) to indicate to software that time stamp was taken for this packet. Software needs to access the time stamp registers to get the time stamp values.

6.5.3 Hardware Time Sync Elements

All time sync hardware elements are reset to their initial values upon Master reset. Upon change in link speed some of the time sync parameters should be changed accordingly.

6.5.3.1 System Time Structure and Mode of Operation

The *SYSTIME* is a 96 bit register is composed of: *SYSTIMR*, *SYSTIMEL* and *SYSTIMEH* registers: The *SYSTIMR* register holds the sub nsec fraction, the *SYSTIMEL* register holds the nsec fraction and the *SYSTIMEH* register holds the sec fraction of the time (note that the upper two bits of the *SYSTIMEL* register are always zero while the max value of this register is 999,999,999 dec).

- **Initial Setting** Setting the initial time is done by direct write access to the *SYSTIME* register. Software should set first the *SYSTIMEL* and then set the *SYSTIMEH.* Setting the *SYSTIMR* is meaningless while it represents sub ns units. It is recommended to disable the timer at programming time as follows:
- **Run Time** During run time the *SYSTIME* timer value in the *SYSTIMEH*, *SYSTIMEL* and *SYSTIMR* registers, is updated periodically each 12.5 nS clock cycle according to the following formula:
	- Define: *INC_TIME* **== 12.5 nsec +/-** *TIMINCA.Incvalue* *** 2-32 nsec**. Add or subtract the TIMINCA.Incvalue is defined by TIMINCA.ISGN (while 0b means Add and 1b means Subtract)
	- Then: *SYSTIME* **=** *SYSTIME* **+** *INC_TIME*
- **Reading the** *SYSTIME* register by software is done by the following sequence:
	- Read the *SYSTIMEL* register
	- Read the *SYSTIMEH* register
- **Dynamic update of SYSTIME** registers is done by using the TIMADJ registers by the following flow:
	- Write the *Tadjust* value and its *Sign* to the *TIMADJ* register (the Sign bit indicates if the Tadjust value should be added or subtracted)
	- Following the write access to the *TIMADJ* register, the hardware repeats the following two steps at each 12.5 nsec clock as long as the Tadjust > 0 .
		- *SYSTIME* **=** *SYSTIME* **+** *INC_TIME* **+/- 1 nsec**. Add or subtract 1 nsec is defined by *TIMADJ.Sign* (while '0' means Add and '1' means Subtract)

• *Tadjust* **=** *Tadjust* **- 1 nsec**

- As shown above, the time adjustment might take multiple clocks. Software might write a new value to the TIMADJ register before the hardware completed the previous adjustment. In such a case, the new value written by software, overrides the above equation. If such a race is not desired, the software could check that the previous adjustment is completed by one of the following methods:
	- Wait enough time before accessing the *TIMADJ* register which guarantees that the previous update procedure is completed.
	- Poll the matched *TSICR.TADJ* flag which is set by the hardware each time the update procedure is completed.

6.5.3.2 Time Stamping Mechanism

The time stamping logic is located as close as possible to the PHY. Figure 6.31 shows the exact point in time where the time value is captured by the hardware relative to the packet content. This is to reduce delay uncertainties originated from implementation differences. As the time stamp is sampled at a very late phase in the data path, the integrated 10 GbE LAN controller does not insert it to the transferred packet. Instead, the integrated 10 GbE LAN controller supports the two-step operation as follows for Tx and Rx.

Note: Time stamping logic is located at the MAC/PHY interface. There is no time stamping of packets when MAC loopback is activated.

Figure 6.31. Time Stamp Point

6.5.3.2.1 Single Tx Time Stamping

The time stamp logic is activated if enabled by the TSYNCTXCTL.EN bit and the time stamp bit in the packet descriptor is set. In this case, hardware captures the packet's transmission time in the TXSTMPL and TXSTMPH registers. Software is responsible to read the transmission time and append it in the Folow Up packet as shown in Figure 6.30.

6.5.3.2.2 Single Rx Time Stamping

On the Rx, this logic parses the traversing frame. If it is matching the message type defined in *RXMTRL* register and the *TSYNCRXCTL.TYPE* field, and timestamping is enabled by the *TSYNCRXCTL.EN* bit the reception time stamp is stored in the *RXSTMPL* and *RXSTMPH* registers. In addition, the TS status bits is reported in the Rx descriptor to identify that a time stamp was taken for this packet (stored in the RXSTMPL and RXSTMPH registers).

Note: The time stamp values are locked in the *RXSTMPL* and *RXSTMPH* registers until software accesses them. As long as software does not read these registers, hardware does not capture the time stamp of further Rx packets. In order to avoid potential deadlocks, it is recommended that software read the Rx time stamp registers at some time after sync or Delay_Req packets are expected. It would overcome erroneous cases on which the hardware latches a packet reception time while the packet's content was not posted properly to the software.

Master software must not initiate consecutive sync requests before the previous response is received.

Note: If TSYNCRXCTL.TYPE == 4 (sample time stamp of all packets), then the timestamps are not locked in the *RXSTMPL* and *RXSTMPH* registers and each new packet timestamp will be stored in these registers.

6.5.3.2.3 Multiple Rx Time Stamping

Packets that are identified to be time stamped by hardware are also indicated by the *TS* or *TSIP* flags in the receive descriptors. If the *TS* flag is set, the packet reception time is sampled by the hardware in the *RXSTMPL/H* registers (see Single Rx Time Stamping above). These registers are locked until the software reads its value. If the *TSIP* flag is set, the packet reception time is posted to the packet buffer in host memory. For more information about posting the time stamp in the receive buffer refer to [Section](#page-187-0) 6.1.6.2.

6.5.4 Hardware Time Sync Elements

All time sync hardware is initialized as defined in the registers section upon MAC reset. The time sync logic is enabled if the *TSAUXC.Disable systime* flag is cleared.

The 1588 logic includes multiple registers larger than 32 bits which are indicated as xxxL (Low portion -LS) and xxxH (High portion - MS). When software accesses these registers (either read or write) it should access first the xxxL register (LS) and only then the xxxH register (MS). Accessing the xxxH might impact the hardware functionality which should be triggered only after both portions of the register are valid.

6.5.4.1 Target Time

The two target time registers *TRGTTIML/H0* and *TRGTTIML/H1* enable generating a time triggered event to external hardware using one of the SDP pins according to the setup defined in the *TSSDP* and *TSAUXC* registers. Each target time register is structured the same as the *SYSTIMEL/H* registers. If the value of *SYSTIMEL/H* is equal or larger than the value of the *TRGTTIML/H* registers, a change in level or a pulse is generated on the matched SDP outputs.

6.5.4.1.1 SYSTIM Synchronized Level Change Generation on SDP Pins

To generate a level change on one of the SDP pins when System Time (*SYSTIM*) reaches a pre-defined value, the driver should do the following:

- 1. Select a specific SDP pin by setting the *TSSDP.TS_SDPx_EN* flag to 1b(while 'x' is 0, 1, 2 or 3).
- 2. Assign a target time register to the selected SDP by setting the *TSSDP.TS_SDPx_SEL* field to 00b or 01b if level change should occur based on *TRGTTIML/H0 or TRGTTIML/H1,* respectively*.*
- 3. Define the selected SDPx pin as output, by setting the appropriate *SDPx_IODIR* bit (while 'x' is 0, 1, 2, or 3) in the *ESDP* register.
- 4. Define that this SDP is used for TimeSync function by setting the appropriate *SDPx_NATIVE* bit (while 'x' is 0, 1, 2, or 3) in the *ESDP* register. If used with SDP1, clear *ESDP.SDP1_Function* field
- 5. Program the target time *TRGTTIML/Hx* (while 'x' is 0b or 1b) to the required event time.
- 6. Program the *TRGTTIML/Hx* to "Level Change" mode by setting the *TSAUXC.PLSG* bit to 0b and *TSAUXC.EN_TTx* bit to 1b (while 'x' is 0b or 1b).
- 7. To make this a one time operation, the *TSAUXC.DIS_TS_CLEAR* field should be cleared.

When the *SYSTIMEL/H* registers becomes equal or larger than the selected *TRGTTIML/H* registers, the selected SDP changes its output level.

6.5.4.1.2 SYSTIM Synchronized Pulse Generation on SDP Pins

An output pulse can be generated by using one of the target time registers to define the beginning of the pulse and the other target time registers to define the pulse completion time. To generate a pulse on one of the SDP pins when System Time (*SYSTIM*) reaches a pre-defined value, the driver should do the following:

- 1. Select a specific SDP pin by setting the *TSSDP.TS_SDPx_EN* flag to 1b (while 'x' is 0, 1, 2 or 3).
- 2. Set *TSSDP.TS_SDPx_SEL* field to 00b to define that the *TRGTTIML/H0* register defines the start of pulse time and *TRGTTIML/H1* register defines the end of pulse time.
- 3. Define the selected SDPx pin as output, by setting the appropriate *SDPx_IODIR* bit (while 'x' is 0, 1, 2, or 3) in the ESDP register.
- 4. Define that this SDP is used for TimeSync function by setting the appropriate *SDPx_NATIVE* bit (while 'x' is 0, 1, 2, or 3) in the *ESDP* register. If used with SDP1, clear *ESDP.SDP1_Function* field
- 5. Program the target time *TRGTTIML/Hx* (while 'x' is 0b or 1b) to the required event time.
- 6. *TRGTTIML/H0* should be set to a lower value than *TRGTTIML/H1.*
- 7. Program the *TRGTTIML/H0* defined by the *TSSDP.TS_SDPx_SEL* to "Start of Pulse" mode by setting the *TSAUXC.PLSG0* bit to 1b and *TSAUXC.EN_TT0* bit to 1b (while 'x' defines the SDP used). The*TRGTTIML/H1* register *should be set* to indicate the end of the pulse and *TSAUXC.EN_TT1* bit should be set to 1b.
- 8. To make this a one time operation, the *TSAUXC.DIS_TS_CLEAR* field should be cleared.
- 9. When the *SYSTIMEL/H* registers becomes equal or larger than the *TRGTTIML/H0* registers the selected SDP changes its level. Then, when the *SYSTIMEL/H* registers becomes equal or larger than *TRGTTIML/H1* registers (that define the trailing edge of the pulse), the selected SDP changes its level back.

6.5.4.1.3 Synchronized Output Clock on SDP Pins

The integrated 10 GbE LAN controller supports driving a programmable Clock on the SDP pins (up to two output clocks). The output clocks generated are synchronized to the global System time registers (*SYSTIM*). The Target Time registers (*TRGTTIML/H0* or *TRGTTIML/H1*) can be used for the clock output generation. To start an clock output on one of the SDP pins when System Time (*SYSTIM*) reaches a pre-defined value, the driver should do the following:

- 1. Select a specific SDP pin by setting the *TSSDP.TS_SDPx_EN* flag to 1b (while 'x' is 0, 1, 2 or 3).
- 2. Select the target time register for a selected SDP, by setting the *TSSDP.TS_SDPx_SEL* field to 10b or 11b if output clock should occur based on *TRGTTIML/H0 or TRGTTIML/H1* respectively*.*
- 3. Program the matched *FREQOUT0/1* register to define clock half cycle time.
- 4. Define the selected SDPx pin as output, by setting the appropriate *SDPx_IODIR* bit (while 'x' is 0, 1, 2, or 3) in the *ESDP* register.
- 5. Define that this SDP is used for TimeSync function by setting the appropriate *SDPx_NATIVE* bit (while 'x' is 0, 1, 2, or 3) in the *ESDP* register. If used with SDP1, clear *ESDP.SDP1_Function* field
- 6. If the output clock should start at a specific time, the *TSAUXC.ST0/1* flag should be set to 1b and the matched *TRGTTIML/Hx* should be set to the required start time.
- 7. Enable the clock operation by setting the relevant *TSAUXC.EN_CLK0/1* bit to 1b.

An interrupt can be generated from the clock output generated by the device by setting the relevant *TSAUXC.EN_TT0/1* bit to 1b and by setting the *TSAUXC.DIS_TS_CLEAR* to allow it to work continuously.The clock out drives initially a logical '0' level on the selected SDP. If the *TSAUXC.ST0/1* flag is cleared, it happens instantly when setting the *TSAUXC.EN_CLK0/1* bit. Otherwise it happens when *SYSTIM* is equal or larger than the *TRGTTIM*. Since then, the hardware repeats endlessly the following two steps:

- 1. Increment the used *TRGTTIML/Hx* by *FREQOUT*.
- 2. When *SYSTIM* is equal or larger than the *TRGTTIM*, the SDP reverts its output level.
- **Note:** When clearing *TSAUXC.EN_CLK0/1* while *TSAUXC.EN_TT0/1* was set in order to generate interrupts, clear the matching *TSAUXC.EN_TT0/1* too to avoid one unexpected toggle.

6.5.4.2 Time Stamp Events

Upon a change in the input level of one of the SDP pins that was configured to detect Time stamp events using the TSSDP register or upon a setting of one of the T*SAUXC.SAMP_AUTx* fields, a time stamp of the system time is captured into one of the two auxiliary time stamp registers (*AUXSTMPL/H0* or *AUXSTMPL/H1*). Software enables the timestamp of input event as follow:

- 1. Define the sampled SDP on AUX time 'x' ('x' = 0b or 1b) by setting the *TSSDP.AUXx_SDP_SEL* field while setting the matched *TSSDP.AUXx_TS_SDP_EN* bit to 1b.
- 2. Set also the *TSAUXC.EN TSx* bit ('x' = 0b or 1b) to 1b to enable "timestamping".

Following a transition on the selected SDP, the hardware does the following:

- 1. The *SYSTIM* registers (low and high) are latched to the selected *AUXSTMP* registers (low and high)
- 2. The selected *AUTT0* or *AUTT1* flags are set in the *TSICR* and *TSAUXC* registers. If the AUTT interrupt is enabled by the *TSIM* register and the 1588 interrupts are enabled by the Time_Sync flag in the ICR register then an interrupt is asserted as well.After the hardware reports that an event time was latched, the software should read the latched time in the selected *AUXSTMP* registers. Software should read first the Low register and only then the High register. Reading the high register clears the relevant *TSAUC.AUTTx* field and releases the registers to sample a new event.

The software device driver may initiate a sampling of the current time by setting one of the *TSAUXC.SAMP_AUTx* fields. When one of these bits is written the hardware The *SYSTIM* registers (low and high) are latched to the selected *AUXSTMP* registers (low and high) and the selected *AUTT0* or *AUTT1* flags are set in the *TSAUXC* register. Once the device driver reads the selected *AUXSTMP* registers as described above, the hardware clears the relevant *TSAUXC.AUTTx* field and releases the registers to sample a new event.

6.5.5 Time SYNC Interrupts

Time Sync related interrupts can be generated by programming the *TSICR* and *TSIM* registers. The *TSICR* register logs the interrupt cause and the *TSIM* register enables masking specific *TSICR* bits. Occurrence of a Time Sync interrupt sets the *ICR.Time_Sync* interrupt bit.

6.5.6 PTP Packet Structure

The time sync implementation supports both the 1588 V1 and V2 PTP frame formats. The V1 structure can come only as UDP payload over IPv4 while the V2 can come over L2 with its Ethertype or as a UDP payload over IPv4 or IPv6. The 802.1AS uses only the layer 2 V2 format. Note that PTP frame structure over UDP is not supported in the integrated 10 GbE LAN controller for IP tunneling packets.

1. Should all be zero.

Note: Only the fields with the bold italic format colored red are of interest to hardware.

When a PTP packet is recognized (by Ethertype or UDP port address) on the Rx side the version should be checked if it is V1 then the control field at offset 32 should be compared to message field in the RXMTRL register, otherwise the byte at offset 0 should be used for comparison to the rest of the needed field are at the same location and size for both V1 and V2.

If V2 mode is configured in TSAUXC register,then time stamp should be taken on PTP_PATH_DELAY_REQ_MESSAGE and PTP_PATH_DELAY_RESP_MESSAGE for any value in the message field in the RXMTRL register.

6.5.6.1 Time Sync Packets identification configuration

The following table summarize the setting needed to identify Time Sync packets.

Table 6-47. Enabling Receive Timestamp

Note: A PTP over UDP packet encapsulated in a VXLAN or NVGRE tunnel will still be identified as a PTP packet.

6.6 Virtualization

6.6.1 Overview

I/O virtualization is a mechanism that can be used to share I/O resources among several consumers. For example, in a virtual system, multiple operating systems are loaded and each operates as though the entire system's resources were at its disposal. However, for the limited number of I/O devices, this presents a problem because each operating system might be in a separate memory domain and all the data movement and device management has to be done by a Virtual Machine Monitor (VMM). VMM access adds latency and delay to I/O accesses and degrades I/O performance. Virtualized devices are designed to reduce the burden of the VMM by making certain functions of an I/O device shared among multiple guest operating systems or a Virtual Machine (VM), thereby allowing each VM direct access to the I/O device.

The integrated 10 GbE LAN controller supports two modes of operations of virtualized environments:

- 1. Direct assignment of part of the port resources to different guest operating systems using the PCI SIG SR IOV standard. Also known as native mode or pass through mode. This mode is referenced as IOV mode throughout this section.
- 2. Central management of the networking resources by an IOVM or by the VMM. Also known as software switch acceleration mode. This mode is referred to as VMDq2 mode in this section.

The virtualization offloads capabilities provided by the integrated 10 GbE LAN controller apart from the replication of functions defined in the PCI SIG IOV specification are part of VMDq2.

A hybrid model, where part of the VMs are assigned a dedicated share of the port and the rest are serviced by an IOVM is also supported. However, in this case the offloads provided to the software switch might be more limited. This model can be used when parts of the VMs run operating systems for which VF drivers are available and thus can benefit from an IOV and others that run older operating systems for which VF drivers are not available and are serviced by an IOVM. In this case, the IOVM is assigned one VF and receives all the packets with Ethernet MAC addresses of the VMs behind it.

The following section describes the support the integrated 10 GbE LAN controller provides for these modes.

This section assumes a single-root implementation of IOV and no support for multi-root.

6.6.1.1 Direct Assignment Model

The direct assignment support in the integrated 10 GbE LAN controller is built according to the following model of the software environment.

It is assumed that one of the software drivers sharing the port hardware behaves as a master driver (Physical Function or PF driver). This driver is responsible for the initialization and the handling of the common resources of the port. All the other drivers (Virtual Function drivers or VF drivers) might read part of the status of the common parts but cannot change them. The PF driver might run either in the VMM or in some service operating system. It might be part of an IOVM or part of a dedicated service operating system.

In addition, part of the non time-critical tasks are also handled by the PF driver. For example, access to CSR through the I/O space or access to the configuration space are available only through the master interface. Time-critical CSR space like control of the Tx and Rx queue or interrupt handling is replicated per VF, and directly accessible by the VF driver.

Note: In some systems with a thick hypervisor, the service operating system might be an integral part of the VMM. For these systems, each reference to the service operating system in the sections that follow refer to the VMM.

6.6.1.1.1 Rationale

The direct assignment model enables each of the VMs to receive and transmit packets with minimum of overhead. Non time-critical operations such as initialization and error handling can be done via the PF driver. In addition, it is important that the VMs can operate independently with minimal disturbance. It is also preferable that the VM interface to hardware should be as close as possible to the native interface in non-virtualized systems in order to minimize the software development effort.

The main time critical operations that require direct handling by the VM are:

- Maintenance of the data buffers and descriptor rings in host memory. In order to support this, the DMA accesses of the queues associated to a VM should be identified as such on the PCIe using a different requester ID.
- Handling of the hardware ring (tail bump and head updates)
- Interrupts handling

The capabilities needed to provide independence between VMs are:

- Per VM reset and enable capabilities
- Tx rate control
- Allocating separate CSR space per VM. This CSR space is organized as close as possible to the regular CSR space to enable sharing of the base driver code.

Note: The rate control and VF enable capabilities are controlled by the PF.

6.6.1.2 System Overview

The following drawings show the various elements involved in the I/O process in a virtualized system. Figure 6.32 shows the flow in software VMDq2 mode and Figure 6.33 shows the flow in IOV mode.

This section assumes that in IOV mode, the driver on the guest operating system is aware that it operates in a virtual system (para-virtualized) and there is a channel between each of the VM drivers and the PF driver allowing message passing such as configuration request or interrupt messages. This channel can use the mailbox system implemented in the integrated 10 GbE LAN controller or any other means provided by the VMM vendor.

Figure 6.32. System Configuration for VMDq2 Mode

Figure 6.33. System Configuration for IOV Mode

6.6.2 PCI-SIG SR-IOV Support

6.6.2.1 SR-IOV Concepts

SR-IOV defines the following entities in relation to I/O virtualization:

- Virtual Image (VI): Part of the I/O resources are assigned to a A VM.
- I/O Virtual Intermediary (IOVI) or I/O Virtual Machine (IOVM): A special VM that owns the physical device and is responsible for the configuration of the physical device.
- Physical function (PF): A function representing a physical instance One port for the integrated 10 GbE LAN controller. The PF driver is responsible for the configuration and management of the shared resources in the function.
- Virtual Function (VF): A part of a PF assigned to a VI.

6.6.2.2 Configuration Space Replication

The SR-IOV specification defines a reduced configuration space for the virtual functions. Most of the PCIe configuration of the VFs comes from the PF.

This section describes the expected handling of the different parts of the configuration space for virtual functions. It deals only with the parts relevant to the integrated 10 GbE LAN controller.

6.6.2.2.1 Legacy PCI Configuration Space

The legacy configuration space is allocated to the PF only and emulated for the VFs. A separate set of BARs and one bus master enable bit is allocated in the SR-IOV capability structure in the PF and is used to define the address space used by the entire set of VFs.

All the legacy error reporting bits are emulated for the VF. See [Section](#page-259-0) 6.6.2.4 for details.

6.6.2.2.2 Memory BARs Assignment

The SR-IOV specification defines a fixed stride for all the VF BARs, so that each VF can be allocated part of the memory BARs at a fixed stride from a basic set of BARs. In this method, only two decoders per replicated BAR per PF are required and the BARs reflected to the VF are emulated by the VMM.

The only BARs that are useful for the VFs are BAR0 and BAR3, so only those are replicated. The following table lists the existing BARs and the stride used for the VFs:

Table 6.48. BARs in Integrated 10 GbE LAN Controller (64-bit BARs)

BAR0 of the VFs are a sparse version of the original PF BAR and include only the register relevant to the VF. For more details see Section [6.6.2.7.](#page-262-0)

The following figure shows the different BARs in an IOV-enabled system:

Figure 6.34. BARs in an IOV-enabled System

6.6.2.2.3 PCIe Capability Structure

The PCIe capability structure is shared between the PF and the VFs. The only relevant bits that are replicated are:

- 1. Transaction pending
- 2. Function Level Reset (FLR). See [Section](#page-259-1) 6.6.2.3 for details.

6.6.2.2.4 MSI and MSI-X Capabilities

Both MSI and MSI-X are implemented in the integrated 10 GbE LAN controller. MSI-X vectors can be assigned per VF. MSI is not supported for the VFs.

6.6.2.2.5 VPD Capability

VPD is implemented only once and is accessible only from the PF.

6.6.2.2.6 Power Management Capability

The integrated 10 GbE LAN controller does not support power management per VF. The power management registers exist for each VF, but only the D0 power state is supported.

6.6.2.2.7 Serial ID

Serial ID capability is not exposed in VFs.

6.6.2.2.8 Error Reporting Capabilities (Advanced and Legacy)

All the bits in this capability structure are implemented only for the PF. Note that the VMs see an emulated version of this capability structure. See [Section](#page-259-0) 6.6.2.4 for details.

6.6.2.3 FLR Capability

The *FLR* bit is required per VF. Setting of this bit resets only a part of the logic dedicated to the specific VF and does not influence the shared part of the port. This reset should disable the queues, disable interrupts and the stop receive and transmit process per VF.

Setting the PF *FLR* bit resets the entire function.

6.6.2.4 Error Reporting

Error reporting includes legacy error reporting and Advanced Error Reporting (AER) or role-based capability.

The legacy error management includes the following functions:

- 1. Error capabilities enablement. These are set by the PF for all the VFs. Narrower error reporting for a given VM can be achieved by filtering of the errors by the VMM. This includes:
	- a. SERR# Enable
	- b. Parity Error Response
	- c. Correctable Reporting Enable
	- d. Non-Fatal Reporting Enable
	- e. Fatal Reporting Enable
	- f. UR Reporting Enable
- 2. Error status in the configuration space. These should be set separately for each VF. This includes:
	- a. Master Data Parity Error
	- b. Signaled Target Abort
	- c. Received Target Abort
	- d. Master Abort
	- e. SERR# Asserted
	- f. Detected Parity Error
	- g. Correctable Error Detected
	- h. Non-Fatal Error Detected
	- i. Unsupported Request Detected

AER capability includes the following functions:

- 1. Error capabilities enablement. The *Error Mask*, and *Severity* bits are set by the PF for all the VFs. Narrower error reporting for a given VM can be achieved by filtering of the errors by the VMM. These includes:
	- a. Uncorrectable Error Mask Register
	- b. Uncorrectable Error Severity Register
	- c. Correctable Error Mask Register
- 2. Non-Function Specific Errors Status in the configuration space.
	- a. Non-Function Specific Errors are logged in the PF
	- b. Error logged in one register only
	- c. VI avoids touching all VFs to clear device level errors
	- d. The following errors are not function specific
	- All Physical Layer errors
	- All Link Layer errors
	- ECRC Fail
	- UR, when caused by no function claiming a TLP
	- Receiver Overflow
	- Flow Control Protocol Error
	- Malformed TLP
	- Unexpected Completion
- 3. Function Specific Errors Status in the configuration space.
	- a. Allows Per VF error detection and logging
	- b. Help with fault isolation
	- c. The following errors are function specific
	- Poisoned TLP received
	- Completion Timeout
	- Completer Abort
	- UR, when caused by a function that claims a TLP
	- ACS Violation
- 4. Error logging. Each VF has it's own header log.
- 5. Error messages. In order to ease the detection of the source of the error, the error messages should be emitted using the requester ID of the VF in which the error occurred.

6.6.2.5 Alternative Routing ID (ARI) and IOV Capability Structures

In order to allow more than eight functions per end point without requesting an internal switch, as usually needed in virtualization scenarios, the PCI-SIG defines the ARI capability structure. This is a new capability that enables an interpretation of the *Device* and *Function* fields as a single identification of a function within the bus. In addition, a new structure used to support the IOV capabilities reporting and control is defined. Refer to the following section for details on the Requester ID (RID) allocation to VFs.

6.6.2.6 RID Allocation

RID allocation of the VF is done using the *Offset* field in the IOV structure. This field should be replicated per VF and is used to do the enumeration of the VFs.

Each PF includes an offset to the first associated VF. This pointer is a relative offset to the Bus/Device/ Function (BDF) of the first VF. The *Offset* field is added to PF's requester ID to determine the requester ID of the next VF. An additional field in the IOV capability structure describes the distance between two consecutive VF's requester IDs.

6.6.2.6.1 Bus Device Function Layout

6.6.2.6.1.1 ARI Mode

ARI allows interpretation of the device ID part of the RID as part of the function ID inside a device. Thus, a single device can span up to 256 functions. In order to ease the decoding, the least significant bit of the function number points to the physical port number. The *Next* bits indicate the VF number. The following table lists the VF RIDs.

The layout of RID's used by the integrated 10 GbE LAN controller is reported to the operating system via the PCIe IOV capability structure.

Table 6.49. RID Per VF — ARI Mode

6.6.2.6.1.2 Non-ARI Mode

When ARI is disabled, non-zero devices in the first bus cannot be used, thus a second bus is needed to provide enough RIDs. In this mode, the RID layout is as follows:

Table 6.50. RID Per VF — Non-ARI Mode

Table 6.50. RID Per VF — Non-ARI Mode

Note: When the device ID of a physical function changes (because of LAN disable or LAN function select settings), the VF device IDs changes accordingly.

6.6.2.7 Hardware Resources Assignment

The main resources to allocate per VM are queues and interrupts. The assignment is static. If a VM requires more resources, it might be allocated to more than one VF. In this case, each VF gets a specific Ethernet MAC address/VLAN tag in order to enable forwarding of incoming traffic. The two VFs are then teamed in software.

6.6.2.7.1 PF Resources

A possible use of the PF is for a configuration setting without transmit and receive capabilities. In this case, it is not allocated to any queues but is allocated to one MSI-X vector.

The PF has access to all the resources of all VMs, but it is not expected to make use of resources allocated to active VFs.

6.6.2.7.2 Assignment of Queues to VF

See Section [6.2.1.2.1](#page-193-0) for allocating Tx queues.

See [Section](#page-151-0) 6.1.3.2 for allocating Rx queues.

The following table lists the Tx and Rx queues to VF allocation.

Table 6.51. Queue to VF Allocation

6.6.2.7.3 Assignment of MSI-X Vector to VF

See [Section](#page-233-0) 6.3.4.3 for allocating MSI-X vectors in IOV mode.

6.6.2.8 CSR Organization

CSRs can be divided into three types:

- Global Configuration registers that should be accessible only to the PF. For example, link control and LED control. These types of registers also include all of the debug features such as the mapping of the packet buffers and is responsible for most of the CSR area requested by the integrated 10 GbE LAN controller. This includes per VF configuration parameters that can be set by the PF without performance impact.
- Per-VF parameters For example, per VF reset, interrupt enable, etc. Multiple instances of these parameters are used only in an IOV system and only one instance is needed for non IOV systems.
- Per-queue parameters that should be replicated per queue For example, head, tail, Rx buffer size, etc. These parameters are used by both a VF in an IOV system and by the PF in a non-IOV mode.

In order to support IOV without distributing the current drivers operation in legacy mode, the following method is used:

- The PF instance of BAR0 continues to contain the legacy and control registers. It is accessible only to the PF. The BAR enables access to all the resources including the VF queues and other VF parameters. However, it is expected that the PF driver does not access these queues in IOV mode.
- The VF instances of BAR0 provide control on the VF specific registers. These BARs have the same mapping as the original BAR0 with the following exceptions:
	- a. Fields related to the shared resources are reserved.
	- b. The queues assigned to a VF are mapped at the same location as the first same number of queues of the PF.
- Assuming some backward compatibility is needed for IOV drivers, The PF/VF parameters block should contain a partial register set as described in VF Device Registers section.

6.6.2.9 SR IOV Control

In order to control the IOV operation, the physical driver is provided with a set of registers. These include:

- The mailbox mechanism described in the next section.
- The switch and filtering control registers described in [Section](#page-275-0) 6.6.3.9.
- *PFVFLREC* register indicating that a VFLR reset occurred in one of the VFs (bitmap).

6.6.2.9.1 VF-to-PF Mailbox

The VF drivers and the PF driver require some means of communication between them. This channel can be used for the PF driver to send status updates to the VFs (such as link change, memory parity error, etc.) or for the VF to send requests to the PF (add to VLAN).

Such a channel can be implemented in software, but requires enablement by the VMM vendors. In order to avoid the need for such an enablement, the integrated 10 GbE LAN controller provides such a channel that enables direct communication between the two drivers.

The channel consists of a mailbox. Each driver can then receive an indication (either poll or interrupt) when the other side wrote a message.

Assuming a maximum message size of 64 bytes (one cache line), a memory of 64 bytes x 64 VMs = 4 KB is provided per port. The RAM is organized as follows:

Table 6.52. Mailbox Memory

1. Relative to mailbox offset.

2. MBO = mailbox offset in VF CSR space.

In addition for each VF, the VFMailbox and PFMailbox registers are defined in order to coordinate the transmission of the messages. These registers contain a semaphore mechanism to enable coordination of the mailbox usage.

The PF driver can decide which VFs are allowed to interrupt the PF to indicate a mailbox message using the PFMBIMR mask register.

The following flows describe the usage of the mailbox:

Table 6.53. PF-to-VF Messaging Flow

1. The PF might implement a timeout mechanism to detect non-responsive VFs.

Table 6.54. VF-to-PF Messaging Flow

Table 6.54. VF-to-PF Messaging Flow

The content of the message is hardware independent and is determined by software.

The messages currently assumed by this specification are:

- Registration to VLAN/multicast packet/broadcast packets A VF can request to be part of a given VLAN or to get some multicast/broadcast traffic.
- Reception of large packet Each VF should notify the PF driver what is the largest packet size allowed in receive.
- Get global statistics A VF can request information from the PF driver on the global statistics.
- Filter allocation request A VF can request allocation of a filter for queuing/immediate interrupt support.
- Global interrupt indication.
- Indication of errors.

6.6.2.10 DMA

6.6.2.10.1 RID

Each VF is allocated a RID. Each DMA request should use the RID of the VM that requested it. See [Section](#page-261-0) 6.6.2.6 for details.

6.6.2.10.2 Sharing of the DMA Resources

The outstanding requests and completion credits are shared between all the VFs. The tags attached to read requests are assigned the same way as in a non-virtualized setting, although in VF systems tags can be re-used for different RIDs.

6.6.2.11 Timers

6.6.2.11.1 TCP Timer

The TCP timer is available only to the PF. It might indicate an interrupt to the VFs via the mailbox mechanism.

6.6.2.11.2 IEEE 1588

IEEE 1588 is a per-link function and thus is controlled by the PF driver. The VMs have access to the real time clock register.

6.6.2.11.3 Free Running Timer

The free running timer is a PF driver resource the VMs can access. This register is read only to all VFs and is reset only by the PCI reset.

6.6.2.12 Power Management and Wake Up

Power management is a PF resource and is not supported per VF.

6.6.2.13 Link Control

The link is a shared resource and as such is controllable only by the PF. This includes interface settings, speed and duplex settings, flow control settings, etc. The flow control packets are sent with the station Ethernet MAC address stored in the shared SPI Flash. The watermarks of the flow control process and the time-out value are also controllable by the PF only.

Double VLAN is a network setting and as such should be common to all VFs.

6.6.2.13.1 Special Filtering Options

Pass bad packets is a debug feature. As such, pass bad packets is available only to the PF. Bad packets are passed according to the same filtering rules of the regular packets.

Note: Pass bad packets might cause guest operating systems to get unexpected packets. As a result, it should be used only for debug purposes of the entire system.

Receiving long packets is enabled separately per Rx queue in the RXDCTL registers. As this impacts the flow control thresholds, the PF should be made aware of the decision of all the VMs. Because of this, the setup of TSO packets is centralized by the PF and each VF might request this setting.

6.6.3 Packet Switching

6.6.3.1 Assumptions

The following assumptions are made:

- The required bandwidth for the VM-to-VM loopback traffic is low. That is, the PCIe bandwidth is not congested by the combination of the VM-to-VM and the regular incoming traffic. This case is handled but not optimized for. Unless specified otherwise, Tx and Rx packets should not be dropped or lost due to congestion caused by loopback traffic.
- If the buffer allocated for the VM-to-VM loopback traffic is full, it is acceptable to back pressure the transmit traffic of the same TC. This means that the outgoing traffic might be blocked if the loopback traffic is congested.
- The decision on local traffic is done only according to the Ethernet DA address and the VLAN tag. There is no filtering according to other parameters (IP, L4, etc.). The switch has no learning capabilities. In case of double VLAN mode, the inner VLAN is used for the switching functionality.
- The forwarding decisions are based on the receive filtering programming.
- No packet switching between TCs.
- Coexistence with TimeSync: time stamp is not sampled for any VM-to-VM loopback traffic.

• Coexistence with Double VLAN: When double VLAN is enabled by DMATXCTL.GDV and it is expected to transmit untagged packets by software, transmit to receive packet switching should not be enabled.

6.6.3.2 Pool Selection

Pool selection is described in the following sections. A packet might be forwarded to a single pool or replicated to multiple pools. Multicast and broadcast packets are cases of replication, as is mirroring.

The following capabilities determine the destination pools of each packet:

- 128 Ethernet MAC address filters (RAH/RAL registers) for both unicast and multicast filtering. These are shared with L2 filtering. For example, the same Ethernet MAC addresses are used to determine if a packet is received by the switch and to determine the forwarding destination. In "E-tag pool select" mode RAL registers bits [13:0] are used for E-tag filtering {GRP, E-CID_base} and pool selection.
- 64 shared VLAN filters (PFVLVF and PFVLVFB registers) each VM can be made a member of each VLAN.
- Hash filtering of unicast and multicast addresses (if the direct filters previously mentioned are not sufficient)
- Forwarding of broadcast packets to multiple pools
- Forwarding by Ethertype
- Mirroring by pool, VLAN, or link

Receive pool/queue allocation refer to [Section](#page-151-0) 6.1.3.2.

6.6.3.3 Rx Packets Switching

Rx packet switching is the second of three stages that determine the destination of a received packet. The three stages are defined in [Section](#page-149-0) 6.1.3.

As far as switching is concerned, it doesn't matter whether the integrated 10 GbE LAN controller's virtual environment operates in IOV mode or in VMDq2 mode.

When operating in replication mode, broadcast and multicast packets can be forwarded to more than one pool, and is replicated to more than one Rx queue. Replication is enabled by the Rpl_En bit in the PFVTCTL register.

Note: For the following algorithms packets with no E-tag in *PFVTCTL.POOLING_MODE* = 01b (E-tag mode) or all packets in *PFVTCTL.POOLING_MODE* = 00b (MAC mode) are defined as packets with no external tags.

6.6.3.3.1 Replication Mode Enabled

When replication mode is enabled, each broadcast/multicast packet can go to more than one pool. Finding the pool list of any packet is provided in the following steps:

- 1. **Exact unicast or multicast match** If there is a match in one of the exact filters (*RAL/RAH*), for unicast or multicast packets, use the *MAC Pool Select Array* (*MPSAR[n]*) bits as a candidate for the pool list. Note that MPSAR[n] must not enable more than one pool for unicast RAL/RAH filters. The compared field differs according to the filtering mode (*PFVTCTL.POOLING_MODE*):
	- a. If *POOLING_MODE* = 00b (MAC mode) or for packets with no external tags, the Destination MAC address is compared to $\{RAH[15:0], RAL[31:0]\}$ for all the registers for which RAH.ADTYPE = 0 (MAC)
	- b. If *POOLING_MODE* = 01b (E-tag mode) and the packet has an E-tag, the E-tag E-PID (as extracted from offset 47:34, starting from the Ethertype, in the tag identified by the *ETAG_ETYPE* register) is compared to RAL[13:0] for all the registers for which *RAH.ADTYPE* = 1 (E-tag)
- 2. **PFVFRE** If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list.
- 3. **Broadcast** If the packet is a broadcast packet with no external tag, add pools for which their PFVML2FLT.BAM bit (*Broadcast Accept Mode*) is set.
- 4. **Unicast hash** If the packet is a unicast packet with no external tag, and the prior steps yielded no pools, check it against the Unicast Hash Table (*PFUTA*). If there is a match, add pools for which their PFVML2FLT.ROPE bit (*Accept Unicast Hash*) is set.
- 5. **Multicast hash** If the packet is a multicast packet with no external tag and the prior steps yielded no pools, check it against the Multicast Hash Table (*MTA*). If there is a match, add pools for which their *PFVML2FLT.ROMPE* bit (*Receive Multicast Packet Enable*) is set.
- 6. **Multicast promiscuous** If the packet is a multicast packet with no external tag, take the candidate list from prior steps and add pools for which their *PFVML2FLT.MPE* bit (*Multicast Promiscuous Enable*) is set.
- 7. **Unicast Promiscuous** If the packet is a unicast packet with no external tag, take the candidate list from prior steps and add pools for which their *PFVML2FLT.UPE* bit (Unicast Promiscuous Enable) is set.
- 8. **VLAN groups** This step is relevant only when VLAN filtering is enabled by the *VLNCTRL.VFE* bit.
	- a. Tagged packets: enable only pools in the packet's VLAN group as defined by the VLAN filters $-$ *PFVLVF[n]* and their pool list — *PFVLVFB[n]* or pools for which the *PFVML2FLT.VPE* (VLAN Promiscuous Enable) is set.
	- b. Untagged packets: enable only pools with their P*FVML2FLT.AUPE* bit set.
	- c. If there is no match, the pool list should be empty.
- **Note:** In a VLAN network, un-tagged packets are not expected. Such packets received by the switch should be dropped, unless their destination is a virtual port set to receive these packets. The setting is done through the *PFVML2FLT.AUPE* bit. It is assumed that VMs for which this bit is set are members of a default VLAN and thus only MAC queuing is done on these packets.
- 9. **Default Pool** If the pool list is empty at this stage and the *PFVTCTL.Dis_Def_Pool* bit is cleared, then set the default pool bit in the target pool list (from *PFVTCTL.DEF_PL*).
- 10. **Ethertype filters** If one of the Ethertype filters (*ETQF*) is matched by the packet and pooling action is requested and the *Pool Enable* bit in the *ETQF* is set, the pool list is set to the pool pointed to by the filter.
- 11. **Filter Local Packets (source address pruning)** The pruning operation depends on the filtering mode (*PFVTCTL.POOLING_MODE*):
	- a. If *POOLING MODE* = 00b (MAC mode) or for packets with no external tag, the Source MAC address is compared to $\{RAH[15:0], RAL[31:0]\}$ for all the registers for which RAH.ADTYPE = 0 (MAC).

b. If *POOLING_MODE* = 01b (E-tag mode) and the packet has an E-tag, {00,E-tag ingress-E-CID base} (as extracted from offset $31:20$, starting from the Ethertype, in the tag identified by the *ETAG_ETYPE* register) is compared to RAL[13:0] for all the registers for which *RAH.ADTYPE* $= 1$ (E-tag).

If there is a match to one of the RAL/RAH(n) clear all the pools that are set in both the matching MPSAR[n] and the PFFLP from the pool list. This will prune multicast packets from getting back to the sender in VEPA mode.

- 12. **PFVFRE** If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list. The PFVFRE register blocks reception by a $\bar{V}F$ while the PF configures its registers.
- 13. **Mirroring** Each of the four mirroring rules adds its destination pool (PFMRCTL.MP) to the pool list if the following applies:
	- a. **Pool mirroring** *PFMRCTL.VPME* is set and one of the bits in the pool list matches one of the bits in the PFMRVM register.
	- b. **VLAN port mirroring** *PFMRCTL.VLME* is set and the index of the VLAN of the packet in the PFVLVF table matches one of the bits in the *PFMRVLAN* register.
	- c. **Uplink port mirroring** *PFMRCTL.UPME* is set, the pool list is not empty.
- 14. **PFVFRE** If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list. The PFVFRE register blocks reception by a VF while the PF configures its registers. Note that this stage appears twice in order to handle mirroring cases.

6.6.3.3.2 Replication Mode Disabled

When replication mode is disabled, software should take care of multicast and broadcast packets and check which of the VMs should get them. In this mode, the pool list of any packet always contains one pool only according to the following steps:

- 1. **Exact unicast or multicast match** The compared field differs according to the filtering mode (*PFVTCTL.POOLING_MODE*):
	- a. If *POOLING* MODE = 00b (MAC mode) or for packets with no external tags, the Destination MAC address is compared to ${RAH[15:0]}$, $RAL[31:0]}$ for all the registers for which *RAH.ADTYPE* = 0 (MAC)
	- b. If *POOLING_MODE* = 01b (E-tag mode) and the packet has an E-tag, the E-tag E-PID (as extracted from offset 47:34, starting from the Ethertype, in the tag identified by the *ETAG ETYPE register) is compared to RAL[13:0] for all the registers for which <i>RAH.ADTYPE* = 1 (E-tag or VN-tag)
	- c. If *POOLING_MODE* = 10b (VN-tag mode) and the packet has a VN-tag, the VN-tag {P, dst_vif/ vif list id} (as extracted from offset $31:17$, starting from the Ethertype, in the tag identified by the *VNTAGTBL* register) is compared to RAL[14:0] for all the registers for which *RAH.ADTYPE* = 1 (E-tag or VN-tag).

If the compared field matches one of the exact filters (*RAL/RAH*), use the *MAC Pool Select Array* (MPSAR[n]) bits as a candidate for the pool list. Note that MPSAR[n] must not enable more than one pool for unicast RAL/RAH filters.

- 2. **PFVFRE** If any bit in the PFVFRE register is cleared, clear the respective bit in the pool list.
- 3. **Unicast hash** If the packet is a unicast packet with no external tag, and the prior steps yielded no pools, check it against the Unicast Hash Table (*PFUTA*). If there is a match, add the pool for which their PFVML2FLT.ROPE (*Accept Unicast Hash*) bit is set. Refer to the software limitations described after step 7.

- 4. **VLAN groups** This step is relevant only when VLAN filtering is enabled by the *VLNCTRL.VFE* bit.
	- a. Tagged packets: enable only pools in the packet's VLAN group as defined by the VLAN filters -*PFVLVF[n]* and their pool list — *PFVLVFB[n]* or pools for which the *PFVML2FLT.VPE* (VLAN Promiscuous Enable) is set.
	- b. Untagged packets: enable only pools with their *PFVML2FLT.AUPE* bit set.
	- c. If there is no match, the pool list should be empty.
- 5. **Default Pool** If the pool list is empty at this stage and the *PFVTCTL.Dis_Def_Pool* bit is cleared, then set the default pool bit in the target pool list (from *PFVTCTL.DEF_PL*).
- 6. **Multicast or Broadcast** If the packet is a multicast or broadcast packet with no external tag and was not forwarded in step 1 and 2, set the default pool bit in the pool list (from PFVTCTL.DEF_PL).
- 7. **Ethertype filters** If one of the Ethertype filters (*ETQF*) is matched by the packet and queuing action is requested and the *Pool Enable* bit in the *ETQF* is set, the pool list is set to the pool pointed by the filter.
- 8. **PFVFRE** If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list. The PFVFRE register blocks reception by a VF while the PF configures its registers.

The following software limitations apply when replication is disabled:

- Software must not set more than one bit in the bitmaps of the exact filters. Note that multiple bits can be set in an RAH register as long as it's guaranteed that the packet is sent to only one queue by other means (such as VLAN).
- Software must not set per-VM promiscuous bits (multicast or broadcast).
- Software must not set the *ROPE* bit in more than one *PFVML2FLT* register.
- Software should not activate mirroring.
- Software should not filter out local packets by setting PFFLP bits

6.6.3.4 Tx Packets Switching

Tx switching is used only in a virtualized environment to serve VM-to-VM traffic. Packets that are destined to one or more local VMs are directed back (loopback) to the Rx packet buffers. Enabling Tx switching is done by setting the PFDTXGSWC.LBE bit. Tx to Rx switching always avoids packet drop as if flow control is enabled. Therefore, the software must set the FCRTH[n].RTH fields regardless if flow control is activated on the integrated 10 GbE LAN controller.

Tx switching rules are very similar to Rx switching in a virtualized environment, with the following exceptions:

- If a target pool is not found, the default pool is used only for broadcast and multicast packets.
- A unicast packet that matches an exact filter is not sent to the LAN.
- Broadcast and multicast packets are always sent to the external LAN.
- A packet might not be sent back to the originating pool (even if the destination address is equal to the source address) unless loopback is enabled for that pool by the PFVMTXSW[n] register.

The detailed flow for pool selection as well as the rules that apply to loopback traffic is as follows:

- Loopback is disabled when the network link is disconnected. It is expected (but not required) that system software (including VMs) does not post packets for transmission when the link is disconnected. Loopback is disabled when the RXEN (*Receive Enable*) bit is cleared.
- Loopback packets are identified by the *LB* bit in the receive descriptor.

Notes: When Tx switching is enabled, the host shall avoid sending packets longer than 9.5KB. Tx Switching should be enabled only if *PFVTCTL.POOLING_MODE* = 00b (MAC mode).

6.6.3.4.1 Replication Mode Enabled

When replication mode is enabled, the pool list for any packet is determined according to the following steps:

- 1. **Exact unicast or multicast match** If there is a match in one of the exact filters (*RAL/RAH*), for unicast or multicast packets, take the MPSAR[n] bits as a candidate for the pool list. Note that MPSAR[n] must not enable more than one pool for unicast *RAL/RAH* filters.
- 2. **Ether-type filters** if one of the enabled (*ETQF.TX_ANTISPOOF*) Transmit Ether-type filters (*ETQF.ETYPE*) is matched by the packet and the appropriate Pool loopback/anti spoof bit in the *PFVFSPOOF* is set (*PFVFSPOOF.ETHERTYPELB/PFVFSPOOF.ETHERTYPEAS*), the pool list is set to the pool pointed to by the *ETQS* matching register (loopback) or the packet is dropped (anti spoof). All the subsequent steps after step [3.](#page-271-0) are skipped
- *Note:* Loopback on *ETQF* match is possible even if the general loopback enable bit (*PFDTXGSWC.LBE*) is clear.
- 3. **PFVFRE** — If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list.
- 4. **Broadcast** If the packet is a broadcast packet, add pools for which their *PFVML2FLT.BAM* bit (*Broadcast Accept Mode*) is set.
- 5. **Unicast hash** If the packet is a unicast packet, and the prior steps yielded no pools, check it against the Unicast Hash Table (*PFUTA*). If there is a match, add pools for which their PFVML2FLT.ROPE bit (*Accept Unicast Hash*) is set.
- 6. **Multicast hash** If the packet is a multicast packet and the prior steps yielded no pools, check it against the Multicast Hash Table (*MTA*). If there is a match, add pools for which their PFVML2FLT.ROMPE bit (*Receive Multicast Packet Enable*) is set.
- 7. **Unicast Promiscuous** If the packet is a unicast packet, take the candidate list from prior steps and add pools for which their *PFVML2FLT.UPE* bit (Unicast Promiscuous Enable) is set.
- 8. **Multicast Promiscuous** If the packet is a multicast packet, take the candidate list from prior steps and add pools for which their *PFVML2FLT.MPE* bit (*Multicast Promiscuous Enable*) is set.
- 9. **Filter source pool** The pool from which the packet was sent is removed from the pool list unless the PFVMTXSW.LLE bit is set.
- 10. **VLAN groups** This step is relevant only when VLAN filtering is enabled by the *VLNCTRL.VFE* bit.
	- Tagged packets: enable only pools in the packet's VLAN group as defined by the VLAN filters $-$ *PFVLVF[n]* and their pool list — *PFVLVFB[n]* or pools for which the *PFVML2FLT.VPE* (VLAN Promiscuous Enable) is set.
	- b. Untagged packets: enable only pools with their *PFVML2FLT.AUPE* bit set.
	- c. If there is no match, the pool list should be empty.
- 11. **Forwarding to the network** Packets are forwarded to the network in the following cases:
	- a. All broadcast and multicast packets.
	- b. Unicast packets that do not match any exact filter. A match of an exact filter that also points to a pool disabled via *PFVFRE* is not considered a match.
- 12. PFVFRE If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list (pre mirroring step).

- 13. **Mirroring** Each of the following three mirroring rules adds its destination pool (*PFMRCTL.MP*) to the pool list if the following applies:
	- a. **Pool mirroring** *PFMRCTL.VPME* is set and one of the bits in the pool list matches one of the bits in the PFMRVM register.
	- b. **VLAN port mirroring** *PFMRCTL.VLME* is set and the index of the VLAN of the packet in the PFVLVF table matches one of the bits in the *PFMRVLAN* register.
	- c. **Downlink port mirroring** *PFMRCTL.DPME* is set and the packet is sent to the network.
- 14. PFVFRE If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list (post mirroring step).

6.6.3.4.2 Replication Mode Disabled

When replication mode is disabled, software should take care of multicast and broadcast packets and check which of the VMs should get them. In this mode the pool list for any packet always contains one pool only according to the following steps:

- 1. **Exact unicast or multicast match** If the packet DA matches one of the exact filters (*RAL/ RAH*), take the *MPSAR[n]* bits as a candidate for the pool list. Note that *MPSAR[n]* must not enable more than one pool for unicast *RAL/RAH* filters.
- 2. **Ether-type filters** if one of the enabled (*ETQF.TX_ANTISPOOF*) Transmit Ether-type filters (*ETQF.ETYPE*) is matched by the packet and the appropriate Poll loopback/anti spoof bit in the PFVFSPOOF is set (*PFVFSPOOF.ETHERTYPELB/PFVFSPOOF.ETHERTYPEAS*), the pool list is set to the pool pointed to by the *ETQS* matching register (loopback) or the packet is dropped (anti spoof). All the subsequent steps after step [3.](#page-272-0) are skipped
- *Note:* Loopback on Ethertype match is possible even if the general loopback enable bit (*PFDTXGSWC.LBE*) is clear.
- 3. **PFVFRE** — If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list.
- 4. **Unicast hash** If the packet is a unicast packet, and the prior steps yielded no pools, check it against the Unicast Hash Table (*PFUTA*). If there is a match, add the pool for which their PFVML2FLT.ROPE bit (*Accept Unicast Hash*) is set. Refer to the software limitations that follow.
- 5. **VLAN groups** This step is relevant only when VLAN filtering is enabled by the *VLNCTRL.VFE* bit.
	- a. Tagged packets: enable only pools in the packet's VLAN group as defined by the VLAN filters $-$ PFVLVF[n] and their pool list — *PFVLVFB[n]* or pools for which the *PFVML2FLT.VPE* (VLAN Promiscuous Enable) is set.
	- b. Untagged packets: enable only pools with their *PFVML2FLT.AUPE* bit set.
	- c. If there is no match, the pool list should be empty.
- 6. **Multicast or Broadcast** If the packet is a multicast or broadcast packet and was not forwarded in step 1 and 2, set the default pool bit in the pool list (from *PFVTCTL.DEF_PL*).
- 7. **Filter source pool** The pool from which the packet was sent is removed from the pool list unless the *PFVMTXSW.LLE* bit is set.
- 8. **Forwarding to the Network** Packets are forwarded to the network in the following cases:
	- a. All broadcast and multicast packets.
	- b. Unicast packets that do not match any exact filter. A match of an exact filter that also points to a pool disabled via *PFVFRE* is not considered a match.
- 9. PFVFRE If any bit in the *PFVFRE* register is cleared, clear the respective bit in the pool list.

The following software limitations apply when replication is disabled:

1. It is software's responsibility not to set more than one bit in the bitmaps of the exact filters. Note that multiple bits can be set in an *RAH* register as long as it is guaranteed that the packet is sent to only one queue by other means (such as VLAN).

- 2. Software must not set per-VM promiscuous bits (multicast or broadcast).
- 3. Software must not set the *ROPE* bit in more than one *PFVML2FLT* register.
- 4. Software should not activate mirroring.

6.6.3.5 Mirroring Support

The integrated 10 GbE LAN controller supports four separate mirroring rules, each associated with a destination pool (mirroring can be done in up to four pools). Each rule is programmed with one of the four mirroring types:

- 1. Pool mirroring reflects all the packets received to a pool from the network.
- 2. Uplink port mirroring reflects all the traffic received from the network.
- 3. Downlink port mirroring reflects all the traffic transmitted to the network.
- 4. VLAN mirroring reflects all the traffic received from the network in a set of given VLANs (either from the network or from local VMs).
- *Note:* Reflects all the traffic received by any of the pools (either from the network or from local VMs) is supported by enabling mirroring of all pools.
- *Note:* In order to get all traffic irrespective of the filtering rules, the mirroring pool should be set to promiscuous mode and promiscuous VLAN mode.

Mirroring modes are controlled by a set of rule control registers:

- *PFMRCTL* controls the rules to be applied and the destination port.
- *PFMRVLAN* controls the VLAN ports as listed in the *PFVLVF* table taking part in the VLAN mirror rule.
- *PFMRVM* controls the pools taking part in the pool mirror rule.

6.6.3.6 Offloads

The general rule is that offloads are executed as configured for the pool and queue associated with the receive packet. Some special cases:

- If a packet is directed to a single pool, then offloads are determined by the pool and queue for that packet.
- If a packet is replicated to more than one pool, then each copy of the packet is offloaded according to the configuration of its pool and queue.
- If replication is disabled, offloads are determined by the unique destination of the packet.

The following subsections describe exceptions to the previously described special cases.

6.6.3.6.1 Local Traffic Offload

The following capabilities are not supported on the loopback path:

- The RSS and VLAN strip offload capabilities are only supported if the *CC* bit in the transmit descriptor of the packet is set and if it is a tunnel packet, the *TUNNEL.OUTERIPCS* is also set. The reason is that when these bits are not set, software does not provide the necessary offload offsets with the Tx packet.
- Receive Side Coalescing (RSC) is not supported.

6.6.3.6.2 Rx Traffic Offload

• CRC offload is a global policy. CRC strip is enabled or disabled for all received packets.

6.6.3.7 Rate Control Features

6.6.3.7.1 Congestion Control

Tx packets going through the local switch are stored in the Rx packet buffer, similar to packets received from the network. Tx to Rx switching always avoids packet drop as if flow control is enabled. Therefore, the software must set the *FCRTH[n].RTH* fields regardless if flow control is activated on the integrated 10 GbE LAN controller.

The integrated 10 GbE LAN controller guarantees that one TC flow is not affected by congestion in another TC.

Receive and local traffic are provided with the same priority and performance expectations. Packets from the two sources are merged in the Rx packet buffers, which can in general support both streams at full bandwidth. Any congestion further in the pipeline (such as lack of PCIe bandwidth) evenly affects Rx and local traffic.

6.6.3.7.2 Tx Queue Arbitration and Rate Control

In order to guarantee each pool with adequate bandwidth, a per-pool bandwidth control mechanism is added to the integrated 10 GbE LAN controller. Each Tx pool gets a percentage of the transmit bandwidth and is guaranteed it can transmit within its allocation. This arbitration is combined with the TC arbitration.

6.6.3.7.3 Receive Priority

As the switch might decide to loopback packets from the transmit path to the receive path, in case the receive path is full, the transmit path might be blocked (including the traffic to the LAN). The integrated 10 GbE LAN controller guarantees that packets are not dropped because of that and that one traffic class flow is not affected by congestion in another traffic class. The PF driver might decide to program the integrated 10 GbE LAN controller to drop packets from receive queues without available descriptors.

In order to keep the congestion effect locality, receive traffic from the LAN have higher priority than loop back traffic. This way large loopback traffic does not impact the network.

6.6.3.8 Small Packets Padding

In virtualized systems, the driver receiving the packet in the VM might not be aware of all the hardware offloads applied to the packet. Thus, in case of stripping actions by the hardware (VLAN strip), it might receive packets which are smaller than a legal packet. The integrated 10 GbE LAN controller provides an option to pad small packets in such cases so that all packets have a legal size. This option can be enabled only if the CRC is stripped. In these cases, all small packets are padded to 60 bytes (legal packet - 4 bytes CRC). The padding is done with zero data. This function is enabled via the *RDRXCTL.PSP* bit.

Packet padding is done after tag extractions and do not take into account if tags are exposed in the Rx descriptor status.

6.6.3.9 Switch Control

The PF driver has some control of the switch logic. The following registers are available to the PF for this purpose:

PFVTCTL: - PF Virtual Control register — contains the following fields:

- Replication Enable (Rpl En) enables replication of multicast and broadcast packets both in incoming and local traffic. If this bit is cleared, Tx multicast and broadcast packets are sent only to the network and Rx multicast and broadcast packets are sent to the default pool.
- Default Pool (DEF_PL) defines the target pool for packets that passed L2 filtering but didn't pass any of the pool filters. This field is invalid when the Dis_Def_Pool bit is set.
- Disable Default Pool (Dis Def Pool) disables acceptance of packets that failed all pool filters.
- PFVFRE Enables/disables reception of packets from the link to a specific VF. Used during initialization of the VF.
- PFDTXGSWC (LBE) VMDQ loopback enables switching of Tx traffic to the Rx path for VM-to-VM communication.
- PFVFSPOOF MAC Anti-spoof Enable (MACAS) enables filtering of Tx packet for anti-spoof.
- Local Loopback Enable (LLE) defines whether or not to allow loopback of a packet from a certain pool into itself.
- Queue Drop Enable (PFQDE) register A register defining global policy for drop enable functionality when no descriptors are available. It lets the PF override the per-queue SRRCTL[n] Drop_En setting. PFQDE should be used in SR-IOV mode.
- PFVML2FLT Receive Overflow Multicast Packets (ROMPE) accept multicast hash Defines whether or not a pool accepts packets that match the multicast MTA table.
- Receive MAC Filters Overflow (ROPE) accept unicast hash Defines whether or not a pool accepts packets that match the unicast PFUTA table.
- Broadcast Accept (BAM) Defines whether or not a pool accepts broadcast packets.
- Multicast Promiscuous (MPE) Defines whether or not a pool accepts all multicast packets.
- Accept Untagged Packets Enable (AUPE) Defines whether or not a pool accepts untagged VLAN packets.
- Mirror Control See [Section](#page-273-0) 6.6.3.5.
- PFVFTE Enables/disables transmission of packets to the link to a specific VF. Used during initialization of the VF.
- PFVLVF/PFVLVFB VLAN queuing table A set of 64 VLAN entries with an associated bitmap, one bit per pool. Bits are set for each pool that participates in this VLAN.
- Unicast Table Array (PFUTA) $-$ a 4 Kb array that covers all combinations of 12 bits from the MAC destination address. A received unicast packet that misses the MAC filters is compared against the PFUTA. If the relevant bit in the PFUTA is set, the packet is routed to all pools for which the *ROPE* bit is set.
- Multicast Table Array (MTA) a 4 Kb array that covers all combinations of 12 bits from the MAC destination address. A received multicast packet that misses the MAC filters is compared against the MTA. If the relevant bit in the MTA is set, the packet is routed to all pools for which the *ROMPE* bit is set.

In addition, the rate-control mechanism is programmed.

6.6.4 Security Features

The integrated 10 GbE LAN controller allows some security checks on the inbound and outbound traffic of the switch.

6.6.4.1 Inbound Security

Each incoming packet (either from the LAN or from a local VM) is filtered according to the VLAN tag so that packets from one VLAN cannot be received by pools that are not members of that VLAN.

6.6.4.2 Outbound Security

6.6.4.2.1 MAC Anti-spoofing

Each pool is associated with one or more Ethernet MAC addresses on the receive path. The association is determined through the MPSAR registers. The MAC anti-spoofing capability insures that a VM always uses a source Ethernet MAC address on the transmit path that is part of the set of Ethernet MAC addresses defined on the Rx path. A packet with a non-matching SA is dropped, preventing spoofing of the Ethernet MAC address. This feature is enabled in the PFVFSPOOF.MACAS field, and can be enabled per Tx pool.

Note: Anti-spoofing is not available for VMs that hide behind other VMs whose Ethernet MAC addresses are not part of the RAH/RAL Ethernet MAC Address registers. In this case, antispoofing should be done by software switching, handling these VMs.

6.6.4.2.2 VLAN Anti-spoofing

Each pool is associated with one or more VLAN tags on the receive path. The association is determined through the PFVLVF and PFVLVFB registers. The VLAN anti-spoofing capability insures that a VM always uses a VLAN tag on the transmit path that is part of the set of VLAN tags defined on the Rx path. A packet with a non-matching VLAN tag is dropped, preventing spoofing of the VLAN tag. This feature is enabled in the PFVFSPOOF.VLANAS field, and can be enabled per Tx pool.

Notes: If VLAN anti-spoofing is enabled, then MAC anti-spoofing must be enabled as well. When double VLAN is enabled by DMATXCTL.GDV and it is expected to transmit untagged packets by software, VLAN anti-spoofing should not be enabled. Un-tagged packets are not checked by VLAN anti-spoofing.

6.6.4.2.3 VLAN Tag Validation

In PCI-SIG IOV scenarios the driver might be malicious, and thus might fake a VLAN tag. The integrated 10 GbE LAN controller provides the ability to force a specific VLAN value for a VM. The possible behaviors are controlled by the PFVMVIR[n] registers as follows:

- Use descriptor value to be used in case of a trusted VM that can decide which VLAN to send. This option should also be used in case one VM is member of multiple VLANs.
- Always insert default VLAN this mode should be used for non-trusted or non-VLAN aware VMs. In this case, any VLAN insertion command from the VM is ignored. If a packet is received with a VLAN, the packet should be dropped.
- Never insert VLAN This mode should be used in a non-VLAN network. In this case, any VLAN insertion command from the VM is ignored. If a packet is received with a VLAN, the packet should be dropped.
- *Notes:* The VLAN insertion settings should be done before any of the queues of the VM are enabled. When double VLAN is enabled by DMATXCTL.GDV and it is expected to transmit untagged packets by software, VLAN validation should not be enabled.

6.6.4.2.4 E-tag Insertion

In addition to the VLAN insertion described above, the device can add an E-tag to the packets sent by a VF. The PFVMVIR[n].TAGA bit defines if a tag should be added. If this bit is set, the added tag is as follow:

- TAGA = 00b (MAC mode) or 11b (Reserved): Insert no tag.
- TAGA = 01b (E-tag mode): An E-tag is added as follow: {TAG_ETYPE.ETAG_ETHERTYPE[15:0], PFVMTIR.PORT_TAG_ID[31:0], 0x0000}.

Notes: The E-tag insertion settings should be done before any of the queues of the VM are enabled.

6.6.4.2.5 Ether-type Anti-spoofing/Pruning

Each pool can be set to drop packets associated with one or more (up to 8) Ether-types on the transmit path. The Ether-types are defined using the *ETQF* registers. The Ether-type pruning (anti spoof) capability ensures that a VM doesn't send out LLDP/ECP control frames to external switches. The Ethertype loopback capability enables the loopback of link layer packets to a pre defined pool destination.

Ether-type pruning (anti spoof) feature is enabled in the *PFVFSPOOF.ETHERTYPEAS* field, and can be enabled per transmit pool. Ether-type loopback feature is enabled in the *PFVFSPOOF.ETHERTYPELB* field, and can be enabled per transmit pool.

6.6.4.3 Malicious Driver Detection

The hardware can be programmed to take some action as a result of some misbehavior of a VM. These actions might hint to the fact that some VM is malicious and the VMM should remedy the situation. In order to inform the VMM of this fact, The Mailbox bit (*EICR.MAILBOX* bit) may be set to indicate the occurrence of such behavior. The *LMVM_RX* and *LMVM_TX* register contains information on which queue (*LMVM_TX.Last_Q* or *LMVM_RX.Last_Q*) and port (*LMVM_TX.Mal_PF* and *LMVM_RX.Mal_PF*) the malicious behavior was detected. The *LVMMC_TX* and *LVMMC_RX* registers contain information on the type of error detected and are clear by read.

Malicious driver behavior detection is enabled by setting the *DMATXCTL.MDP_EN* and *RDRXCTL*.*MDP_EN* bits to 1. This capability should be enabled before queues are exposed to non trusted virtual machines.

On detection of a malicious driver event the integrated 10 GbE LAN controller stops activity of the offending queue, and sets the bit matching the offending queue in *WQBR_RX* and *WQBR_TX* registers. If *DMATXCTL.MBINTEN or RDRXCTL*.*MBINTEN* are set, the integrated 10 GbE LAN controller generates an interrupt for transmit or receive errors respectively by asserting the *EICR.MAILBOX* bit. Cause of Malicious driver activation is reported in the *LVMMC_TX* and *LVMMC_RX* registers. To re-activate offending queue, driver should release it by setting the matching bit in *WQBR_RX* or *WQBR_TX* register.

The *WQBR_RX* and *WQBR_TX* registers keeps track of all the queues on which a malicious activity was detected and can be used by the driver to track multiple events.

After the queue is disabled, the initialization flow defined for receive queues should be applied.

6.6.4.3.1 Queue Context Validation

The integrated 10 GbE LAN controller checks that the queue context submitted when a queue is enabled is valid. It also prevents change to static configuration while the queue is enabled. These checks are done both for receive and transmit queues. The table below describes the checks done on the queue context:

Note: Queue zero is enabled by default. Thus, if malicious driver protection is enabled, in order to change Queue zero configuration, the queue should be disabled.

6.6.4.3.2 Transmit Descriptor Validity Checks

The table below describes the checks are done by the integrated 10 GbE LAN controller to define if a transmit packet descriptor is valid. All the checks are done on the descriptors. The checks on the packet header are described in the previous sections.

Table 6.55. Malicious Driver - Tx Descriptor Checks

Table 6.55. Malicious Driver - Tx Descriptor Checks

6.6.4.3.3 Reactive Malicious Behavior Detection

The table below describes the checks are done by the integrated 10 GbE LAN controller to detect a malicious behavior, even if the packet seems valid.

Table 6.56. Reactive Malicious Checks

Table 6.56. Reactive Malicious Checks

1. A PCIe error interrupt can be asserted when such a transaction is dropped. See [Section](#page-172-0) 6.1.5 for details.

6.6.5 Virtualization of Hardware

This section describes additional features used in both IOV and VMDq2 modes.

6.6.5.1 Per-pool Statistics

Part of the statistics are by definition shared and cannot be allocated to a specific VM. For example, CRC error count cannot be allocated to a specific VM, as the destination of such a packet is not known if the CRC is wrong.

All the non-specific statistics are handled by the PF driver in the same way it is done in non-virtualized systems. A VM might request a statistic from the PF driver but might not access it directly.

The conceptual model used to gather statistics in a virtualization context is that each queue pool is considered as a virtual link and the Ethernet link is considered as the uplink of the switch. Thus, any packet sent by a pool is counted in the Tx statistics, even if it was forwarded to another pool internally or was dropped by the MAC for some reason. In the same way, a replicated packet is counted in each of the pools receiving it.

The following statistics are provided per pool:

- Good packet received count
- Good packet transmitted count
- Good octets received count
- Good octets transmitted count
- Multicast packets received count

Note: All the per VF statistics are read only and wrap around after reaching their maximum value.

6.7 Tunneling Support

The integrated 10 GbE LAN controller supports the VXLAN and NVGRE tunneling packet formats. As part of this support the following features are supported:

- LSO and transmit checksum offloads for tunneled packets as described in [Section](#page-214-0) 6.2.4 and [Section](#page-220-0) 6.2.5.
- RSS forwarding based on inner L3/L4 header as described in [Section](#page-166-0) 6.1.3.6
- Flow director forwarding based on Tenant ID, inner MAC and inner VLAN as described in [Section](#page-155-0) 6.1.3.5
- New indications in the receive descriptor with information on the tunnel headers and on the outer header checksum as described in [Section](#page-175-0) 6.1.5.2
- New packet split modes based on the tunnel header or outer L2 header as described in [Section](#page-672-0) A.2.5

6.8 Receive Side Coalescing (RSC)

The integrated 10 GbE LAN controller can merge multiple received frames from the same TCP/IP connection (referred to as flow in this section) into a single structure. The integrated 10 GbE LAN controller does this by coalescing the incoming frames into a single or multiple buffers (descriptors) that share a single accumulated header. This feature is called RSC. Note that the term Large Receive is used to describe a packet construct generated by RSC.

The integrated 10 GbE LAN controller digests received packets and categorizes them by their TCP/IP connections (flows). For each flow, hardware coalesces the packets as shown in Figure 6.35 and Figure 6.36 (the colored parameters are explained in the RSC context table and receive descriptor sections). The integrated 10 GbE LAN controller can handle up to 32 concurrent flows per LAN port at any given time. Each flow handled by RSC offload has an associated context. The integrated 10 GbE LAN controller opens and closes the RSC contexts autonomously with no need for any software intervention. Software needs only to enable RSC in the selected receive queues.

Note: When RSC is enabled, advanced receive descriptors should be used and CRC strip should be enabled.

Figure 6.35 shows a top level flow diagram that is used for RSC functionality. The following sections provide a detailed explanation of this flow as well as the memory structures and device settings that support the RSC functionality.

Figure 6.35. RSC Functionality (No Header Split)

Figure 6.36. RSC Functionality (No Header Split)

Note: Software might abort reception to any queue at any time. For example: VFLR or queue disable. Following these settings, hardware aborts further DMA(s) and descriptor completions. Specifically, active RSC(s) in the specific queue(s) are not completed. In such cases there could be completed packets and RSC(s) hidden from software by prior incomplete RSC(s).

Figure 6.37. RSC Event Flow

6.8.1 Packet Candidacy for RSC

Incoming packets can be good candidates for RSC offload when the following conditions are met. If any of the these conditions are not met, and assuming the queue is configured as required, the received packet is processed in the legacy (non-coalescing) scheme.

- RSC is enabled in the destination receive queue by the *RSCCTL.RSCEN*. In this case, software must set the *SRRCTL.DESCTYPE* field in the relevant queues to advanced descriptor modes.
- RSC is further enabled by the *RSCINT.RSCEN* for the receive queues associated to the interrupts defined by the *RSCINT* registers.
- The *SRRCTL[n].BSIZEHEADER* (header buffer size) must be larger than the packet header (even if header split is not enabled). A minimum size of 128 bytes for the header buffer addresses this requirement.
- The received packet has no MAC errors and no TCP/IP checksum errors. MAC errors are: CRC error or undersize frame received or oversize frame received or error control byte received in mid-packet or illegal code byte received in mid-packet.
- If the *Length* field in the IP header does not cover the entire packet (as the case for padding bytes) then the received packet is not a candidate for RSC.
- The packet type is TCP/IPv4 (non-SNAP) with optional VLAN header(s). RSC is not supported for IPv6 packets.
- The packet is not an NVGRE or VXLAN packet.
- IP header does not carry any option headers.
- Enable or disable NFS coalescing.
- The TCP segment is not fragmented.
- The following TCP flags are inactive: FIN, SYN, RST, URG, ECE, CWR, NS and the other three reserved TCP flags (see TCP Flags mapping in Table 6.57).

- The ECT and CE bits in the TOS field in the IP header are not equal to 11b (see the flags in Table 6.58).
- Packets with PSH TCP flag are coalesced but also close the large receive.
- The packet does not carry any TCP option headers.
- RSC is not supported for a switched packet transmitted from a local VM.
- When a Rx packet is replicated or mirrored, it can be coalesced only on the Rx queue that belongs to the source VM.
- Note that there are no limitations on the maximum packet length including jumbo packets.
- If there is already an active RSC for the matched flow, then a few additional conditions should be met as listed in [Section](#page-286-0) 6.8.4.

The supported packet format is as follows:

Table 6.57. Packet Format Supported by RSC

Table 6.58. IP TOS Field — Bit Map

Table 6.59. TCP Time-Stamp Option Header (RFC 1323)

6.8.2 Flow Identification and RSC Context Matching

TCP/IP packet's flow is identified by its four tuples: Source / Destination IP addresses and Source / Destination TCP port numbers. These tuples are compared against the *Flow Identification* fields stored in the active RSC contexts (listed in [Table](#page-285-0) 6.60). Comparison is done in two phases:

- Hash compare Hardware computes a hash value of the four tuples for each flow. The hash value is stored in the RSC context table. It is used for silicon optimization of the compare logic. The hash value of the incoming packet is compared against the hash values of all RSC contexts. No match between the two hash values means that there is no valid context of the same flow.
- Perfect Match Hardware checks the four tuples of the RSC context that passed the first step with the received frame.
	- A match between the two means that an active RSC context is found.
	- Mismatch between the two indicates a hash collision, which causes a completion of the collided RSC.
- In any case of context mismatch, a new context might be opened as described in [Chapter](#page-286-1) 6.8.3.
- If the packet's flow matches an active RSC context then the packet might be appended to the existing RSC as described in [Chapter](#page-286-0) 6.8.4.

Table 6.60. RSC Context

Table 6.60. RSC Context

1. These parameters are extracted from the first packet that opens (activate) the context.

2. All parameters are set by the first packet that opens the context while some are dynamic.

6.8.3 Processing New RSC

Defining the RSC context parameters activates a new large receive. If a received packet does not match any active RSC context, the packet starts (opens) a new one. If there is no free context, the oldest active large receive is closed and its evicted context is used for the new large receive.

6.8.3.1 RSC Context Setting

The integrated 10 GbE LAN controller extracts the flow identification and RSC header parameters from the packet that opens the context (the first packet in a large receive that activates an RSC context). The context parameters can be divided into categories: flow identification; RSC header and DMA parameters.

6.8.4 Processing Active RSC

Received packets that belong to an active RSC can be added to the large receive if all the following conditions are met:

- The L2 header size equals the size of previous packets in the RSC as recorded in the internal IPOFF parameter in the RSC context table.
- The packet header length as reported in the HDR_LEN field is assumed to be the same as the first packet in the RSC (not checked by hardware).
- The ACK flag in the TCP header is equal to the RSCACK bit in the RSC context (The value of the ACK flag should be constant in all the coalesced packets).
- The packet type remains the same as indicated by the RSCACKTYPE bit in the RSC context. Packet type can be either pure ACK packet (with no TCP payload) or other.
- For non-RSCACKTYPE (packet with TCP payload): The sequence number in the TCP header matches the expected value in the RSC context (RSCSEQ).

- For RSCACKTYPE: The Acknowledgment number in the TCP header is greater than the RSCSEQ number in the RSC context. Note that the integrated 10 GbE LAN controller does not coalesce duplicated ACK nor ACK packets that only updates the TCP window.
- ECN handling: The value of the CE and ECT bits in the IP.TOS field remains the same as the RSC context and different than 11b.
- The target receive queue matches the RXQUEUE in the RSC context.
- The packet does not include a TCP time stamp header unless it was included on the first packet that started the large receive (indicated by the RSCTS). Note that if the packet includes other option headers than time stamp, NOP or End of option header, the packet is not processed by RSC flow at all.
- The packet fits within the RSC buffer(s).
- If the received packet does not meet any of the above conditions, the matched active large receive is closed. Then hardware opens a new large receive by that packet. Note that since the integrated 10 GbE LAN controller closes the old large receive it is guaranteed that there is at least one free context.

Note: See [Section](#page-187-0) 6.1.6.2 for impact of Time Stamp in packet on RSC decisions.

If the received packet meets all the above conditions, the integrated 10 GbE LAN controller appends this packet payload to the active large receive and updates the context and header as follows. The packet is then DMA'ed to the RSC buffers (as described in [Section](#page-288-1) 6.8.5).

- Update the TCP PSH: The PSH bit in the Large Receive context gets the value of the PSH bit in the TCP header of the received packet.
- Update the expected sequence number for non-RSCACKTYPE: The RSCSEQ in the large receive context is increased by the value of the TCP payload size of the received packet.
- Update the expected sequence number for RSCACKTYPE: The RSCSEQ in the large receive context is updated to the value of the ACK sequence number field in the received packet.
- Update the total length: The RSCIPLEN in the large receive context is increased by the value of the TCP payload size of the received packet. The value of the *Total Length* field in the IP header in the received packet gets the updated RSCIPLEN. Note that in RSCACKTYPE packets the received payload size is zero.
- IP header checksum is modified to reflect the changes in the *Total Length* field as follows (note that there is no special process for RSCACKTYPE packets):

1's [(RSCIPLEN — Packet total length) + 1's (Packet IP header checksum)] while...

- Packet total length is the total length value in the received packet.
- Packet IP header checksum stands for the IP header checksum field in the received packet.
- 1's operation defines a ones complement.
- $-$ Plus (+) operation is a cyclic plus while the carry out is fed as a carry in.
- TCP header checksum is left as is in the first packet in the RSC and is set to zero on any succeeding packets.
- Update the DMA parameters.
	- $-$ The RSCCNT is initialized to 0x1 on each new descriptor. It is then increased by one on each packet that starts on the same descriptor as long as it does not exceed a value of 0xF. When the RSCCNT is set to 0xF (14 packets) the RSC completes.
	- Decrement by one the Remaining Descriptors (RSCDESC) for each new descriptor.
	- Update the receive descriptor index (DATDESC) for each new descriptor.
	- Update the offset within the data buffer (DATOFF) at the end of the DMA to its valid value for the next packet.

• All other fields are kept as defined by the first packet in the large receive.

6.8.5 Packet DMA and Descriptor Write Back

The Figure 6.38 shows a top view of the RSC buffers using advanced receive descriptors and header split descriptors.

Figure 6.38. RSC — Header and Data Buffers

6.8.5.1 RSC Descriptor Indication (Write Back)

After receiving each packet, the integrated 10 GbE LAN controller posts the packet data to the data buffers and updates the coalesced header in its buffer. Any completed descriptor is indicated (write back) by setting the fields listed in the following table. A descriptor is defined as the last one when an RSC completes. [Section](#page-290-0) 6.8.6 summarizes all the causes for RSC completion. Any other descriptor in the middle of the RSC is indicated (write back) when the hardware requires the next descriptor so it can report the NEXTP field explained in the table that follows.

6.8.5.2 Received Data DMA

On the first packet of a large receive, the entire packet is posted to its buffers in host memory. On any other packet, the packet's header and data are posted to host memory as detailed in [Section](#page-289-0) 6.8.5.3 and [Section](#page-289-1) 6.8.5.4.

6.8.5.3 RSC Header

The RSC header is stored at the beginning of the first buffer when using advanced receive descriptors, or at the header buffer of the first descriptor when using header split descriptors (it is defined by the internal HPTR parameter in the RSC context). See Figure 6.38 for more details.

The packet's header is posted to host memory after it is updated by the RSC context as follow:

Packets with payload coalescing (RSCACKTYPE=0) - The TCP sequence number is taken from the TCP context (it is taken from the first packet). The Total Length field in the IP header is taken from the RSC context (it represent the length of all coalesced packets). The IP checksum is re-calculated. The TCP checksum is set to zero.

ACK no payload coalescing (RSCACKTYPE=1) - The received packet header is posted as is to host memory. Note that if the received packet includes padding bytes, these bytes are posted in the host memory as well.

6.8.5.4 Large Receive Data

The data of a coalesced packet is posted to its buffer by the DMA engine as follows.

Ethernet CRC.

• When RSC is enabled on any queue, the global CRC strip must be set (HLREG0.RXCRCSTRP =1b).

Packet data spans on a single buffer.

- The data of the received packet spans on a single buffer if buffer has the required space.
- The DMA engine posts the packet data to its buffer pointed to by DATDESC descriptor at an offset indicated by the DATOFF.

Packet data spans on multiple buffers.

- The data of the received packet spans across multiple buffers when it is larger than a single buffer or larger than the residual size of the current buffer.
- When a new buffer is required (new descriptor) the DMA engine writes back to the completed descriptor linking it to the new one [\(Section](#page-288-0) 6.8.5.1 details the indicated descriptor fields).
- Decrement the RSCDESC parameter by one and update the DATDESC for each new opened descriptor.

DMA completion.

- Following DMA completion, set the DATOFF to the byte offset of the next packet.
- If the PSH TCP flag is active in the coalesced packet then the large receive is completed.

Not enough descriptors in the receive ring buffer.

- If the SRRCTL[n]. Drop En bit on the relevant queue is set, The large receive completes and the new packet is discarded.
- Otherwise (the Drop_En bit is cleared), the packet waits inside the internal packet buffer until new descriptors are added (indicated by the relevant Tail register).

Not enough descriptors due to RSCDESC exhaust.

• If the received packet requires more descriptors than indicated by the internal RSCDESC parameter, then the integrated 10 GbE LAN controller completes the current large receive while the new packet starts a new large receive.

6.8.6 RSC Completion and Aging

This section summarizes all causes of large receive completion (the first three cases repeat previous sections).

- A packet of a new flow is received while there are no free RSC contexts. The integrated 10 GbE LAN controller completes (closes) the oldest large receive (opened first). The new packet starts a new large receive using the evicted context.
- Packets with PSH TCP flags can be only the last ones in active large receive.
- The received packet cannot be added to the active large receive due to one of the following cases (indicated also in [Section](#page-286-0) 6.8.4). In these cases the existing RSC completes and the received packet opens a new large receive.
	- The sequence number does not meet expected value.
	- The receive packet includes a time stamp TCP option header while there was no time stamp TCP option header in the first packet in the RSC.
	- There is not enough space in the RSC buffer(s) for the packet data. Meaning, the received packet requires a new buffer while the RSC already exhausted all permitted buffers defined by the RSCCTL[n].MAXDESC.
	- The received packet requires a new buffer while its descriptor wraps around the descriptor ring.
- When a packets is received while there are no more descriptors in the receive queue and the SRRCTL. Drop En bit is set, the large receive completes and the new packet is discarded.
- EITR expiration while interrupt is enabled RSC completion is synchronized with interrupt assertion to the host. It enables software to process the received frames since the last interrupt. See more details and EITR setting in Section [6.3.2.1.1](#page-229-0).
- EITR expiration while interrupt is disabled The ITR counter continues to count even when its interrupt is disabled. Every time the timer expires it triggers RSC completion on the associated Rx queues.
- Low number of available descriptors Whenever crossing the number of free Rx descriptors, the receive descriptor minimum threshold size defined in the SRRCTL[n] registers.
- Interrupt assertion by setting the EICS register has the same impact on packet reception as described in Section [6.3.1.2.1.](#page-227-0)
- *Note:* In some cases packets that do not meet coalescing conditions might have active RSC of the same flow. As an example: received packets with ECE or CWR TCP flags. Such packets bypass completely the RSC logic (posted as single packets), and do not cause a completion of the active RSC. The active RSC would eventually be closed by either reception of a legitimate packet that is processed by the RSC logic but would not have the expected TCP sequence number. Or, an interrupt event closes all RSC's in its Rx queue. When software processes the packets, it gets them in order even though the RSC completes after the previous packet(s) that bypassed the RSC logic.

Any interrupt closes all RSC's on the associated receive queues. Therefore, when ITR is not enabled any receive packet causes an immediate interrupt and receive coalescing should not be enabled on the associated Rx queues.

SW Note: Whenever an interrupt is generated all active Large Receives on the relevant queues are completed. The Large Receives are indicated to host memory before the interrupt is asserted.

6.9 Reliability

6.9.1 Memory Integrity Protection

All the integrated 10 GbE LAN controller internal memories are protected against soft errors. Most of them are covered by ECC that correct single error per memory line and detect double errors per memory line. Few of the smaller memories are covered by parity protection that detects a single error per memory line.

Single errors in memories with ECC protection are named also as correctable errors. Such errors are silently corrected. Two errors in memories with ECC protection or single error in memories with parity protection are also named as un-correctable errors. Un-correctable errors are considered as fatal errors. If an un-correctable error is detected in Tx packet data, the packet is transmitted with a CRC error. If un-correctable error is detected in Rx packet data, the packet is reported to the host (or manageability) with a CRC error. If an un-correctable error is detected anywhere else, the integrated 10 GbE LAN controller halts the traffic and sets the ECC error interrupt. Software is then required to initiate a complete initialization cycle to resume normal operation.

6.9.2 PCIe Error Handling

For PCIe error events and error reporting see [Receive Descriptors - Section 6.1.5.](#page-172-0)

7.0 Programming Interface

7.1 General

The integrated 10 GbE LAN controller's address space is mapped into four regions with PCI Base Address Registers listed in [Table](#page-292-0) 7.1.

Table 7.1. Integrated 10 GbE LAN Controller Address Regions

1. The Flash size is defined by the BARCTRL register.

2. The Flash space in the Memory CSR and Expansion ROM Base Address are mapped to different Flash memory regions. Accesses to the Memory BAR at offset 256 KB are mapped to the Flash device at offset 0x0, while accesses to the Expansion ROM at offset 0x0 are mapped to the Flash region pointed by the PXE Driver Module Pointer (read from shared SPI Flash word address 0x05). See [Section](#page-120-0) 5.1. The Expansion ROM region has a size limited to 512 KB.

3. The internal registers and memories can be accessed though I/O space as explained in the sections that follow.

4. See Section [7.1.1.3](#page-293-0) for the MSI-X BAR offset in 32-bit and 64-bit BAR options.

7.1.1 Memory-Mapped Access

7.1.1.1 Memory-Mapped Access to Internal Registers and Memories

The internal registers and memories can be accessed as direct memory-mapped offsets from the Memory CSR BAR. See the following sections for detailed description of the Device registers.

In IOV mode, this area is partially duplicated per VF. All replications contain only the subset of the register set that is available for VF programming.

7.1.1.2 Memory-Mapped Accesses to Flash

The external Flash can be accessed using direct memory-mapped offsets from the CSR base address register (BAR0/BAR1). The Flash is only accessible if enabled through the *PCI_LBARCTRL.FLASH_EXPOSE* bit in the PCIe General Configuration Shared SPI Flash Module. 256 KB should be added to the physical address within the external Flash device to get the offset from the BAR.

7.1.1.3 Memory-Mapped Access to MSI-X Tables

The MSI-X tables can be accessed as direct memory-mapped offsets from the base address register (BAR3). The MSIX registers are described in the MSI-X Table Registers section.

In IOV mode, this area is duplicated per VF.

7.1.1.4 Memory-Mapped Access to Expansion ROM

The option ROM module located in the external Flash can also be accessed as a memory-mapped expansion ROM. Accesses to offsets starting from the Expansion ROM Base address reference the Flash, provided that access is enabled through the shared SPI Flash Initialization Control Word, and if the Expansion ROM Base Address register contains a valid (non-zero) base memory address.

7.1.2 I/O-Mapped Access

All internal registers and memories can be accessed using I/O operations. I/O accesses are supported only if an I/O Base Address is allocated and mapped (BAR2), the BAR contains a valid (non-zero value), and I/O address decoding is enabled in the PCIe configuration.

When an I/O BAR is mapped, the I/O address range allocated opens a 32-byte window in the system I/ O address map. Within this window, two I/O addressable registers are implemented: IOADDR and IODATA. The IOADDR register is used to specify a reference to an internal register or memory, and then the IODATA register is used to access it at the address specified by IOADDR:

7.1.2.1 IOADDR (I/O Offset 0x00; RW)

The IOADDR register must always be written as a Dword access. Writes that are less than 32 bits are ignored. Reads of any size returns a Dword of data; however, the chipset or CPU might only return a subset of that Dword.

For software programmers, the IN and OUT instructions must be used to cause I/O cycles to be used on the PCIe bus. Because writes must be to a 32-bit quantity, the source register of the OUT instruction must be EAX (the only 32-bit register supported by the OUT command). For reads, the IN instruction can have any size target register, but it is recommended that the 32-bit EAX register be used.

Bits 31 through 20 are ignored by the integrated 10 GbE LAN controller and should be set to zero by software at hardware reset (global reset) or PCI reset, this register value resets to 0x00000000. Once written, the value is retained until the next write or reset.

7.1.2.2 IODATA (I/O Offset 0x04; RW)

The IODATA register must always be written as a Dword access when the IOADDR register contains a value for the internal register and memories (such as 0x00000-0x1FFFC). In this case, writes that are less than 32 bits are ignored.

Writes and reads to IODATA when the IOADDR register value is in an undefined range (0x20000- 0x7FFFC) should not be performed. Results cannot be determined.

Note: There are no special software timing requirements on accesses to IOADDR or IODATA. All accesses are immediate except when data is not readily available or acceptable. In this case, the integrated 10 GbE LAN controller delays the results through normal bus methods (like split transaction or transaction retry).

Because a register/memory read or write takes two I/O cycles to complete, software must provide a guarantee that the two I/O cycles occur as an atomic operation. Otherwise, results can be non-deterministic from the software viewpoint.

7.1.2.3 Undefined I/O Offsets

I/O offsets 0x08 through 0x1F are considered to be reserved offsets with the I/O window. Dword reads from these addresses return 0xFFFF; writes to these addresses are discarded.

7.1.3 Configuration Access to Internal Registers and Memories

To support legacy pre-boot 16-bit operating environments without requiring I/O address space, the integrated 10 GbE LAN controller enables accessing CSRs via the configuration address space by mapping *IOADDR* and *IODATA* registers into the configuration address space. The register mapping in this case is listed in [Table](#page-294-0) 7-2.

Software writes data to an internal CSR via the configuration space in the following manner:

- 1. CSR address is written to the IOADDR register where:
	- a. Bit 31 (*IOADDR.Configuration IO Access Enable*) of the IOADDR register should be set to 1b.
	- b. Bits 30:0 of IOADDR should hold the actual address of the internal register or memory being written to.
- 2. Data to be written is written into the IODATA register.
	- The IODATA register is used as a window to the register or memory address specified by IOADDR register. As a result, the data written to the IODATA register is written into the CSR pointed to by bits 30:0 of the IOADDR register.
- 3. *IOADDR.Configuration IO Access Enable* is cleared to avoid un-intentional CSR read operations (that might cause clear by read) by other applications scanning the configuration space.

Software reads data from an internal CSR via the configuration space in the following manner:

- 1. CSR address is written to the IOADDR register where:
	- a. Bit 31 (*IOADDR.Configuration IO Access Enable*) of the IOADDR register should be set to 1b.
	- b. Bits 30:0 of IOADDR should hold the actual address of the internal register or memory being read.
- 2. CSR value is read from the IODATA register.
	- a. The IODATA register is used as a window to the register or memory address specified by the IOADDR register. As a result, the data read from the IODATA register is the data of the CSR pointed to by bits 30:0 of the IOADDR register.
- 3. *IOADDR.Configuration IO Access Enable* is cleared to avoid un-intentional CSR read operations (that might cause clear by read) by other applications scanning the configuration space.

Notes:

- When functioning in a D3 state, software should not attempt to access CSRs via the IOADDR and IODATA configuration registers.
- To enable CSR access via configuration space, software should set bit 31 to 1b (*IOADDR.Configuration IO Access Enable*) in the IOADDR register. Software should clear bit 31 of the IOADDR register after completing CSR access to avoid an unintentional clear-by-read operation by another application scanning the configuration address space.
- Bit 31 of the IOADDR register (*IOADDR.Configuration IO Access Enable*) has no effect when initiating access via I/O address space.
- Configuration access to 0x9C (IODATA) without setting bit 31 of the IOADDR register (*IOADDR.Configuration Access Enable*) must not result in an unsupported request.
- I/O-mapped access and CSR access via PCIe configuration space are mutually exclusive operating modes, and therefore PCIE_CNF.IO_SUP shared SPI Flash bit must be cleared when the *PCIE_CAPSUP.CSR_CONF_EN* shared SPI Flash bit is set, and vice versa.

7.1.4 Register Terminology

7.1.5 VF Registers Allocated Per Queue

Depending on configuration, each pool has 2, 4, or 8 queues allocated to it. Note that in IOV mode, any queues not allocated to a VF are allocated to the PF. The registers assigned to a queue are accessible both in its VF address space and in the PF address space. This section describes the address mapping of registers that belong to queues.

Section [6.6.2.7.2](#page-262-0) defines the correspondence of queue indices between the PF and the VFs. For example, when in configuration for 32 VFs, queues 124-127 in the PF correspond to queues [3:0] of VF# 31.

The queues are enumerated in each VF from 0 (such as [1:0], [3:0], or [7:0]). If a queue is allocated to a VF, then its corresponding registers are accessible in the VF CSR space. Each register is allocated an address in the VF (relative to its base) according to its index in the VF space. Therefore, the registers of queue 0 in each VF are allocated the same addresses, which equal the addresses of the same registers for queue 0 in the PF. For example, RDH[0] in the VF space has the same relative address in each VF and in the PF (address 0x01010).

7.1.6 Non-queue VF Registers

Registers that do not correspond to a specific queue are allocated addresses in the VF space according to these rules:

- Registers that are read-only by the VF (like STATUS) have the same address in the VF space as in the PF space.
- Registers allocated per pool are accessed in the VF in the same location as pool [0] in the PF address space.
- Registers that are RW by the VF (like CTRL) are replicated in the PF, one per VF, in adjacent addresses.
- *Note:* Note, however, that since the VF address space is limited to 16 KB, any register that resides above that address in the PF space cannot reside in the same address in the VF space and is therefore allocated in another location in the VF.

7.1.7 Access to MAC Registers

When working in SGMII 100 Mb/s or 10 Mb/s speeds, the core and MAC layer have separate clock frequencies therefore there is a delay between the time a posted write is issued by software until the time the actual hardware operation completes.

In order to prevent coherency problems, software is required to check and insure that the register is ready to be accessed.

This limitation is not applicable to all registers. The relevant registers that are subject to these limitations each have a BUSY signal in the MAC SGMII Busy register.

NOTE: This page intentionally left blank.

7.2 Device Registers - PF

7.2.1 BAR0 Registers Summary

Table 7.3. BAR0 Registers Summary

0x00004190 **BMPTC** BMC Total Multicast Packets Transmitted STAT [391](#page-390-4)

7.2.2 Detailed Register Description - PF BAR0

7.2.2.1 General Control Registers

7.2.2.1.1 Device Control Register - CTRL (0x00000000) Target

CTRL is also mapped to address 0x00004 to maintain compatibility with predecessors.

Note: LRST and RST can be used to globally reset the entire 10GBase-T Controller. This register is provided primarily as a software mechanism to recover from an indeterminate or suspected hung hardware state. Most registers (receive, transmit, interrupt, statistics, etc.) and state machines are set to their power-on reset values, approximating the state following a power-on or PCI reset. However, PCIe configuration registers are not reset, thereby leaving the device mapped into system memory space and accessible by a software device driver. To ensure that a global device reset has fully completed and that the device responds to subsequent accesses, programmers must wait approximately 1 ms after setting before attempting to check if the bit has cleared or to access (read or write) any other device register.

7.2.2.1.2 Device Status Register - STATUS (0x00000008) Target

7.2.2.1.3 Extended Device Control Register - CTRL_EXT (0x00000018) Target

7.2.2.1.4 Extended SDP Control - ESDP (0x00000020) Target

This register is initialized only at global reset, preserving the SDP states across software and PCIe resets. Some specific I/O pins are initialized in other resets in native mode as expected for the specific behavior, and described explicitly as follows:

Notes:

1. Initial values are read from the shared SPI Flash.

2. It is assumed that bit 15 of NC-SI Configuration 1 word in the shared SPI Flash is cleared. Otherwise, the SDP0 pin of function 0 is used as input pins that encode the NC-SI Package ID of the controller.

3. It is assumed that bit *SDP_FUNC_OFF_EN* of shared SPI Flash Control word 2 is cleared. Otherwise, SDP1 pins are strapped during PE_RST_N to determine that both PCIe functions are disabled

7.2.2.1.5 PHY GPIO Register - PHY_GPIO (0x00000028) Target

7.2.2.1.6 MAC GPIO Register - MAC_GPIO (0x00000030) Target

7.2.2.1.7 PHY Interrupt Status Register 0 - PHYINT_STATUS0 (0x00000100) Target

Register contents is valid once the corresponding EEMNGCTL.*CFG_DONE0/1* bit is asserted by firmware. Bits are set by firmware to notify the host of the PHY interrupts that were triggered. This register is reset by hardware only at power-up events. The host is responsible to clear the PHY interrupts once it completes the PHY interrupt handling routine.

7.2.2.1.8 PHY Interrupt Status Register 1 - PHYINT_STATUS1 (0x00000104) Target

Register contents is valid once the corresponding EEMNGCTL.*CFG_DONE0/1* bit is asserted by firmware. Bits are set by firmware to notify the host of the PHY interrupts that were triggered. This register is reset by hardware only at power-up events. The host is responsible to clear the PHY interrupts once it completes the PHY interrupt handling routine.

7.2.2.1.9 PHY Interrupt Status Register 2 - PHYINT_STATUS2 (0x00000108) Target

Register contents is valid once the corresponding EEMNGCTL.*CFG_DONE0/1* bit is asserted by firmware. Bits are set by firmware to notify the host of the PHY interrupts that were triggered. This register is reset by hardware only at power-up events. The host is responsible to clear the PHY interrupts once it completes the PHY interrupt handling routine.

7.2.2.1.10 LED Control - LEDCTL (0x00000200) Target

Note: All init bits in this register are read from the shared SPI Flash. Refer to the LED Configuration section in the shared SPI Flash chapter

7.2.2.1.11 Extended VLAN Ether Type - Receive - EXVET (0x00005078) RX_Filter

7.2.2.1.12 Extended VLAN Ether Type - Transmit - EXVET_T (0x00008224) DMA_TX

7.2.2.1.13 SFP I2C Command - I2CCMD (0x00015F58) MNG

This register is used by software to read or write to the configuration registers in an SFP module when the *SDP23_FUNCTION* bit and the *SDP[23]_NATIVE* bit are set in ESDP register.

7.2.2.1.14 SFP I2C Parameters - I2CPARAMS (0x00015F5C) MNG

This register is used to set the parameters for I^2C access and to allow bit-banging access to the I^2C interface.

7.2.2.1.15 General Receive Control - GRC (0x00015F64) MNG

LAN Wake Enables.

7.2.2.1.16 Function Active and Power State to Manageability - FACTPS (0x00015FEC) MNG

Activity / Power States.

Note: In regular mode (port swap disabled - *LAN_FUNCTION_SEL* = 0), the power state indication of port 0 is mapped to the *FUNC0_POWER_STATE* field and the power state indication of port 1 is mapped the *FUNC1_POWER_STATE* field. And vice versa when port swap mode is enabled (*LAN_FUNCTION_SEL* = 1).

7.2.2.1.17 Device and Functions Enable Control - DEV_FUNC_EN (0x00015FF0) MNG

This register is common to the two ports and reflects the LAN disable and device disable enable bits in the shared SPI Flash.

7.2.2.2 Shared SPI Flash Registers

7.2.2.2.1 Software Flash Burst Control Register - FLSWCTL (0x00015F48) MNG

Flash access control. When Software writes this register, the Firmware gets an interrupt.

7.2.2.2.2 Software Flash Burst Data Register - FLSWDATA (0x00015F4C) MNG

This register holds the data read/written to the flash. Writing or reading of this register will send an interrupt to the Firmware and will clear the FLSWCTL.*DONE* bit.

7.2.2.2.3 Software Flash Burst Access Counter - FLSWCNT (0x00015F50) MNG

7.2.2.2.4 Flash Firmware Code Update - FLUPDATE (0x00015F54) MNG

7.2.2.2.5 Flash Access Register - FLA (0x00015F68) MNG

Note: When shared SPI Flash is locked, this register is RO to Software.

7.2.2.2.6 EEPROM Mode Control Register - EEC (0x00015FF8) MNG

7.2.2.3 Flow Control Registers

7.2.2.3.1 Flow Control Transmit Timer Value n - FCTTVN[n] (0x00003200 + 0x4*n, n=0...3) DBU_RX

Each 32-bit register (n=0... 3) refers to two timer values (register 0 refers to timer 0 and 1; register 1 refers to timer 2 and 3, etc.).

Note: The 16-bit value in the *TTV* field is inserted into a transmitted frame (either XOFF frames or any pause frame value in any software transmitted packets). It counts in units of slot time (usually 64 bytes). The device uses a fixed slot time value of 64-byte times.

7.2.2.3.2 Flow Control Receive Threshold Low - FCRTL[n] (0x00003220 + 0x4*n, n=0...7) DBU_RX

Each 32-bit register (n=0... 7) refers to a different receive packet buffer.

Note: This register contains the receive threshold used to determine when to send an XON packet and counts in units of bytes. The lower four bits must be programmed to 0x0 (16-byte granularity). Software must set *XONE* to enable the transmission of XON frames. Each time

incoming packets cross the receive high threshold (become more full), and then crosses the receive low threshold, with *XONE* enabled (1b), hardware transmits an XON frame.

7.2.2.3.3 Flow Control Receive Threshold High - FCRTH[n] (0x00003260 + 0x4*n, n=0...7) DBU_RX

Each 32-bit register (n=0... 7) refers to a different receive packet buffer.

Note: This register contains the receive threshold used to determine when to send an XOFF packet and counts in units of bytes. This value must be at least eight bytes less than the maximum number of bytes allocated to the receive packet buffer and the lower five bits must be programmed to 0x0 (32-byte granularity). Each time the receive FIFO reaches the fullness indicated by *RTH*, hardware transmits a pause frame if the transmission of flow control frames is enabled.

7.2.2.3.4 Flow Control Refresh Threshold Value - FCRTV (0x000032A0) DBU_RX

7.2.2.3.5 Flow Control Configuration - FCCFG (0x00003D00) DBU_RX

7.2.2.3.6 MAC Flow Control Register - MFLCN (0x00004294) MAC

7.2.2.3.7 Transmit Flow Control Status - TFCS (0x0000CE00) DBU_TX

7.2.2.4 PCIe Registers

This section contains the registers used to control the PCIe core behavior.

7.2.2.4.1 PCIe Function Status 1 - PCI_STATUS1 (0x00011028) PCIe_GLUE

7.2.2.4.3 PCIe CSR Access Timeout - PCI_CSRTO (0x00011044) PCIe_GLUE

7.2.2.4.4 PCIe Control Extended Register - GCR_EXT (0x00011050) PCIe_GLUE

7.2.2.4.5 PCI Flash Access Timeout - PCI_FLASHTO (0x00011054) PCIe_GLUE

7.2.2.4.6 Function Requester ID Information Register - FUNC_RID (0x00011070) PCIe_GLUE

7.2.2.4.7 PCIe Revision ID - PCI_REVID (0x00011098) PCIe_GLUE

7.2.2.4.8 PCIe Errors Reported - PCI_PCIERR (0x00011140) PCIe

This register indicates which PCIe errors are reported to device software.

7.2.2.4.9 PCIe Interrupt Cause - PCI_ICAUSE (0x00011520) PCIe

7.2.2.4.10 PCIe Interrupts Enable - PCI_IENA (0x00011528) PCIe

7.2.2.4.11 PCIe VM Pending Index - PCI_VMINDEX (0x00011530) PCIe

7.2.2.4.12 PCIe VM Pending Status - PCI_VMPEND (0x00011538) PCIe

7.2.2.4.13 PCIe Default Revision ID - PCI_DREVID (0x00011540) PCIe

7.2.2.4.14 PCIe Byte Counter High - PCI_BYTCTH (0x00011544) PCIe

A byte counter used by the PCIe performance counters.

7.2.2.4.15 PCIe Byte Counter Low - PCI_BYTCTL (0x00011548) PCIe

A byte counter used by the PCIe performance counters.

7.2.2.4.16 PCIe Latency Counter - PCI_LATCT (0x00011720) PCIe

A latency counter used by the PCIe performance counters.

7.2.2.4.17 PCIe LCB Data Port - PCI_LCBDATA (0x00011734) PCIe

7.2.2.4.18 PCIe Packet Counter - PCI_PKTCT (0x00011740) PCIe

A packet counter used by the PCIe performance counters.

7.2.2.4.19 PCIe LCB Address Port - PCI_LCBADD (0x00011788) PCIe

7.2.2.4.20 PCIe Statistic Control Register #1 - PCI_GSCL_1 (0x00011800) PCIe

7.2.2.4.21 PCIe Statistic Control Registers #2 - PCI_GSCL_2 (0x00011804) PCIe

This register defines the events counted by the performance counters.

7.2.2.4.22 PCIe Statistic Control Register #5...#8 - PCI_GSCL_5_8[n] (0x00011810 + 0x4*n, n=0...3) PCIe

These registers control the operation of the leaky bucket counter n.

- GSCL_5 corresponds to n=0.
- GSCL_6 corresponds to n=1.
- GSCL_7 corresponds to n=2.
- GSCL_8 corresponds to n=3.

7.2.2.4.23 PCIe Statistic Counter Registers #0...#3 - PCI_GSCN_0_3[n] (0x00011820 + 0x4*n, n=0...3) PCIe

These registers contain the performance counters 0-3.

- GSCL_0 corresponds to n=0.
- GSCL_1 corresponds to n=1.
- GSCL_2 corresponds to n=2.
- GSCL_3 corresponds to n=3.

7.2.2.5 PCIe Configuration Space Setting Registers

This section contains registers used to set the default setting of the PCIe configuration space. These registers are reset and loaded from the shared SPI Flash at PCIe reset.

7.2.2.5.1 PCIe PF Configuration - PCI_CNF (0x00011000) PCIe_GLUE

Contains the per-PF configuration loaded from the shared SPI Flash.

7.2.2.5.2 PCIe PF Device ID - PCI_PFDEVID (0x00011008) PCIe_GLUE

Contains the per-PF Device ID.

7.2.2.5.3 PCIe VF Device ID - PCI_VFDEVID (0x00011010) PCIe_GLUE

Contains the per-PF Device IDs for its VFs.

7.2.2.5.4 PCIe Storage Class - PCI_CLASS (0x00011038) PCIe_GLUE

Contains the per-PF configuration loaded from the shared SPI Flash.

7.2.2.5.5 PCIe Vendor ID - PCI_VENDORID (0x0001103C) PCIe_GLUE

The Vendor ID exposed in config space. A value of 0xFFFF is not loaded to config space. Shared for all PFs.

7.2.2.5.6 PCI BAR Control - PCI_LBARCTRL (0x00011048) PCIe_GLUE

7.2.2.5.7 PCIe Subsystem ID - PCI_SUBSYSID (0x00011058) PCIe_GLUE

7.2.2.5.8 PCIe Power Data Register - PCI_PWRDATA (0x00011060) PCIe_GLUE

7.2.2.5.9 PCIe Serial Number MAC Address High - PCI_SERH (0x00011078) PCIe_GLUE

7.2.2.5.10 PCIe Capabilities Control - PCI_CAPCTRL (0x00011080) PCIe_GLUE

Determines PCIe capabilities supported by the device and that software is allowed to enable or disable.

7.2.2.5.11 PCIe Capabilities Support - PCI_CAPSUP (0x00011088) PCIe_GLUE

Determines PCIe capabilities supported by the device.

7.2.2.5.12 PCIe Link Capabilities - PCI_LINKCAP (0x00011090) PCIe_GLUE

Determines PCIe Link capabilities supported by the device.

7.2.2.5.13 PCIe PM Support - PCI_PMSUP (0x000110A0) PCIe_GLUE

This register contains parameters that define PCIe power management support.

7.2.2.5.14 PCIe Global Config - PCI_GLBL_CNF (0x000110B8) PCIe_GLUE

7.2.2.5.15 PCIe Upper Address - PCI_UPADD (0x000110E8) PCIe_GLUE

This register is used to block PCIe master accesses above some address.

7.2.2.5.16 PCIe Serial Number MAC Address Low - PCI_SERL (0x000110F0) PCIe_GLUE

7.2.2.5.17 PCIe Global Config 2 - PCI_CNF2 (0x000110F8) PCIe_GLUE

This register contains global status fields of the PCIe configuration.

7.2.2.6 Interrupt Registers

7.2.2.6.1 Extended Interrupt Cause Register - EICR (0x00000800) Interrupt

The EICR register is RW1C and can be optionally cleared on a read depending on the ODC flag setting in the GPIE register.

7.2.2.6.2 Extended Interrupt Cause Set Register - EICS (0x00000808) Interrupt

7.2.2.6.3 Extended Interrupt Auto Clear Register - EIAC (0x00000810) Interrupt

Note: Bits 29:16 should never be set to auto clear since they share the same MSI-X vector.

7.2.2.6.4 Extended Interrupt Throttle Registers - EITR[n] (0x00000820 + 0x4*n, n=0...23 and 0x00012300 + 0x4*(n-24), n=24...128) Interrupt

Mapping of the EITR registers to the MSI-X vectors is described in MSI-X Vectors Mapping to EITR Section (7.3.4.3.3).

Note: Additional address(es): 0x012300 + 4*(n-24), n=24...128.

7.2.2.6.5 Extended Interrupt Mask Set/Read Register - EIMS (0x00000880) Interrupt

7.2.2.6.6 Extended Interrupt Mask Clear Register - EIMC (0x00000888) Interrupt

7.2.2.6.7 Extended Interrupt Auto Mask Enable register - EIAM (0x00000890) Interrupt

7.2.2.6.8 MSIX to EITR Select - EITRSEL (0x00000894) Interrupt

7.2.2.6.9 General Purpose Interrupt Enable - GPIE (0x00000898) Interrupt

7.2.2.6.10 Interrupt Vector Allocation Registers - IVAR[n] (0x00000900 + 0x4*n, n=0...63) Interrupt

These registers map interrupt causes into EICR entries (legacy/MSI modes) or into MSI-X vectors (MSI-X modes). See Section 7.3.4 for mapping and use of these registers.

7.2.2.6.11 Miscellaneous Interrupt Vector Allocation - IVAR_MISC (0x00000A00) Interrupt

These register maps interrupt causes into MSI-X vectors (MSI-X modes). See Section 7.3.4 for mapping and use of these registers.

Note: The INT_ALLOC_VAL[1] bit default value is one — to enable legacy driver functionality.

7.2.2.6.12 Extended Interrupt Cause Set Registers 1 - EICS1 (0x00000A90) Interrupt

7.2.2.6.13 Extended Interrupt Cause Set Registers 2 - EICS2 (0x00000A94) Interrupt

7.2.2.6.14 Extended Interrupt Mask Set/Read Registers - EIMS1 (0x00000AA0) Interrupt

7.2.2.6.15 Extended Interrupt Mask Set/Read Registers - EIMS2 (0x00000AA4) Interrupt

7.2.2.6.16 Extended Interrupt Mask Clear Registers 1 - EIMC1 (0x00000AB0) Interrupt

7.2.2.6.17 Extended Interrupt Mask Clear Registers 2 - EIMC2 (0x00000AB4) Interrupt

7.2.2.6.18 Extended Interrupt Auto Mask Enable Registers 1 - EIAM1 (0x00000AD0) Interrupt

7.2.2.6.19 Extended Interrupt Auto Mask Enable Registers 2 - EIAM2 (0x00000AD4) Interrupt

7.2.2.6.20 RSC Enable Interrupt - RSCINT[n] (0x00012000 + 0x4*n, n=0...128) Interrupt

7.2.2.7 MSI-X Table Registers

The MSI-X capability is described in Section 9.3.8. The MSI-X table is described in Section 9.3.8.2 and the Pending Bit Array (PBA) is described in Section 9.3.8.3. These registers are located in the MSI-X BAR.

7.2.2.7.1 MSI-X PBA Clear - PBACL[n] (0x000110C0 + 0x4*n, n=0...1) PCIe

PBACL[0] is also mapped to address $0x11068$ to maintain compatibility with previous products.

7.2.2.7.2 VF MSI-X PBA Clear - VFPBACL[n] (0x000110C8 + 0x4*n, n=0...5) PCIe

Note: These registers reflects the VFPBACL bits of the VFs. The PBA is a vector of 192 bits. The vector starts at bit 31 of register p=5 and ends at bit 0 of register p=0 (?reverse? ordering). Each VF has 3 bits in this vector while, PENBIT[2...0] of VF=vi are mapped to bits vi $*$ 3... vi $*$ 3 + 2. Explicitly, PENBIT[2] of VF0 is at bit 31 of register p=5 and so on.

7.2.2.8 Receive Registers

7.2.2.8.1 Receive Checksum Control - RXCSUM (0x00005000) RX_Filter

The Receive Checksum Control register controls the receive checksum off loading features of the device.

Note: This register should only be initialized (written) when the receiver is not enabled (for example, only write this register when RXCTRL.*RXEN* = 0).

7.2.2.8.2 Receive Filter Control Register - RFCTL (0x00005008) RX_Filter Field Bit(s) Init. Type Description RESERVED 5:0 0x0 RSV Reserved. NFSW_DIS 6 0b RW NFS Write Disable. Disable filtering of NFS write request headers. NFSR_DIS 7 0b RW NFS Read Disable. Disable filtering of NFS read reply headers. NFS_VER 9:8 | 0x0 | RW | NFS Version recognized by hardware. 00b = NFS version 2 $01b = NFS$ version 3 $10b = NFS$ version 4 $11b =$ Reserved. RESERVED 31:10 0x0 RSV Reserved. Must always be 0x0.

7.2.2.8.3 VXLAN Control - VXLANCTRL (0x0000507C) RX_Filter

7.2.2.8.4 Filter Control Register - FCTRL (0x00005080) RX_Filter

Note: Before receive filters are updated/modified the RXCTRL.RXEN bit should be set to zero. After the proper filters have been set the RXCTRL.RXEN bit can be set to 1 to re-enable the receiver.

7.2.2.8.5 E-tag Ethertype Register - ETAG_ETYPE (0x00005084) RX_Filter

7.2.2.8.6 VLAN Control Register - VLNCTRL (0x00005088) RX_Filter

7.2.2.8.7 Multicast Control Register - MCSTCTRL (0x00005090) RX_Filter

7.2.2.8.8 EType Queue Filter - ETQF[n] (0x00005128 + 0x4*n, n=0...7) RX_Filter

7.2.2.8.9 Multicast Table Array - MTA[n] (0x00005200 + 0x4*n, n=0...127) RX_Filter

This table should be initialized by software before transmit and receive are enabled.

7.2.2.8.10 Receive Address Low - RAL_ALIAS[n] (0x00005400 + 0x8*n, n=0...15; RW) RX_Filter

These registers are aliases to the first 16 RAL addresses.

Fields definitions are the same as defined in Section [7.2.2.8.14](#page-348-0).

7.2.2.8.11 Receive Address High - RAH_ALIAS[n] (0x00005404 + 0x8*n, n=0...15; RW) RX_Filter

These registers are aliases to the first 16 RAH addresses.

Fields definitions are the same as defined in Section [7.2.2.8.15](#page-348-1).

7.2.2.8.12 Multiple Receive Queues Command Register - MRQC_ALIAS (0x00005818; RW) DBU_RX

This is an alias to the MRQC register.

Fields definitions are the same as defined in Section [7.2.2.8.23](#page-352-0).

7.2.2.8.13 VLAN Filter Table Array - VFTA[n] (0x0000A000 + 0x4*n, n=0...127) RX_Filter

This table should be initialized by software before transmit and receive are enabled.

7.2.2.8.14 Receive Address Low - RAL[n] (0x0000A200 + 0x8*n, n=0...127) RX_Filter

These registers contain the lower bits of the 48 bit Ethernet MAC Address. All 32 bits are valid. If the shared SPI Flash is present the first register (RAL0) is loaded from the shared SPI Flash.

Note: The first 16 MAC addresses are also mapped to CSR addresses 0x5400 - 0x5478 for backward compatibility.

7.2.2.8.15 Receive Address High - RAH[n] (0x0000A204 + 0x8*n, n=0...127) RX_Filter

These registers contain the upper bits of the 48-bit Ethernet MAC Address. The complete address is {RAH, RAL}. AV determines whether this address is compared against the incoming packet. AV field is cleared by a master reset.

Note: The first receive address register (RAR0) is also used for exact match pause frame checking (DA matches the first register). RAR0 should always be used to store the individual Ethernet MAC address of the adapter. After reset, if the shared SPI Flash is present, the first register (Receive Address Register 0) is loaded from the IA field in the shared SPI Flash, its Address Select field is 00b, and its Address Valid field is 1b. If no shared SPI Flash is present, the Address Valid field is 0b. The Address Valid field for all of the other registers are 0b. The first 16 MAC addresses are also mapped to CSR addresses 0x5404 - 0x547C for backward compatibility.

7.2.2.8.16 MAC Pool Select Array - MPSAR[n] (0x0000A600 + 0x4*n, n=0...255) RX_Filter

Software should initialize these registers before transmit and receive are enabled.

7.2.2.8.17 Packet Split Receive Type Register - PSRTYPE[n] (0x0000EA00 + 0x4*n, n=0...63) DBU_RX

Registers 0...15 are mapped also to 0x05480 to maintain compatibility with the 82598.

Notes: This register must be initialized by software.

┯

 \top

 \top

Packets are split according to the lowest-indexed entry that applies to the packet and that is enabled. For example, if bits 4 and 8 are set, then an IPv4 packet that is not TCP is split after the IPv4 header. Exception to this rule is for tunnel packets. If *PSR_TYPE15* (split on tunnel) or *PSR_TYPE16* (Split on outer L2 header) is set, they take precedence on the other filters. At most one of those should be set.

This bit mask table enables or disables each type of header to be split. A value of 1b enables an entry.

In virtualization mode, a separate PSRTYPE register is provided per pool up to the number of pools enabled. In non-virtualization mode, only PSRTYPE[0] is used.

Additional address(es): $0 \times 05480 + 4 \times n$, n=0... 15.

7.2.2.8.18 Redirection Table - RETA[n] (0x0000EB00 + 0x4*n, n=0...31) DBU_RX

RETA is also mapped to addresses 0x05C00-0x05C7C to maintain compatibility with the 82598. The redirection table has 128-entries in 32 registers.

Note: The contents of the redirection table are not defined following reset of the Memory Configuration Registers. System software must initialize the table prior to enabling multiple receive queues. It might also update the redirection table during run time. Such updates of the table are not synchronized with the arrival time of received packets. Therefore, it is not guaranteed that a table update takes effect on a specific packet boundary.

7.2.2.8.19 RSS Random Key Register - RSSRK[n] (0x0000EB80 + 0x4*n, n=0...9) DBU_RX

RSSRK is also mapped to addresses 0x05C80-0x05CA4 to maintain compatibility with the 82598. The RSS Random Key is 40 bytes wide (see RSS hash in Section 7.1.2.8.1).

Field	Bit(s)	Init.	Type	Description
K ₀	7:0	0x0	RW	RSS Key Byte '4*n+0' of the RSS random key, for each register 'n'.
K1	15:8	0x0	RW	RSS Key Byte '4*n+1' of the RSS random key, for each register 'n'.

Note: Additional address(es): 0x05C80 + 4*n, n=0...9

7.2.2.8.20 EType Queue Select - ETQS[n] (0x0000EC00 + 0x4*n, n=0...7) DBU_RX

7.2.2.8.21 SYN Packet Queue Filter - SYNQF (0x0000EC30) DBU_RX

7.2.2.8.22 RSS queues per Traffic class register - RQTC (0x0000EC70) DBU_RX

7.2.2.8.23 Multiple Receive Queues Command Register - MRQC (0x0000EC80) DBU_RX

MRQC is also mapped to address 0x05818 to maintain compatibility with the 82598.

7.2.2.8.24 Extended Redirection Table - ERETA[n] (0x0000EE80 + 0x4*n, n=0...95) DBU_RX

The extended redirection table adds 384-entries to extend RETA in 96 registers.

Note: The contents of the extended redirection table are not defined following reset of the Memory Configuration Registers. System software must initialize the table prior to enabling multiple receive queues. It might also update the redirection table during run time. Such updates of the table are not synchronized with the arrival time of received packets. Therefore, it is not guaranteed that a table update takes effect on a specific packet boundary.

7.2.2.8.25 Per Pool RSS Random Key Register - VFRSSRK[n,m] (0x00018000 + 0x4*n + 0x40*m, n=0...15, m=0...63) DBU_RX

The RSS Random Key is 40 bytes wide.

Note: Only the 10 first registers in each VF array are implemented (0x00 - 0x24).

7.2.2.8.26 Per Pool Redirection Table - VFRETA[n,m] (0x00019000 + 0x4*n + 0x40*m, n=0...15, m=0...63) DBU_RX

The redirection table has 64 entries in 16 registers.

Note: The content of the redirection tables is not defined following reset of the Memory Configuration registers. System software must initialize the table prior to enabling multiple receive queues. It might also update the redirection table during run time. Such updates of the table are not synchronized with the arrival time of received packets. Therefore, it is not guaranteed that a table update takes effect on a specific packet boundary.

7.2.2.9 Receive DMA Registers

7.2.2.9.1 Receive Descriptor Base Address Low - RDBAL[n] (0x00001000 + 0x40*n, n=0...63 and 0x0000D000 + 0x40*(n-64), n=64...127) DMA_RX

This register contains the lower bits of the 64-bit descriptor base address. The lower 7 bits are always ignored. The Receive Descriptor Base Address must point to a 128-byte aligned block of data.

7.2.2.9.2 Receive Descriptor Base Address High - RDBAH[n] (0x00001004 + 0x40*n, n=0...63 and 0x0000D004 + 0x40*(n-64), n=64...127) DMA_RX

This register contains the upper 32 bits of the 64-bit Descriptor base address.

7.2.2.9.3 Receive Descriptor Length - RDLEN[n] (0x00001008 + 0x40*n, n=0...63 and 0x0000D008 + 0x40*(n-64), n=64...127) DMA_RX

Note: Additional address(es): 0x0D008 + 0x40*(n-64), n=64...127.

7.2.2.9.4 Receive Descriptor Head - RDH[n] (0x00001010 + 0x40*n, n=0...63 and 0x0000D010 + 0x40*(n-64), n=64...127) DMA_RX

Note: Additional address(es): 0x0D010 + 0x40*(n-64), n=64...127.

7.2.2.9.5 Split Receive Control Registers - SRRCTL[n] (0x00001014 + 0x40*n, n=0...63 and 0x0000D014 + 0x40*(n-64), n=64...127) DMA_RX

SRRCTL[0...15] are also mapped to address 0x02100... to maintain compatibility with the 82598.

Note: Additional address(es): 0x0D014 + 0x40*(n-64), n=64...127 / 0x02100 + 4*n, [n=0...15]. BSIZEHEADER must be bigger than 0 if *DESCTYPE* is equal to 010b, 011b, 100b or 101b.

7.2.2.9.6 Receive Descriptor Tail - RDT[n] (0x00001018 + 0x40*n, n=0...63 and 0x0000D018 + 0x40*(n-64), n=64...127) DMA_RX

This register contains the tail pointer for the receive descriptor buffer. The register points to a 16B datum. Software writes the tail register to add receive descriptors to the hardware free list for the ring. Additional address(es): 0x0D018 + 0x40*(n-64), n=64...127

Note: Software should write an even number to the tail register, if the Packet Split feature is used. The tail pointer should be set to one descriptor beyond the last empty descriptor in Host Descriptor Ring.

7.2.2.9.7 Receive Descriptor Control - RXDCTL[n] (0x00001028 + 0x40*n, n=0...63 and 0x0000D028 + 0x40*(n-64), n=64...127) DMA_RX

7.2.2.9.8 RSC Control - RSCCTL[n] (0x0000102C + 0x40*n, n=0...63 and 0x0000D02C + 0x40*(n-64), n=64...127) DMA_RX

Note: Additional address(es): 0x0D02C + 0x40*(n-64), n=64...127.

7.2.2.9.9 Split Receive Control Registers - SRRCTL_ALIAS[n] (0x00002100 + 0x4*n, n=0...15; RW) DMA_RX

SRRCTL[0...15] are also mapped to address 0x02100... to maintain compatibility with the 82598.

Fields definitions are the same as defined in Section [7.2.2.9.5.](#page-355-0)

7.2.2.9.10 Receive DMA Control Register - RDRXCTL (0x00002F00) DMA_RX

7.2.2.9.11 Receive Control Register - RXCTRL (0x00003000) DBU_RX

7.2.2.9.12 Receive Packet Buffer Size - RXPBSIZE[n] (0x00003C00 + 0x4*n, n=0...7) DBU_RX

7.2.2.10 Transmit Registers

7.2.2.10.1 Tx Packet Buffer Threshold - TXPBTHRESH[n] (0x00004950 + 0x4*n, n=0...7) DMA_TX

7.2.2.10.2 DMA Tx Control - DMATXCTL (0x00004A80) DMA_TX

7.2.2.10.3 DMA Tx TCP Flags Control Low - DTXTCPFLGL (0x00004A88) DMA_TX

This register holds the "mask" bits for the TCP flags in Tx segmentation (described in Section 7.2.4.7.1 and Section 7.2.4.7.2).

7.2.2.10.4 DMA Tx TCP Flags Control High - DTXTCPFLGH (0x00004A8C) DMA_TX

This register holds the "mask" bits for the TCP flags in Tx segmentation (described in Section 7.2.4.7.3).

7.2.2.10.5 Transmit Descriptor Base Address Low - TDBAL[n] (0x00006000 + 0x40*n, n=0...127) DMA_TX

Note: This register contains the lower bits of the 64-bit descriptor base address. The lower 7 bits are ignored. The Transmit Descriptor Base Address must point to a 128-byte aligned block of data.

7.2.2.10.6 Transmit Descriptor Base Address High - TDBAH[n] (0x00006004 + 0x40*n, n=0...127) DMA_TX

7.2.2.10.7 Transmit Descriptor Length - TDLEN[n] (0x00006008 + 0x40*n, n=0...127) DMA_TX

7.2.2.10.8 Transmit Descriptor Head - TDH[n] (0x00006010 + 0x40*n, n=0...127) DMA_TX

Notes: This register contains the head pointer for the transmit descriptor ring. It points to a 16-byte datum. Hardware controls this pointer.

The values in these registers might point to descriptors that are still not in the host memory. As a result, the host cannot rely on these values in order to determine which descriptor to release.

The only time that software should write to this register is after a reset (hardware reset or CTRL.*RST*) and before enabling the transmit function (TXDCTL.*ENABLE*). If software were to write to this register while the transmit function was enabled, the on-chip descriptor buffers might be invalidated and hardware could become confused.

7.2.2.10.9 Transmit Descriptor Tail - TDT[n] (0x00006018 + 0x40*n, n=0...127) DMA_TX

Note: This register contains the tail pointer for the transmit descriptor ring. It points to a 16-byte datum. Software writes the tail pointer to add more descriptors to the transmit ready queue. Hardware attempts to transmit all packets referenced by descriptors between head and tail.

7.2.2.10.10 Transmit Descriptor Control - TXDCTL[n] (0x00006028 + 0x40*n, n=0...127) DMA_TX

Notes: This register controls the fetching and write back of transmit descriptors. The three threshold values are used to determine when descriptors are read from and written to host memory. When *WTHRESH* = 0b, only descriptors with the RS bit set are written back.

For *PTHRESH* and *HTHRESH* recommended settings, see Section 7.2.3.4.

7.2.2.10.11 Tx Descriptor Completion Write Back Address Low - TDWBAL[n] (0x00006038 + 0x40*n, n=0...127) DMA_TX

7.2.2.10.12 Tx Descriptor Completion Write Back Address High - TDWBAH[n] (0x0000603C + 0x40*n, n=0...127) DMA_TX

7.2.2.10.13 DMA Tx TCP Max Allow Size Requests - DTXMXSZRQ (0x00008100) DMA_TX

This register limits the total number of data bytes that might be in outstanding PCIe requests from the host memory. This allows requests to send low latency packets to be serviced in a timely manner, as this request is serviced right after the current outstanding requests are completed.

7.2.2.10.14 Multiple Transmit Queues Command Register - MTQC (0x00008120) DMA_TX

Notes: For permitted value and functionality of *VT_ENA*, and *NUM_TC_OR_Q*. For Tx queue assignment in VT mode, refer to Tx Queuing Schemes Table in Tx Queues Assignment Section.

Field	Bit(s)	Init.	Type	Description
RESERVED		0b	RW	Reserved.
VT ENA		0b	RW	Virtualization Enabled Mode. When set, the device supports either 16, 32, or 64 Pools. This bit should be set the same as PFVTCTL.VT ENA.
NUM TC OR O	3:2	0x0	RW	Number of TCs or Number of Tx Queues per Pools. See functionality in the Tx Queues Assignment section
RESERVED	31:4	0x0	RSV	Reserved.

This register can be modified only as part of the init phase.

7.2.2.10.15 Transmit Packet Buffer Size - TXPBSIZE[n] (0x0000CC00 + 0x4*n, n=0...7) DBU_TX

7.2.2.10.16 Manageability Transmit TC Mapping - MNGTXMAP (0x0000CD10) DBU_TX

7.2.2.10.17 Tags Ethertypes - TAG_ETYPE (0x00017100) DMA_TX

7.2.2.11 Timers Registers

7.2.2.11.1 TCP Timer - TCPTIMER (0x0000004C) Target

7.2.2.12 Flow Director Registers

These registers are used to control the flow director functionality.

7.2.2.12.1 Flow Director Filters Control Register - FDIRCTRL (0x0000EE00) DBU_RX

Note: This register should be configured ONLY as part of the Flow Director init flow or Clearing the Flow Director table. Programming of this register with non zero value *PBALLOC* init the Flow Director table.

7.2.2.12.2 Flow Director Filters Source IPv6 - FDIRSIPV6[n] (0x0000EE0C + 0x4*n, n=0...2) DBU_RX

7.2.2.12.3 Flow Director Filters IP SA - FDIRIPSA (0x0000EE18) DBU_RX

7.2.2.12.4 Flow Director Filters IP DA - FDIRIPDA (0x0000EE1C) DBU_RX

7.2.2.12.5 Flow Director Filters Port - FDIRPORT (0x0000EE20) DBU_RX

7.2.2.12.6 Flow Director Filters VLAN and FLEX bytes - FDIRVLAN (0x0000EE24) DBU_RX

7.2.2.12.7 Flow Director Filters Hash Signature - FDIRHASH (0x0000EE28) DBU_RX

7.2.2.12.8 Flow Director Filters Command register - FDIRCMD (0x0000EE2C) DBU_RX

7.2.2.12.9 Flow Director Filters Free - FDIRFREE (0x0000EE38) DBU_RX

7.2.2.12.10 Flow Director Filters DIPv4 Mask - FDIRDIP4M (0x0000EE3C) DBU_RX

7.2.2.12.11 Flow Director Filters Source IPv4 Mask - FDIRSIP4M (0x0000EE40) DBU_RX

7.2.2.12.12 Flow Director Filters TCP Mask - FDIRTCPM (0x0000EE44) DBU_RX

7.2.2.12.13 Flow Director Filters UDP Mask - FDIRUDPM (0x0000EE48) DBU_RX

7.2.2.12.14 Flow Director Filters Length - FDIRLEN (0x0000EE4C) DBU_RX

7.2.2.12.15 Flow Director Filters Usage Statistics - FDIRUSTAT (0x0000EE50) DBU_RX

7.2.2.12.16 Flow Director Filters Failed Usage Statistics - FDIRFSTAT (0x0000EE54) DBU_RX

7.2.2.12.17 Flow Director Filters Match Statistics - FDIRMATCH (0x0000EE58) DBU_RX

7.2.2.12.18 Flow Director Filters Miss Match Statistics - FDIRMISS (0x0000EE5C) DBU_RX

7.2.2.12.19 Flow Director Filters Lookup Table HASH Key - FDIRHKEY (0x0000EE68) DBU_RX

7.2.2.12.20 Flow Director Filters Signature HASH Key - FDIRSKEY (0x0000EE6C) DBU_RX

7.2.2.12.21 Flow Director Filters Other Mask - FDIRM (0x0000EE70) DBU_RX

7.2.2.12.22 Flow Director Filters IPv6 Mask - FDIRIP6M (0x0000EE74) DBU_RX

7.2.2.12.23 Flow Director Filters SCTP Mask - FDIRSCTPM (0x0000EE78) DBU_RX

7.2.2.13 MAC Registers

7.2.2.13.1 Highlander Control 0 Register - HLREG0 (0x00004240) MAC

7.2.2.13.2 Highlander Status 1 Register - HLREG1 (0x00004244) MAC

7.2.2.13.3 Pause and Pace Register - PAP (0x00004248) MAC

7.2.2.13.4 Max Frame Size - MAXFRS (0x00004268) MAC

7.2.2.13.5 Link Status Register - LINKS (0x000042A4) MAC

7.2.2.13.6 MAC Manageability Control Register - MMNGC (0x000042D0) MAC

7.2.2.13.7 MAC Control Register - MACC (0x00004330) MAC

7.2.2.13.8 PHY Indirect Access Control - PHY_INDIRECT_CTRL (0x00011144) PCIe_GLUE

This register is used for indirect access to the PHY and PCS registers. It is used to set the address plus other controls.

7.2.2.13.9 PHY Indirect Access Data - PHY_INDIRECT_DATA (0x00011148) PCIe_GLUE

This register is used for indirect access to the PHY and PCS registers. A write to this register would trigger a write operation that would write the data written to this register based on the information in the PHY Indirect Ctrl register. A read from this register would trigger a read operation that would read data based on the information in the PHY Indirect Ctrl register.

7.2.2.14 Statistic Registers

General Notes:

- All Statistics registers are cleared on read. In addition, they stick at 0xFF...F when the maximum value is reached.
- For the receive statistics, it should be noted that a packet is indicated as received if it passes the device filters and is placed into the packet buffer memory. A packet does not have to be DMA'd to host memory in order to be counted as received.
- Due to divergent paths between interrupt generation and logging of relevant statistics counts, it might be possible to generate an interrupt to the system for a noteworthy event prior to the associated statistics count actually being incremented. This is extremely unlikely due to expected delays associated with the system interrupt collection and ISR delay, but might be an explanation for interrupt statistics values that do not quite make sense. Hardware guarantees that any event noteworthy of inclusion in a statistics count is reflected in the appropriate count within 1's; a small time-delay prior to reading the statistics might be required to avoid a potential mismatch between and interrupt and its cause.
- If RSC is enabled, statistics are collected before RSC is applied to the packets.
- If TSO is enabled, statistics are collected after segmentation.
- All byte (octet) counters composed of two registers can be fetched by two consecutive 32-bit accesses while reading the low 32-bit register first or a single 64-bit access.
- All receive statistic counters count the packets and bytes before coalescing by the RSC logic.
- All receive statistic counters in the filter unit (listed below) might count packets that might be dropped by the packet buffer or receive DMA. Same comment is valid for the byte counters associated with these packet counters: PRC64; PRC127; PRC255; PRC511; PRC1023; PRC1522; BPRC; MPRC; GPRC; RXNFGPC; RUC; ROC.

Statistics Hierarchy:

The following diagrams describe the relations between the packet flow and the different statistic counters.

- Figure 8.1, "Transmit Flow Statistics"
- Figure 8.2, "Receive Flow Statistics"

7.2.2.14.1 Queue Packets Received Count - QPRC[n] (0x00001030 + 0x40*n, n=0...15) DMA_RX

7.2.2.14.2 Queue Bytes Received Count Low - QBRC_L[n] (0x00001034 + 0x40*n, n=0...15) DMA_RX

7.2.2.14.3 Queue Bytes Received Count High - QBRC_H[n] (0x00001038 + 0x40*n, n=0...15) DMA_RX

7.2.2.14.4 Queue Packets Received Drop Count - QPRDC[n] (0x00001430 + 0x40*n, n=0...15) DMA_RX

7.2.2.14.5 Receive Queue Statistic Mapping Registers - RQSMR[n] (0x00002300 + 0x4*n, n=0...31) DMA_RX

These registers define the mapping of the receive queues to the per queue statistics. Several queues can be mapped to a single statistic register. Each statistic register counts the number of packets and bytes of all the queues that are mapped to that statistics. The registers counting Rx queue statistics are: QPRC; QBRC; QPRDC.

For example, setting RQSMR[0].*Q_MAP_0* to "3" maps Rx queue 0 to the counters QPRC[3], QBRC[3], and QPRDC[3]. Setting RQSMR[2].*Q_MAP_1* to "5" maps Rx queue 9 to the QPRC[5], QBRC[5], and QPRDC[5].

7.2.2.14.6 Rx DMA Statistic Counter Control - RXDSTATCTRL (0x00002F40) DMA_RX

7.2.2.14.7 DMA Good Rx Packet Counter - RXDGPC (0x00002F50) DMA_RX

7.2.2.14.8 DMA Good Rx Byte Counter Low - RXDGBCL (0x00002F54) DMA_RX

7.2.2.14.9 DMA Good Rx Byte Counter High - RXDGBCH (0x00002F58) DMA_RX

7.2.2.14.10 DMA Duplicated Good Rx Packet Counter - RXDDPC (0x00002F5C) DMA_RX

7.2.2.14.11 DMA Duplicated Good Rx Byte Counter Low - RXDDBCL (0x00002F60) DMA_RX

7.2.2.14.12 DMA Duplicated Good Rx Byte Counter High - RXDDBCH (0x00002F64) DMA_RX

7.2.2.14.13 DMA Good Rx LPBK Packet Counter - RXLPBKPC (0x00002F68) DMA_RX

7.2.2.14.14 DMA Good Rx LPBK Byte Counter Low - RXLPBKBCL (0x00002F6C) DMA_RX

7.2.2.14.15 DMA Good Rx LPBK Byte Counter High - RXLPBKBCH (0x00002F70) DMA_RX

7.2.2.14.16 DMA Duplicated Good Rx LPBK Packet Counter - RXDLPBKPC (0x00002F74) DMA_RX

7.2.2.14.17 DMA Duplicated Good Rx LPBK Byte Counter Low - RXDLPBKBCL (0x00002F78) DMA_RX

7.2.2.14.18 DMA Duplicated Good Rx LPBK Byte Counter High - RXDLPBKBCH (0x00002F7C) DMA_RX

7.2.2.14.19 BMC2OS Packets Received by Host - B2OGPRC (0x00002F90) DMA_RX

This register counts the total number of packets originating from the BMC that were reached the host. When the internal switch is enabled, each replication of a BMC to host packet is counted. Counter is cleared when read by driver. Counter is also cleared by PCIe reset and Software reset. When reaching maximum value counter does not wrap-around.

7.2.2.14.20 CRC Error Count - CRCERRS (0x00004000) STAT

7.2.2.14.21 Illegal Byte Error Count - ILLERRC (0x00004004) STAT

7.2.2.14.22 Error Byte Count - ERRBC (0x00004008) STAT

7.2.2.14.23 MAC short Packet Discard Count - MSPDC (0x00004010) STAT

7.2.2.14.24 Bad SFD Count - MBSDC (0x00004018) STAT

7.2.2.14.25 MAC Local Fault Count - MLFC (0x00004034) STAT

7.2.2.14.26 MAC Remote Fault Count - MRFC (0x00004038) STAT

7.2.2.14.27 LINK Down Counter - LINK_DN_CNT (0x0000403C) STAT

Counts the number of link down events in the MAC.

7.2.2.14.28 Receive Length Error Count - RLEC (0x00004040) STAT

7.2.2.14.29 Error Packets VLAN Mismatch Counter - ERR_PKT_VLAN_MIS_CNT (0x00004044) STAT

Counts the number of packets dropped due to VLAN filtering mismatch.

7.2.2.14.30 Error Packet Address Mismatch Counter - ERR_PKT_ADD_MIS_CNT (0x00004048) STAT

Counts the number of packets dropped due to address filtering mismatch.

7.2.2.14.31 Packets Received [64 Bytes] Count - PRC64 (0x0000405C) STAT

7.2.2.14.32 Packets Received [65-127 Bytes] Count - PRC127 (0x00004060) STAT

7.2.2.14.33 Packets Received [128-255 Bytes] Count - PRC255 (0x00004064) STAT

7.2.2.14.34 Packets Received [256-511 Bytes] Count - PRC511 (0x00004068) STAT

7.2.2.14.35 Packets Received [512-1023 Bytes] Count - PRC1023 (0x0000406C) STAT

7.2.2.14.36 Packets Received [1024 to Max Bytes] Count - PRC1522 (0x00004070) STAT

7.2.2.14.37 Good Packets Received Count - GPRC (0x00004074) STAT

7.2.2.14.38 Broadcast Packets Received Count - BPRC (0x00004078) STAT

7.2.2.14.39 Multicast Packets Received Count - MPRC (0x0000407C) STAT

7.2.2.14.40 Good Packets Transmitted Count - GPTC (0x00004080) STAT

7.2.2.14.41 Good Octets Received Count Low - GORCL (0x00004088) STAT

7.2.2.14.42 Good Octets Received Count High - GORCH (0x0000408C) STAT

7.2.2.14.43 Good Octets Transmitted Count Low - GOTCL (0x00004090) STAT

7.2.2.14.44 Good Octets Transmitted Count High - GOTCH (0x00004094) STAT

7.2.2.14.45 Receive Undersize Count - RUC (0x000040A4) STAT

7.2.2.14.46 Receive Fragment Count - RFC (0x000040A8) STAT

7.2.2.14.47 Receive Oversize Count - ROC (0x000040AC) STAT

7.2.2.14.48 Receive Jabber Count - RJC (0x000040B0) STAT

7.2.2.14.49 Management Packets Received Count - MNGPRC (0x000040B4) STAT

7.2.2.14.50 Management Packets Dropped Count - MNGPDC (0x000040B8) STAT

7.2.2.14.51 Total Octets Received Low - TORL (0x000040C0) STAT

7.2.2.14.52 Total Octets Received High - TORH (0x000040C4) STAT

7.2.2.14.53 Total Packets Received - TPR (0x000040D0) STAT

7.2.2.14.54 Total Packets Transmitted - TPT (0x000040D4) STAT

7.2.2.14.55 Packets Transmitted (64 Bytes) Count - PTC64 (0x000040D8) STAT

7.2.2.14.56 Packets Transmitted [65-127 Bytes] Count - PTC127 (0x000040DC) STAT

7.2.2.14.57 Packets Transmitted [128-255 Bytes] Count - PTC255 (0x000040E0) STAT

7.2.2.14.58 Packets Transmitted [256-511 Bytes] Count - PTC511 (0x000040E4) STAT

7.2.2.14.59 Packets Transmitted [512-1023 Bytes] Count - PTC1023 (0x000040E8) STAT

7.2.2.14.60 Packets Transmitted [Greater than 1024 Bytes] Count - PTC1522 (0x000040EC) STAT

7.2.2.14.61 Multicast Packets Transmitted Count - MPTC (0x000040F0) STAT

7.2.2.14.62 Broadcast Packets Transmitted Count - BPTC (0x000040F4) STAT

7.2.2.14.63 XSUM Error Count - XEC (0x00004120) STAT

Note: XSUM errors are not counted when a packet has any MAC error (CRC, length, under-size, over-size, byte error or symbol error).

7.2.2.14.64 Priority XON Received Count - PXONRXCNT[n] (0x00004140 + 0x4*n, n=0...7) STAT

Note: These counters are similar to the PXONRXC[n] in the82598 that were in address 0x0CF00 + 4*n, n=0...7.

7.2.2.14.65 Priority XOFF Received Count - PXOFFRXCNT[n] (0x00004160 + 0x4*n, n=0...7) STAT

Note: These counters are similar to the PXOFFRXC[n] in the82598 that were in address 0x0CF20 + 4*n, n=0...7.

7.2.2.14.66 Total Unicast Packets Received (BMC copy) - BUPRC (0x00004180) STAT

This register counts the number of good (no errors) unicast packets received from the network. This register does not count unicast packets received that fail to pass address filtering. This register does not count packets counted by the Missed Packet Count (MPC) register. This register does not count flow control packets. Packets sent to the manageability engine are included in this counter. This register is available to the firmware only.

7.2.2.14.67 BMC Total Multicast Packets Received - BMPRC (0x00004184) STAT

This register counts the same events as the MPRC register (Section 8.0.1.24.25) for the BMC usage. This register is available to the firmware only.

7.2.2.14.68 Total Broadcast Packets Received (BMC copy) - BBPRC (0x00004188) STAT

This register counts the same events as the BPRC register (Section8.0.1.24.24) for the BMC usage. This register is available to the firmware only.

7.2.2.14.69 Total Unicast Packets Transmitted (BMC copy) - BUPTC (0x0000418C) STAT

This register counts the number of unicast packets transmitted. This register is available to the firmware only.

7.2.2.14.70 BMC Total Multicast Packets Transmitted - BMPTC (0x00004190) STAT

This register counts the same events as the MPTC register (Section 8.0.1.24.67) for the BMC usage. This register is available to the firmware only.

7.2.2.14.71 Total Broadcast Packets Transmitted (BMC copy) - BBPTC (0x00004194) STAT

This register counts the same events as the BPTC register (Section 8.0.1.24.68) for the BMC usage. This register is available to the firmware only.

7.2.2.14.72 BMC FCS Receive Errors - BCRCERRS (0x00004198) STAT

This register counts the same events as the CRCERRS register (Section 8.0.1.24.1) for the BMC usage. This register is available to the firmware only.

7.2.2.14.73 BMC Pause XON Frames Received - BXONRXC (0x0000419C) STAT

This register counts the same events as the XONRXC register (Section 8.0.1.24.10) for the BMC usage. This register is available to the firmware only.

7.2.2.14.74 Link XON Received Count - LXONRXCNT (0x000041A4) STAT

7.2.2.14.75 Link XOFF Received Count - LXOFFRXCNT (0x000041A8) STAT

Note: This counter is similar to the LXOFFRXC in the 82598 that was in address 0x0CF68.

7.2.2.14.76 Good Rx Non-Filtered Packet Counter - RXNFGPC (0x000041B0) STAT

7.2.2.14.77 Good Rx Non-Filter Byte Counter Low - RXNFGBCL (0x000041B4) STAT

7.2.2.14.78 Good Rx Non-Filter Byte Counter High - RXNFGBCH (0x000041B8) STAT

7.2.2.14.79 BMC2OS Packets Sent by BMC - B2OSPC (0x000041C0) STAT

This register counts the total number of transmitted packets sent from the manageability path that were sent to host. This includes packets received by the host and packet dropped in the device due to congestion conditions. Counter is cleared when read by driver. Counter is also cleared by PCIe reset and Software reset. When reaching maximum value counter does not wrap-around.

7.2.2.14.80 OS2BMC packets received by BMC - O2BGPTC (0x000041C4) STAT

This register counts the total number of packets originating from the host that reached the NC-SI interface. Counter is cleared when read by driver. Counter is also cleared by PCIe reset and Software reset. When reaching maximum value counter does not wrap-around.

7.2.2.14.81 BMC Pause XOFF Frames Received - BXOFFRXC (0x000041E0) STAT

This register counts the same events as the XOFFRXC register (Section 8.0.1.24.12) for the BMC usage. This register is available to the firmware only.

7.2.2.14.82 BMC Pause XON Frames Transmitted - BXONTXC (0x000041E4) STAT

This register counts the same events as the XONTXC register (Section 8.0.1.24.9) for the BMC usage. This register is available to the firmware only.

7.2.2.14.83 BMC Pause XOFF Frames Transmitted - BXOFFTXC (0x000041E8) STAT

This register counts the same events as the XOFFTXC register (Section 8.0.1.24.11) for the BMC usage. This register is available to the firmware only.

7.2.2.14.84 Sideband Receive Dropped Packet Count - B2OSDPC (0x000041F0) STAT

7.2.2.14.85 Fiber Channel CRC Error Count - FCCRC (0x00005118) RX_Filter

7.2.2.14.86 Queue Packets Transmitted Count - QPTC_ALIAS[n] (0x00006030 + 0x40*n, n=0...15; RC) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.14.88](#page-394-0).

7.2.2.14.87 Transmit Queue Statistic Mapping Registers - TQSM[n] (0x00008600 + 0x4*n, n=0...31) DMA_TX

These registers define the mapping of the transmit queues to the per queue statistics. Several queues can be mapped to a single statistic register. Each statistic register counts the number of packets and bytes of all the queues that are mapped to that statistics. The registers counting Tx queue statistics are: QPTC; QBTC.

7.2.2.14.88 Queue Packets Transmitted Count - QPTC[n] (0x00008680 + 0x4*n, n=0...15) DMA_TX

These registers are mapped also to 0x06030... to maintain compatibility with the 82598.

Note: Additional address(es): 0x06030 + 0x40*n, n=0...15.

7.2.2.14.89 Queue Bytes Transmitted Count Low - QBTC_L[n] (0x00008700 + 0x8*n, n=0...15) DMA_TX

7.2.2.14.90 Queue Bytes Transmitted Count High - QBTC_H[n] (0x00008704 + 0x8*n, n=0...15) DMA_TX

7.2.2.14.91 Switch Security Violation Packet Count - SSVPC (0x00008780) DMA_TX

7.2.2.14.92 DMA Good Tx Packet Counter - TXDGPC (0x000087A0) DMA_TX

7.2.2.14.93 DMA Good Tx Byte Counter Low - TXDGBCL (0x000087A4) DMA_TX

7.2.2.14.94 DMA Good Tx Byte Counter High - TXDGBCH (0x000087A8) DMA_TX

7.2.2.14.95 OS2BMC packets transmitted by host - O2BSPC (0x000087B0) DMA_TX

This register counts the total number of packets originating from the function that were sent to the manageability path. This includes packets received by the BMC and packet dropped in the integrated 10 GbE LAN controller due to congestion conditions or due to anti spoof check. Counter is cleared when read by driver. Counter is also cleared by PCIe reset and Software reset. When reaching maximum value counter does not wrap-around.

7.2.2.15 Wake-Up and Proxy Control Registers

7.2.2.15.1 Wake Up Control Register - WUC (0x00005800) RX_Filter

Note: The *PME_EN* and *PME_STATUS* bits are reset when global reset is 0. When AUX_PWR=0, these bits are also reset by the assertion of PE_RST_N.

Field	Bit(s)	Init.	Type	Description
RESERVED	Ω	0b	RSV	Reserved.
PME EN	1	0b	RW	PME Enable. This bit is used by the software device driver to read the PME EN bit of the Power Management Control/Status Register (PMCSR) without writing to the PCIe configuration space. Writing a 1b to this bit clears it. Note: Software should not modify this bit while PME Enablement is active.
PME STATUS	\mathcal{P}	0b	RW1C	PME Status. This bit is set when the integrated 10 GbE LAN controller receives a wake-up event. It is the same as the PME STATUS bit in the Power Management Control/Status Register (PMCSR). Writing a 1b to this bit clears it. The PME STATUS bit in the PMCSR is also cleared.
RESERVED	3	0b	RSV	Reserved.
WKEN	4	1 _b	RW	WKEN. This bit can be cleared to disable the PE_WAKE_N pin assertion $(= 0)$ even if APM is enabled in the shared SPI Flash. In this case, PMCSR and WUS wake-up statuses are invalid. This bit should not be cleared while in ACPI mode. Note:
RESERVED	31:5	0x0	RSV	Reserved.

7.2.2.15.2 Wake Up Filter Control Register - WUFC (0x00005808) RX_Filter

Note: This register is used to enable each of the pre-defined and flexible filters for wake up support. A value of one means the filter is turned on, and a value of zero means the filter is turned off.

7.2.2.15.3 Wake Up Status Register - WUS (0x00005810) RX_Filter

Note: This register is used to record statistics about all Wake Up packets received. If a packet matches multiple criteria than multiple bits are set by hardware. Software writing a 1b to any bit clears that bit. This register is not cleared when PE_RST_N is asserted. It is only cleared when global reset is de-asserted or when cleared by the driver.

7.2.2.15.4 IP Address Valid - IPAV (0x00005838) RX_Filter

The IP Address Valid indicates whether the IP addresses in the IP Address Table are valid.

7.2.2.15.5 IPv4 Address Table - IP4AT[n] (0x00005840 + 0x8*n, n=0...3) RX_Filter

4 x IPv4 addresses for ARP/IPv4 Request packet and Directed IPv4 packet wake up. IPv4[0] is loaded from MIPAF words in the shared SPI Flash.

7.2.2.15.6 IPv6 Address Table - IP6AT[n] (0x00005880 + 0x4*n, n=0...3) RX_Filter

First IPv6 addresses for Neighbor Discovery packet filtering and Directed IPv6 packet wake up.

7.2.2.15.7 IPv6 Address Table Extended - IP6AT_EXT[n] (0x00005990 + 0x4*n, n=0...11) RX_Filter

3 x IPv6 addresses for Neighbor Discovery packet filtering.

7.2.2.15.8 Wake Up Packet Memory (128 Bytes) - WUPM[n] (0x00005A00 + 0x4*n, n=0...31) RX_Filter

7.2.2.15.9 Proxying Status Register - PROXYS (0x00005F60) RX_Filter

This register is used to record statistics about all Proxying packets received. If a packet matches multiple criteria then multiple bits could be set. Writing a 1b to any bit clears that bit. This register is not cleared when RST# is asserted. It is only cleared when global reset is deasserted or when cleared by the software device driver. Noted additional packets are received that matches one of the wake-up filters, after the original wake-up packet is received, the PROXYS register is updated with the matching filters accordingly.

7.2.2.15.10 Proxying Filter Control Register - PROXYFC (0x00005F64) RX_Filter

This register is used to enable each of the pre-defined filters for Proxying support. This register is not cleared when RST# is asserted. It is only cleared when global reset is deasserted or when cleared by the software device driver.

7.2.2.15.11 Filter DW Even - FHFT_FILTER_DW_EVEN[n,m] (0x00009000 + 0x10*n + 0x100*m, n=0...15, m=0...3 and 0x00009600 + 0x10*(n-16) + 0x100*m, n=16...31, m=0...3) RX_Filter

7.2.2.15.12 Filter DW Odd - FHFT_FILTER_DW_ODD[n,m] (0x00009004 + 0x10*n + 0x100*m, n=0...15, m=0...3 and 0x00009604 + 0x10*(n-16) + 0x100*m, n=16...31, m=0...3) RX_Filter

7.2.2.15.13 Filter Mask - FHFT_FILTER_MASK[n,m] (0x00009008 + 0x10*n + 0x100*m, n=0...15, m=0...3 and 0x00009608 + 0x10*(n-16) + 0x100*m, n=16...31, m=0...3) RX_Filter

7.2.2.15.14 Filter Length - FHFT_FILTER_LENGTH[n,m] (0x0000900C + 0x10*n + 0x100*m, n=0...15, m=0...3 and 0x0000960C + 0x10*(n-16) + 0x100*m, n=16...31, m=0...3) RX_Filter

7.2.2.16 Management Filters Registers

The Management Filters registers are RO for the host. These registers are initialized at LAN Power Good and can be loaded from the shared SPI Flash by the manageability firmware.

7.2.2.16.1 Management VLAN TAG Value - MAVTV[n] (0x00005010 + 0x4*n, n=0...7) RX_Filter

7.2.2.16.2 Management Flex UDP/TCP Ports - MFUTP[n] (0x00005030 + 0x4*n, n=0...7) RX_Filter

Note: Each 32-bit register (n=0,...,7) refers to two port filters (register 0 refers to ports 0&1, register 2 refers to ports 2&3, etc.). SCTP packets do not match the MFUTP filters. MFUTP filters are programmed in Network order.

7.2.2.16.3 BMC IP Address Register - BMCIP[n] (0x00005050 + 0x4*n, n=0...3) RX_Filter

These registers contains the BMC IP Address table.

7.2.2.16.4 BMC IP Valid Register - BMCIPVAL (0x00005060) RX_Filter

This register indicates the type of IP address stored in the IPVAL register and indicates if a valid address is stored.

7.2.2.16.5 Manageability Decision Filters Ext - MDEF_EXT[n] (0x00005160 + 0x4*n, n=0...7) RX_Filter

7.2.2.16.6 Management Ethernet Type Filters - METF[n] (0x00005190 + 0x4*n, n=0...3) RX_Filter

7.2.2.16.7 Management Control Register - MANC (0x00005820) RX_Filter

7.2.2.16.8 Manageability Only Traffic - MNGONLY (0x00005864) RX_Filter

7.2.2.16.9 Manageability Decision Filters - MDEF[n] (0x00005890 + 0x4*n, n=0...7) RX_Filter

7.2.2.16.10 Manageability IP Address Filter - MIPAF[n,m] (0x000058B0 + 0x4*n + 0x10*m, n=0...3, m=0...3) RX_Filter

7.2.2.16.11 Manageability Ethernet MAC Address Low - MMAL[n] (0x00005910 + 0x8*n, n=0...3) RX_Filter

7.2.2.16.12 Manageability Ethernet MAC Address High - MMAH[n] (0x00005914 + 0x8*n, n=0...3) RX_Filter

7.2.2.16.13 FTFT Filter DW Even Words - FTFT_FILTER_EVEN[n] (0x00009400 + 0x10*n, n=0...15) RX_Filter

The Flexible TCO Filter Table registers (FTFT) contains a 128B pattern and a corresponding 128-bit mask array. If enabled, the first 128 bytes of the received packet are compared against the nonmasked bytes in the FTFT register. Each 128B filter is composed of 32 DW entries FTFT_FILTER_ODD and FTFT_FILTER_EVEN), where each 2 Dews are accompanied by an 8-bit mask (FTFT_FILTER_MASK), one bit per filter byte. 15:8] etc. The mask field is set so that bit 0 in the mask masks byte 0, bit 1 masks byte 1 etc.? A value of 1 in the mask field means that the appropriate byte in the filter should be compared to the appropriate byte in the incoming packet. The FTFT_FILTER_LENGTH register indicates the number of bytes to compare.

Notes: The mask field must be 8 bytes aligned even if the length field is not 8 bytes aligned as hardware implementation compares 8 bytes at a time so it should get extra masks until the end of the next quad word. Any mask bit that is located after the length should be set to 0 indicating no comparison should be done.

In case the actual length which is defined by the length field register and the mask bits is not 8 bytes aligned there might be a case that a packet which is shorter then the actual required length passes the flexible filter. This might happen due to comparison of up to 7 bytes that come after the packet but are not a real part of the packet.

The last DW of each filter contains a length field defining the number of bytes from the beginning of the packet compared by this filter. If actual packet length is less than length specified by this field, the filter fails. Otherwise, it depends on the result of actual byte comparison. The value should not be greater than 128.

FTFT registers are configured by firmware.

7.2.2.16.14 FTFT Filter DW Odd Words - FTFT_FILTER_ODD[n] (0x00009404 + 0x10*n, n=0...15) RX_Filter

7.2.2.16.15 FTFT Filter Mask - FTFT_FILTER0_MASK[n] (0x00009408 + 0x10*n, n=0...15) RX_Filter

7.2.2.16.16 FTFT Filter Length - FTFT_FILTER0_LENGTH[n] (0x0000940C + 0x10*n, n=0...15) RX_Filter

7.2.2.17 Manageability (ARC subsystem) HOST Interface

Host interface to the ARC subsystem is described in the Manageability Host Interface Section in the Manageability chapter.

7.2.2.17.1 Host ARC Data RAM - ARCRAM[n] (0x00015800 + 0x4*n, n=0...447) MNG

7.2.2.17.2 HOST Interface Control Register - HICR (0x00015F00) MNG

7.2.2.17.3 Firmware Resets Count - FWRESETCNT (0x00015F40) MNG

7.2.2.17.4 Software Semaphore Register - SWSM (0x00015F70) MNG

Software Semaphore, between Hosts/Host Processes.

7.2.2.17.5 Firmware Semaphore Register - FWSM (0x00015F74) MNG

This register is shared by both LAN ports.

Note: This register should be written only by the manageability firmware. The device driver should only read this register. The firmware ignores the shared SPI Flash semaphore in operating system hung states. Bits 15:0 are cleared on firmware reset.

7.2.2.17.6 Software-Firmware Synchronization - SW_FW_SYNC (0x00015F78) MNG

Each bit represent different software semaphore agreed between software and firmware as follows. Bits 4:0 and bits 10:12 are owned by software while bits 9:5 and bits 13:15 are owned by firmware. Note that hardware does not lock access to these bits.

Note: This register is shared by both LAN ports. See SW and FW synchronization Section for more details on software and firmware synchronization.

7.2.2.17.7 Software-Firmware Synchronization - SW_FW_SYNC_MIRR (0x00015F7C; RW) MNG

Each bit represent different software semaphore agreed between software and firmware as follows. Bits 4:0 and bits 10:12 are owned by software while bits 9:5 and bits 13:15 are owned by firmware. Note that hardware does not lock access to these bits

Fields definitions are the same as defined in Section [7.2.2.17.6](#page-410-0).

7.2.2.18 Time Sync (IEEE 1588) Registers

7.2.2.18.1 Time Sync SDP Configuration Register - TSSDP (0x0000003C) Target

This register defines the assignment of SDP pins to the time sync auxiliary capabilities.

7.2.2.18.2 Rx Message Type Register Low - RXMTRL (0x00005120) RX_Filter

7.2.2.18.3 Rx Time Sync Control Register - TSYNCRXCTL (0x00005188) RX_Filter

7.2.2.18.4 Rx Timestamp High - RXSTMPH (0x000051A4) RX_Filter

7.2.2.18.5 Rx Timestamp Low - RXSTMPL (0x000051E8) RX_Filter

7.2.2.18.6 Tx Time Sync Control Register - TSYNCTXCTL (0x00008C00) SEC_TX

7.2.2.18.7 Tx Timestamp Value Low - TXSTMPL (0x00008C04) SEC_TX

7.2.2.18.8 Tx Timestamp Value High - TXSTMPH (0x00008C08) SEC_TX

7.2.2.18.9 System Time Register Low - SYSTIMEL (0x00008C0C) SEC_TX

7.2.2.18.10 System Time Register High - SYSTIMEH (0x00008C10) SEC_TX

7.2.2.18.11 Increment Attributes Register - TIMEINCA (0x00008C14) SEC_TX

7.2.2.18.12 Time Adjustment Offset Register - TIMADJ (0x00008C18) SEC_TX

7.2.2.18.13 TimeSync Auxiliary Control Register - TSAUXC (0x00008C20) SEC_TX

7.2.2.18.14 Target Time Register 0 Low - TRGTTIMEL0 (0x00008C24) SEC_TX

7.2.2.18.15 Target Time Register 0 High - TRGTTIMEH0 (0x00008C28) SEC_TX

7.2.2.18.16 Target Time Register 1 Low - TRGTTIMEL1 (0x00008C2C) SEC_TX

7.2.2.18.17 Target Time Register 1 High - TRGTTIMEH1 (0x00008C30) SEC_TX

7.2.2.18.18 Frequency Out 0 Control Register - FREQOUT0 (0x00008C34) SEC_TX

7.2.2.18.19 Frequency Out 1 Control Register - FREQOUT1 (0x00008C38) SEC_TX

7.2.2.18.20 Auxiliary Time Stamp 0 Register Low - AUXSTMPL0 (0x00008C3C) SEC_TX

7.2.2.18.21 Auxiliary Time Stamp 0 Register High - AUXSTMPH0 (0x00008C40) SEC_TX

7.2.2.18.22 Auxiliary Time Stamp 1 Register Low - AUXSTMPL1 (0x00008C44) SEC_TX

7.2.2.18.23 Auxiliary Time Stamp 1 Register High - AUXSTMPH1 (0x00008C48) SEC_TX

7.2.2.18.24 System Time Register Residue - SYSTIMR (0x00008C58) SEC_TX

7.2.2.18.25 Time Sync Interrupt Cause Register - TSICR (0x00008C60) SEC_TX

Note: Value of register is always read as 0x0. Once ICR.*Time_Sync* is set, internal value of register \r\n should be cleared by write 1b to all bits or cleared by read to enable reception of an additional \r\nICR.*Time_Sync* interrupt.

7.2.2.18.26 Time Sync Interrupt Mask Register - TSIM (0x00008C68) SEC_TX

7.2.2.19 Virtualization PF Registers

7.2.2.19.1 PF VFLR Events Clear - PFVFLREC[n] (0x00000700 + 0x4*n, n=0...1) Target

7.2.2.19.2 PF Mailbox Interrupt Causes Register - PFMBICR[n] (0x00000710 + 0x4*n, n=0...3) Target

Each register handles 16 VFs as defined below.

7.2.2.19.3 PF Mailbox Interrupt Mask Register - PFMBIMR[n] (0x00000720 + 0x4*n, n=0...1) Target

7.2.2.19.4 PF Queue Drop Enable Register - PFQDE (0x00002F04) DMA_RX

7.2.2.19.5 Last Malicious VM - RX - LMVM_RX (0x00002FA4) DMA_RX

7.2.2.19.6 Last VM Misbehavior Cause - RX - LVMMC_RX (0x00002FA8) DMA_RX

Bits in LVMMC_RX register define the cause for blocking the malicious queue that was reported in the LMVM_RX.*MALICIOUS_QUEUE* field when RDRXCTL.*MDP_EN* is set. Refer to "Interrupt on Misbehavior of VM (Malicious Driver Detection)" Section for details of the different bits.

7.2.2.19.7 Wrong Queue Behavior Register - Rx - WQBR_RX[n] (0x00002FB0 + 0x4*n, n=0...3) DMA_RX

7.2.2.19.8 PF Mailbox - PFMAILBOX[n] (0x00004B00 + 0x4*n, n=0...63) Target

7.2.2.19.9 Filter Local Packets Low - PFFLPL (0x000050B0) RX_Filter

7.2.2.19.10 Filter Local Packets High - PFFLPH (0x000050B4) RX_Filter

7.2.2.19.11 PF VM Tx Switch Loopback Enable - PFVMTXSW[n] (0x00005180 + 0x4*n, n=0...1) RX_Filter

7.2.2.19.12 PF Virtual Control Register - PFVTCTL (0x000051B0) RX_Filter

7.2.2.19.13 PF VF Receive Enable - PFVFRE[n] (0x000051E0 + 0x4*n, n=0...1) RX_Filter

This register is reset on common reset cases and on per-function reset cases. Respective bits per VF are reset on VFLR, BME bit clear or on VF software reset. See VF Receive Enable -- PFVFRE / VF Transmit Enable -- PFVFTE for more details.

7.2.2.19.14 PF VM VLAN Insert Register - PFVMVIR[n] (0x00008000 + 0x4*n, n=0...63) DMA_TX

7.2.2.19.15 Last VM Misbehavior Cause - TX - LVMMC_TX (0x00008108) DMA_TX

Bits in LVMMC_TX register define the cause for blocking the malicious queue that was reported in the LMVM_TX.*MALICIOUS_QUEUE* field when DMATXCTL.*MDP_EN* is set. Refer to "Interrupt on Misbehavior of VM (Malicious Driver Detection)" Section for details of the different bits.

Note: Only the first malicious event is registered for each packet. Therefore, if a bit is not set, it does not mean that this event didn't occur, only that another malicious behavior was detected first.

7.2.2.19.16 PF VF Transmit Enable - PFVFTE[n] (0x00008110 + 0x4*n, n=0...1) DMA_TX

This register is reset on common reset cases and on per-function reset cases. Respective bits per VF are reset on VFLR, BME bit clear or on VF software reset. See VF Receive Enable -- PFVFRE / VF Transmit Enable -- PFVFTE for more details.

7.2.2.19.17 Last Malicious VM - TX - LMVM_TX (0x00008124) DMA_TX

7.2.2.19.18 Wrong Queue Behavior Register - Tx - WQBR_TX[n] (0x00008130 + 0x4*n, n=0...3) DMA_TX

7.2.2.19.19 PFVF Anti Spoof Control - PFVFSPOOF[n] (0x00008200 + 0x4*n, n=0...7) DMA_TX

7.2.2.19.20 PF DMA Tx General Switch Control - PFDTXGSWC (0x00008220) DMA_TX

7.2.2.19.21 PF VM 0:31 Error Count Mask - PFVMECM0 (0x00008790) DMA_TX

7.2.2.19.22 PF VM 32:63 Error Count Mask - PFVMECM1 (0x00008794) DMA_TX

7.2.2.19.23 PF VM L2Control Register - PFVML2FLT[n] (0x0000F000 + 0x4*n, n=0...63) RX_Filter

This register controls per VM Inexact L2 Filtering.

7.2.2.19.24 PF VM VLAN Pool Filter - PFVLVF[n] (0x0000F100 + 0x4*n, n=0...63) RX_Filter

Software should initialize these registers before transmit and receive are enabled.

7.2.2.19.25 PF VM VLAN Pool Filter Bitmap - PFVLVFB[n] (0x0000F200 + 0x4*n, n=0...127) RX_Filter

Software should initialize these registers before transmit and receive are enabled.

7.2.2.19.26 PF Unicast Table Array - PFUTA[n] (0x0000F400 + 0x4*n, n=0...127) RX_Filter

There is one register per 32 bits of the Unicast Address Table for a total of 128 registers (the PFUTA[127:0] designation). Software must mask to the desired bit on reads and supply a 32-bit word on writes. The first bit of the address used to access the table is set according to the MCSTCTRL.*MO* field. The 7 MS bits of the Ethernet MAC Address (out of the 12 bits) selects the register index, while the 5 LS bits (out of the 12 bits) selects the bit within a register.

Note: All accesses to this table must be 32 bit. The lookup algorithm is the same one used for the MTA table. This table should be zeroed by software before start of work.

7.2.2.19.27 PF Mirror Rule Control - PFMRCTL[n] (0x0000F600 + 0x4*n, n=0...3) RX_Filter

This register defines mirroring rules for each of 4 destination pools.

7.2.2.19.28 PF Mirror Rule VLAN - PFMRVLAN[n] (0x0000F610 + 0x4*n, n=0...7) RX_Filter

This register defines the VLAN values as listed in the PFVLVF table taking part in the VLAN mirror rule. Registers 0, 4 correspond to rule 0, registers 1, 5 correspond to rule 1, etc. Registers 0-3 correspond to the LSB in the PFVLVF table (e.g. register 0 corresponds to VLAN filters 31:0, while register 4 corresponds to VLAN filters 63:32).

7.2.2.19.29 PF Mirror Rule Pool - PFMRVM[n] (0x0000F630 + 0x4*n, n=0...7) RX_Filter

This register defines which pools are being mirrored to the destination pool.Registers 0, 4 correspond to rule 0, registers 1, 5 correspond to rule 1, etc. Registers 0-3 correspond to the LSB in the pool list (e.g. register 0 corresponds to pools 31:0, while register 4 corresponds to pools 63:32).

7.2.2.19.30 PF VM Tag Insert Register - PFVMTIR[n] (0x00017000 + 0x4*n, n=0...63) DMA_TX

7.2.2.20 Power Management

7.2.2.20.1 DMA Coalescing Control Register - DMACR (0x00002400) DMA_RX

7.2.2.20.2 DMA Coalescing Time to Lx Request - DMCTLX (0x00002404) DMA_RX

7.2.2.20.3 DMA Coalescing Threshold - DMCTH[n] (0x00003300 + 0x4*n, n=0...7) DBU_RX

7.2.2.20.4 EEE TX LPI Count - TLPIC (0x000041F4) STAT

This register counts EEE TX LPI entry events. A EEE TX LPI event occurs when the transmitter enters EEE (IEEE802.3az) LPI state. This register only increments if transmits are enabled and EEE operation is enabled.

7.2.2.20.5 EEE RX LPI Count - RLPIC (0x000041F8) STAT

This register counts EEE RX LPI entry events. A EEE RX LPI event occurs when the receiver detects link partner entry into EEE (IEEE802.3az) LPI state. This register only increments if receives are enabled and EEE operation is enabled.

7.2.2.20.6 Energy Efficient Ethernet (EEE) Setup Register - EEE_SU (0x00004380) MAC

7.2.2.20.7 Energy Efficient Ethernet (EEE) STATUS - EEE_STAT (0x00004398) MAC

7.2.2.20.8 Energy Efficient Ethernet (EEE) Register - EEER (0x000043A0) MAC

7.2.2.20.9 Latency Tolerance Reporting (LTR) Control - LTRC (0x00011708) PCIe

7.2.2.20.10 DMA Coalescing Management Threshold - DMCMNGTH (0x00015F20) MNG

7.2.2.21 VF Registers Mapping in the PF space

7.2.2.21.1 VF Control Register - VFCTRL[n] (0x00000300 + 0x4*n, n=0...63; WO) Target

This register array is the mapping of the VFs VFCTRL registers.

Fields definitions are the same as defined in Section [7.3.3.1.1.](#page-440-0)

7.2.2.21.2 VF Extended Interrupt Cause - VFEICR[n] (0x00000B00 + 0x4*n, n=0...63; RC/ W1C) Interrupt

Fields definitions are the same as defined in Section [7.3.3.2.1.](#page-441-0)

7.2.2.21.3 VF Extended Interrupt Cause Set - VFEICS[n] (0x00000C00 + 0x4*n, n=0...63; WO) Interrupt

Fields definitions are the same as defined in Section [7.3.3.2.2.](#page-441-1)

7.2.2.21.4 VF Extended Interrupt Mask Set/Read - VFEIMS[n] (0x00000D00 + 0x4*n, n=0...63; RWS) Interrupt

Fields definitions are the same as defined in Section [7.3.3.2.3.](#page-441-2)

7.2.2.21.5 VF Extended Interrupt Mask Clear - VFEIMC[n] (0x00000E00 + 0x4*n, n=0...63; WO) Interrupt

Fields definitions are the same as defined in Section [7.3.3.2.4.](#page-441-3)

7.2.2.21.6 VF Good Packets Received Count - VFGPRC[n] (0x0000101C + 0x40*n, n=0...63; RW) DMA_RX

PF mirror of VFGPRC.

Fields definitions are the same as defined in Section [7.3.3.5.1.](#page-445-0)

7.2.2.21.7 VF Good Octets Received Count Low - VFGORC_LSB[n] (0x00001020 + 0x40*n, n=0...63; RW) DMA_RX

PF mirror of VFGORC_LSB.

Fields definitions are the same as defined in Section [7.3.3.5.2.](#page-445-1)

7.2.2.21.8 VF Multiple Receive Queues Command Register - VFMRQC[n] (0x00003400 + 0x4*n, n=0...63; RW) DBU_RX

PF mirror of VFMRQC registers of the VFs.

Fields definitions are the same as defined in Section [7.3.3.3.10](#page-443-0).

7.2.2.21.9 VF Mailbox - VFMAILBOX[n] (0x00004C00 + 0x4*n, n=0...63; RW) Target

This register array is the mapping of the VFMAILBOX registers of the VFs.

Fields definitions are the same as defined in Section [7.3.3.1.5.](#page-440-1)

7.2.2.21.10 VF Extended Interrupt Auto Mask Enable - VFEIAM[n] (0x00004D00 + 0x4*n, n=0...63; RW) Interrupt

Fields definitions are the same as defined in Section [7.3.3.2.5.](#page-441-4)

7.2.2.21.11 VF Interrupt Vector Allocation Registers Misc - VFIVAR_MISC[n] (0x00004E00 + 0x4*n, n=0...63; RW) Interrupt

These registers maps the mailbox interrupt into MSI-X vector (PF mirror). See Mapping of Interrupt Causes Section for more details.

Fields definitions are the same as defined in Section [7.3.3.2.7.](#page-442-0)

7.2.2.21.12 VF Good Packets Transmitted Count - VFGPTC[n] (0x00008300 + 0x4*n, n=0...63; RO) STAT

PF mirror of VFGPTC.

Fields definitions are the same as defined in Section [7.3.3.5.5.](#page-446-0)

7.2.2.21.13 VF Good Octets Transmitted Count LSB - VFGOTC_LSB[n] (0x00008400 + 0x8*n, n=0...63; RO) STAT

PF mirror of VFGOTC LSB.

Fields definitions are the same as defined in Section [7.3.3.5.6.](#page-446-1)

7.2.2.21.14 VF Good Octets Transmitted Count MSB - VFGOTC_MSB[n] (0x00008404 + 0x8*n, n=0...63; RO) STAT

PF mirror of VFGOTC_MSB.

Fields definitions are the same as defined in Section [7.3.3.5.7.](#page-446-2)

7.2.2.21.15 VF Multicast Packets Received Count - VFMPRC[n] (0x0000D01C + 0x40*n, n=0...63; RO) DMA_RX

PF mirror of VFMPRC.

Fields definitions are the same as defined in Section [7.3.3.5.4.](#page-446-3)

7.2.2.21.16 VF Good Octets Received Count High - VFGORC_MSB[n] (0x0000D020 + 0x40*n, n=0...63; RW) DMA_RX

PF mirror of VFGORC_MSB.

Fields definitions are the same as defined in Section [7.3.3.5.3.](#page-445-2)

7.2.2.21.17 VF Interrupt Vector Allocation Registers - VFIVAR[n] (0x00012500 + 0x4*n, n=0...63; RW) Interrupt

These registers map VF interrupt causes into MSI-X vectors (PF mirror). See Mapping of Interrupt Causes Section for more details.

Fields definitions are the same as defined in Section [7.3.3.2.6.](#page-441-5)

7.2.2.21.18 PF Mailbox Memory - PFMBMEM[n,m] (0x00013000 + 0x4*n + 0x40*m, n=0...15, m=0...63; RW) Target

Mailbox Memory for PF and VF Driver Communications. The mailbox size for each VM is 64 bytes accessed by 16 x 32-bit registers. Locations can be accessed as 32- or 64-bit words. This is the mapping of this memory in the PF space.

Fields definitions are the same as defined in Section [7.3.3.1.4.](#page-440-2)

7.2.2.22 MNG_IOSF_SB

7.2.2.22.1 MNG SB-IOSF Request Control-Status - MNGSB_MSGCTL (0x00010020) MNG

IOSF Sideband Message Control Status Register.

7.2.2.22.2 MNG SB-IOSF Response Control-Status - MNGSB_RSPCTL (0x00010024) MNG

IOSF Sideband Response Control Status Register.

7.2.2.22.3 MNG SB-IOSF DMA Address - MNGSB_DADD (0x00010030) MNG

IOSF Sideband DMA Internal Address (Byte Address).

7.2.2.22.4 MNG SB-IOSF Auto-Inc Counter - MNGSB_DCNT (0x00010034) MNG

IOSF Sideband Auto-Increment DWord Count Register.

7.2.2.22.5 MNG SB-IOSF Request Hdr0 - MNGSB_WHDR0 (0x000100F4) MNG

IOSF SB Message 1st Word.

7.2.2.22.6 MNG SB-IOSF Request Hdr1 - MNGSB_WHDR1 (0x000100F8) MNG

IOSF SB Message 2nd Word.

7.2.2.22.7 MNG SB-IOSF Request Hdr2 - MNGSB_WHDR2 (0x000100FC) MNG

IOSF SB Message 3rd Word.

7.2.2.22.8 MNG SB-IOSF Write Data - MNGSB_WDATA (0x00010100) MNG

IOSF SB Write FIFO (4th + Message Words).

7.2.2.22.9 MNG SB-IOSF Response Hdr0 - MNGSB_RHDR0 (0x000102FC) MNG

IOSF SB Response 1st Word.

7.2.2.22.10 MNG SB-IOSF Read Data - MNGSB_RDATA (0x00010300) MNG

IOSF SB Read Data FIFO (2nd + Response Words).

7.2.3 BAR3 Registers Summary

Table 7.4. BAR3 Registers Summary

7.2.4 Detailed Register Description - PF BAR3

7.2.4.1 MSI-X Table Registers

The MSI-X capability is described in Section 9.3.8. The MSI-X table is described in Section 9.3.8.2 and the Pending Bit Array (PBA) is described in Section 9.3.8.3. These registers are located in the MSI-X BAR.

7.2.4.1.1 MSI-X Table Entry Lower Address - MSIXTADD[n] (0x00000000 + 0x10*n, n=0...255) MSIX

7.2.4.1.2 MSI-X Table Entry Upper Address - MSIXTUADD[n] (0x00000004 + 0x10*n, n=0...255) MSIX

7.2.4.1.3 MSI-X Table Entry Message - MSIXTMSG[n] (0x00000008 + 0x10*n, n=0...255) MSIX

7.2.4.1.4 MSI-X Table Entry Vector Control - MSIXVCTRL[n] (0x0000000C + 0x10*n, n=0...255) MSIX

7.3 Device Registers - VF

7.3.1 VF Registers mapping in the PF space

7.3.2 BAR0 Registers Summary

Table 7.5. BAR0 Registers Summary

Table 7.5. BAR0 Registers Summary (Continued)

7.3.3 Detailed Register Description - VF BAR0

7.3.3.1 General Control Registers - VF

7.3.3.1.1 VF Control Register - VFCTRL (0x00000000) Target

7.3.3.1.2 VF Device Status Register - VFSTATUS (0x00000008; RO) Target

This register is a mirror of the PF status register.

Fields definitions are the same as defined in Section [7.2.2.1.2.](#page-312-0)

7.3.3.1.3 Link Status Register - VFLINKS (0x00000010; RO) MAC

This register is the mapping of the PF's LINKS register.

Fields definitions are the same as defined in Section [7.2.2.13.5](#page-374-0).

7.3.3.1.4 VF Mailbox Memory - VFMBMEM[n] (0x00000200 + 0x4*n, n=0...15) Target

Mailbox Memory for PF and VF Driver Communications. The mailbox size for each VM is 64 bytes accessed by 16 x 32-bit registers. Locations can be accessed as 32- or 64-bit words.

7.3.3.1.5 VF Mailbox - VFMAILBOX (0x000002FC) Target

This register is cleared by VLFR (excepted to RSTI bit).

7.3.3.2 Interrupt Registers - VF

7.3.3.2.1 VF Extended Interrupt Cause - VFEICR (0x00000100) Interrupt

7.3.3.2.2 VF Extended Interrupt Cause Set - VFEICS (0x00000104) Interrupt

7.3.3.2.3 VF Extended Interrupt Mask Set/Read - VFEIMS (0x00000108) Interrupt

7.3.3.2.4 VF Extended Interrupt Mask Clear - VFEIMC (0x0000010C) Interrupt

7.3.3.2.5 VF Extended Interrupt Auto Mask Enable - VFEIAM (0x00000114) Interrupt

7.3.3.2.6 VF Interrupt Vector Allocation Registers - VFIVAR[n] (0x00000120 + 0x4*n, n=0...3) Interrupt

These registers map VF interrupt causes into MSI-X vectors. See Mapping of Interrupt Causes Section for more details.

7.3.3.2.7 VF Interrupt Vector Allocation Registers Misc - VFIVAR_MISC (0x00000140) Interrupt

This register maps the mailbox interrupt into MSI-X vector. See Mapping of Interrupt Causes Section for more details.

7.3.3.2.8 VF MSI-X PBA Clear - VFPBACL (0x00000148) PCIe

7.3.3.2.9 VF RSC Enable Interrupt - VFRSCINT[n] (0x00000180 + 0x4*n, n=0...1; RW) Interrupt

Fields definitions are the same as defined in Section [7.2.2.6.20](#page-343-0).

7.3.3.2.10 VF Extended Interrupt Throttle Registers - VFEITR[n] (0x00000820 + 0x4*n, n=0...1; RW) Interrupt

Fields definitions are the same as defined in Section [7.2.2.6.4.](#page-339-0)

7.3.3.3 Receive Registers - VF

7.3.3.3.1 VF Replication Packet Split Receive Type Register - VFPSRTYPE (0x00000300; RW) DBU_RX

Fields definitions are the same as defined in Section [7.2.2.8.17](#page-349-0).

7.3.3.3.2 VF Receive Descriptor Base Address Low - VFRDBAL[n] (0x00001000 + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.1.](#page-354-0)

7.3.3.3.3 VF Receive Descriptor Base Address High - VFRDBAH[n] (0x00001004 + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.2.](#page-354-1)

7.3.3.3.4 VF Receive Descriptor Length - VFRDLEN[n] (0x00001008 + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.3.](#page-355-0)

7.3.3.3.5 VF Receive Descriptor Head - VFRDH[n] (0x00001010 + 0x40*n, n=0...7; RO) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.4.](#page-355-1)

7.3.3.3.6 VF Split and Replication Receive Control Registers - VFSRRCTL[n] (0x00001014 + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.5.](#page-355-2)

7.3.3.3.7 VF Receive Descriptor Tail - VFRDT[n] (0x00001018 + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.6.](#page-356-0)

7.3.3.3.8 VF Receive Descriptor Control - VFRXDCTL[n] (0x00001028 + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.7.](#page-356-1)

7.3.3.3.9 VF RSC Control - VFRSCCTL[n] (0x0000102C + 0x40*n, n=0...7; RW) DMA_RX

Fields definitions are the same as defined in Section [7.2.2.9.8.](#page-357-0)

7.3.3.3.10 VF Multiple Receive Queues Command Register - VFMRQC (0x00003000) DBU_RX

7.3.3.3.11 VF RSS Random Key Register - VFRSSRK[n] (0x00003100 + 0x4*n, n=0...9; RW) DBU_RX

PF mirror of VFRSSK registers of the VFs.

Fields definitions are the same as defined in Section [7.2.2.8.25](#page-353-0).

7.3.3.3.12 VF Redirection Table - VFRETA[n] (0x00003200 + 0x4*n, n=0...15; RW) DBU_RX

VF version of VFRETA registers. The redirection table has 64 entries in 16 registers.

Fields definitions are the same as defined in Section [7.2.2.8.26](#page-354-2).

7.3.3.4 Transmit Registers - VF

7.3.3.4.1 VF Transmit Descriptor Base Address Low - VFTDBAL[n] (0x00002000 + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.5](#page-359-0).

7.3.3.4.2 VF Transmit Descriptor Base Address High - VFTDBAH[n] (0x00002004 + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.6](#page-360-0).

7.3.3.4.3 VF Transmit Descriptor Length - VFTDLEN[n] (0x00002008 + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.7](#page-360-1).

7.3.3.4.4 VF Transmit Descriptor Head - VFTDH[n] (0x00002010 + 0x40*n, n=0...7; RO) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.8](#page-361-0).

7.3.3.4.5 VF Transmit Descriptor Tail - VFTDT[n] (0x00002018 + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.9](#page-361-1).

7.3.3.4.6 VF Transmit Descriptor Control - VFTXDCTL[n] (0x00002028 + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.10.](#page-361-2)

7.3.3.4.7 VF Tx Descriptor Completion Write Back Address Low - VFTDWBAL[n] (0x00002038 + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.11.](#page-362-0)

7.3.3.4.8 VF Tx Descriptor Completion Write Back Address High - VFTDWBAH[n] (0x0000203C + 0x40*n, n=0...7; RW) DMA_TX

Fields definitions are the same as defined in Section [7.2.2.10.12.](#page-362-1)

7.3.3.5 Statistic Register Descriptions - VF

Registers in this section are RO by VF and RW by PF. Statistics are reset by PF clearing the register.

7.3.3.5.1 VF Good Packets Received Count - VFGPRC (0x0000101C) DMA_RX

7.3.3.5.2 VF Good Octets Received Count Low - VFGORC_LSB (0x00001020) DMA_RX

7.3.3.5.3 VF Good Octets Received Count High - VFGORC_MSB (0x00001024) DMA_RX

7.3.3.5.4 VF Multicast Packets Received Count - VFMPRC (0x00001034) DMA_RX

7.3.3.5.5 VF Good Packets Transmitted Count - VFGPTC (0x0000201C) STAT

7.3.3.5.6 VF Good Octets Transmitted Count LSB - VFGOTC_LSB (0x00002020) STAT

7.3.3.5.7 VF Good Octets Transmitted Count MSB - VFGOTC_MSB (0x00002024) STAT

NOTE: This page intentionally left blank.

8.0 PCIe Programming Interface

8.1 Overview

The integrated 10 GbE LAN controller is a multi-function device with the following functions:

- LAN 0
- LAN 1

Different parameters affect how LAN functions are exposed on PCIe.

Both functions contain the following regions of the PCI configuration space (some of them are enabled by the shared SPI Flash settings as detailed in the following sections):

- Mandatory PCI configuration registers [Section](#page-451-0) 8.2.2
- Legacy PCI capabilities [Section](#page-458-0) 8.2.3
	- Power management capabilities
	- MSI / MSI-X capabilities
	- Vital Product Data (VPD) capability
- PCIe extended capabilities [Section](#page-480-0) 8.2.4
	- Advanced Error Reporting (AER)
	- Serial ID
	- Alternate requester ID.
	- Single root IOV (SR-IOV)
	- Latency Tolerance Reporting (LTR)
	- Access Control Services (ACS)
	- Secondary PCIe

8.1.1 PCIe Configuration Space in an Integrated I/O Interface Connected System

When the integrated Integrated 10 GbE LAN Controller is connected using the integrated I/O interface and not an actual physical PCIe link, the PCIe configurations are subject to some modifications. One such example are the PCIe link registers that are not relevant anymore and should reflect a static setup.

In the following sections these differences are highlighted where relevant.

8.1.2 Register Attributes

The following table lists the register attributes used in this section.

8.2 PCIe Register Map

8.2.1 PCIe Configuration Space Summary

Table 8.1 lists the PCIe configuration registers while their detailed description is given in the sections that follow. PCI configuration fields in the summery table are presented by the following marking:

- Fields that have meaningful default values are indicated in parenthesis (**value**).
- Dotted fields indicates the same value for both LAN functions
- Light-blue fields indicate read-only fields (loaded from the shared SPI Flash)
- Magenta fields indicate hard-coded values.
- Other fields contain RW attributes.

Table 8.1. PCI Configuration Registers Map - LAN Functions

Table 8.2. PCIe Configuration Registers Map - Dummy Function

8.2.1.1 Sharing Among PCI Functions

The integrated 10 GbE LAN controller supports multiple PCI functions. As each function exposes a PCIe configuration space, each register and each field is either shared among the functions or is replicated per each PCI function. In each section a table lists configuration sharing of the registers described in this section. Also, the description of each field describes special considerations regarding configuration sharing.

8.2.2 Mandatory PCI Configuration Registers

Table 8.3. Configuration Sharing of PCI Configuration Space

Table 8.3. Configuration Sharing of PCI Configuration Space (Continued)

8.2.2.1 Vendor ID Register (0x0; RO)

This is a read-only register that has the same value for all PCI functions. It identifies unique Intel products. The value of this field is loaded from the PCI_VENDORID register loaded from shared SPI Flash. The default value, if not loaded, is 0x8086.

8.2.2.2 Device ID Register (0x2; RO)

This is a read-only register that identifies individual the integrated 10 GbE LAN controller PCI functions. Both ports have the same default value equals as defined in the following table, and can be auto-loaded from the shared SPI Flash during initialization with different values for each port as well as the dummy function (See [Section](#page-78-0) 3.3 for dummy function relevance).

The device ID values available for different the integrated 10 GbE LAN controller SKUs are listed in the following table:

Note: At initialization this register is loaded from the shared SPI Flash if the PCI_CAPSUP.LOAD_DEV_ID bit is set. In which case the value of each PF is loaded from the PCI_PFDEVID field in the shared SPI Flash.

Table 8-4. Device IDs per SKUs/Connection type

1. Odd device IDs indicates 10 GbE disabled SKUs.

8.2.2.3 Command Register (0x4; RW)

Shaded bits are not used by this implementation and are hard wired to 0b. Each function has its own Command register. Unless explicitly specified, functionality is the same in both functions.

8.2.2.4 Status Register (0x6; RO)

Shaded bits are not used by this implementation and are hard-wired to 0b. Each function has its own Status register. Unless explicitly specified, functionality is the same in both functions.

1. The *Interrupt Status* field is a RO field that indicates that an interrupt message is pending internally to the integrated 10 GbE LAN controller.

8.2.2.5 Revision Register (0x8; RO)

The default revision ID of this device is based on a hard-strapped value.

The value of the rev ID is a logic XOR between the default value and the value in the shared SPI Flash PCIe Device Revision ID *(PCI_REVID)*.

After power on this value can also be overridden using a sideband integrated I/O interface message.

Note that LAN 0 and LAN 1 functions have the same revision ID.

8.2.2.6 Class Code Register (0x9; RO)

The class code is a read-only value that identifies the device functionality according to the value of the *Storage Class* bit in the shared SPI Flash *PCI_CLASS* shared SPI Flash register.

- Class Code = 0x020000 (Ethernet Adapter) if shared SPI Flash->*Storage Class* = 0b
- Class Code = 0x010000 (SCSI Storage device) if shared SPI Flash->*Storage Class* = 1b

In the dummy function the class code equals to 0xFF0000.

8.2.2.7 Cache Line Size Register (0xC; RW)

This field is implemented by PCIe devices as a read/write field for legacy compatibility purposes but has no impact on any PCIe device functionality. The default value is zero.

8.2.2.8 Latency Timer (0xD; RO)

Not used. Hardwire to 0b.

8.2.2.9 Header Type Register (0xE; RO)

This indicates if a device is single- or multi-function. If a single LAN function is the only active one then this field has a value of 0x00 to indicate a single function device. If other functions are enabled then this field has a value of 0x80 to indicate a multi-function device. Table 8.5 lists the different options to set the header type field.

Table 8.5. Header Type Settings

8.2.2.10 Subsystem Vendor ID Register (0x2C; RO)

This value can be loaded automatically from the shared SPI Flash at power up or reset. A value of 0x8086 is the default for this field at power up if the shared SPI Flash does not respond or is not programmed. All functions are initialized to the same value.

8.2.2.11 Subsystem ID Register (0x2E; RO)

This value can be loaded automatically from the shared SPI Flash at power up with a default value of 0x0000.

8.2.2.12 Cap_Ptr Register (0x34; RO)

The *Capabilities Pointer* field (Cap_Ptr) is an 8-bit field that provides an offset in the integrated 10 GbE LAN controller's PCI configuration space for the location of the first item in the capabilities linked list. The integrated 10 GbE LAN controller sets this bit and implements a capabilities list to indicate that it supports PCI power management, MSIs, and PCIe extended capabilities. Its value is 0x40, which is the address of the first entry: PCI power management.

8.2.2.13 Interrupt Line Register (0x3C; RW)

Read/write register programmed by software to indicate which of the system interrupt request lines the integrated 10 GbE LAN controller's interrupt pin is bound to. Refer to the PCI definition for more details. Each PCI function has its own register.

8.2.2.14 Interrupt Pin Register (0x3D; RO)

Read-only register. LAN 0 / LAN $1 - A$ value of $0 \times 1...0 \times 4$ indicates that this function implements a legacy interrupt on INTA#...INTD# respectively. Loaded from the *PCI_CNF* shared SPI Flash word per function. For dummy function the returned value is 0x0 (Function uses no legacy interrupt Message).

Note: If only a single device/function of the integrated 10 GbE LAN controller component is enabled, this value is ignored and the I*nterrupt Pin* field of the enabled device reports INTA# usage.

8.2.2.15 Max_Lat and Min_Gnt (0x3E;RO)

not used. Hardwired to 0b.

For Dummy functions this register is RO - zero.

8.2.2.16 Memory and IO Base Address Registers (0x10...0x27; RW)

Base Address Registers (BARs) are used to map the integrated 10 GbE LAN controller register space of the device functions. The integrated 10 GbE LAN controller has a memory BAR, I/O BAR and MSI-X BAR described in Table 8.6. The BARs location and sizes are listed in the Table 8.6 and Table 8.7. The fields within each BAR are then listed in Table 8.7.

Table 8.6. Integrated 10 GbE LAN Controller Base Address Registers Description — LAN 0 / LAN 1

Table 8.8. Usable Flash Size and CSR Mapping Window Size

8.2.2.17 Expansion ROM Base Address Register (0x30; RW)

This register is used to define the address and size information for boot-time access to the expansion ROM module in the Flash memory. It is enabled by the *PCI_LBARCTRL.EXROM_DIS* register field. This register returns a zero value for functions without an expansion ROM window and for dummy functions.

8.2.3 PCI Capabilities

The first entry of the PCI capabilities link list is pointed to by the Cap_Ptr register. Table 8.9 lists the capabilities supported by the integrated 10 GbE LAN controller.

Table 8.9. PCI Capabilities List for LAN Functions

1. In the dummy function, the power management capability points to the PCIe capabilities.

Table 8.10. PCI Capabilities for Dummy Function

8.2.3.1 PCI Power Management Capability

All fields are reset at full power up. All fields except PME_En and PME_Status are reset after exiting from the D3cold state. If AUX power is not supplied, the PME_En and PME_Status fields also reset after exiting from the D3cold state. Refer to the detailed description for registers loaded from the shared SPI Flash at initialization.

[Table](#page-458-1) 8.11 lists sharing of the power management capability registers among the different PCI functions.

Table 8.11. Sharing the Power Management Capability Registers

Table 8.11. Sharing the Power Management Capability Registers (Continued)

8.2.3.1.1 Capability ID Register (0x40; RO)

This field equals 0x01 indicating the linked list item as being the PCI Power Management registers.

8.2.3.1.2 Next Pointer Register (0x41; RO)

This field provides an offset to the next capability item in the capability list. This field equals for both LAN ports to 0x50 pointing to the MSI capability. In dummy function, it equals to 0xA0 pointing to the PCIe capabilities.

8.2.3.1.3 Power Management Capabilities — PMC Register (0x42; RO)

This field describes the device functionality during the power management states as listed in the following table. Note that each device function has its own register.

8.2.3.1.4 Power Management Control / Status Register — PMCSR (0x44; RW)

This register (listed in the following table) is used to control and monitor power management events in the integrated 10 GbE LAN controller. Note that each device function has its own PMCSR.

8.2.3.1.5 PMCSR_BSE Bridge Support Extensions Register (0x46; RO)

This register is not implemented in the integrated 10 GbE LAN controller; values set to 0x00.

8.2.3.1.6 Data Register (0x47; RO)

This optional register is used to report power consumption and heat dissipation. The reported register is controlled by the *Data_Select* field in the PMCSR; the power scale is reported in the *Data_Scale* field in the *PMCSR*. The data for this field is loaded from the shared SPI Flash via the *PCI_PWRDATA* register if power management is enabled in the shared SPI Flash or with a default value of 0x00. The values for the integrated 10 GbE LAN controller's functions are as follows (the relevant column is selected based on the value of the Data_Select field):

Note: For other Data_Select values the Data register output is reserved (0b).

8.2.3.2 MSI Capability

Note: This capability is not available for dummy functions.

This structure is required for PCIe devices.

Table 8.12 lists configuration sharing of the MSI Capability registers among the different PCI functions.

Table 8.12. Configuration sharing of the MSI Capability

8.2.3.2.1 Capability ID Register (0x50; RO)

This field equals 0x05 indicating that the linked list item as being the MSI registers.

8.2.3.2.2 Next Pointer Register (0x51; RO)

This field provides an offset to the next capability item in the capability list. Its value of 0x70 and points to MSI-X capability.

8.2.3.2.3 Message Control Register (0x52; RW)

These register fields are listed in the following table. Note that there is a dedicated register (per PCI function) to separately enable its MSI.

1. The value is loaded from the MSI *Mask* bit in the shared SPI Flash.

8.2.3.2.4 Message Address Low Register (0x54; RW)

Written by the system to indicate the lower 32 bits of the address to use for the MSI memory write transaction. The lower two bits always return 0b regardless of the write operation.

8.2.3.2.5 Message Address High Register (0x58; RW)

Written by the system to indicate the upper 32 bits of the address to use for the MSI memory write transaction.

8.2.3.2.6 Message Data Register (0x5C; RW)

Written by the system to indicate the lower 16 bits of the data written in the MSI memory write Dword transaction. The upper 16 bits of the transaction are written as 0b.

8.2.3.2.7 Mask Bits Register (0x60; RW)

The Mask Bits and Pending Bits registers enable software to disable or defer message sending on a pervector basis. As the integrated 10 GbE LAN controller supports only one message, only bit 0 of these registers are implemented.

8.2.3.2.8 Pending Bits Register (0x64; RW)

8.2.3.3 MSI-X Capability

Note: This capability is not available for dummy functions.

More than one MSI-X capability structure per function is prohibited while a function is permitted to have both an MSI and an MSI-X capability structure.

In contrast to the MSI capability structure, which directly contains all of the control/status information for the function's vectors, the MSI-X capability structure instead points to an MSI-X table structure and an MSI-X Pending Bit Array (PBA) structure, each residing in memory space.

Each structure is mapped by a BAR belonging to the function that begins at 0x10 in the configuration space. A BAR Indicator Register (BIR) indicates which BAR and a Qword-aligned offset indicates where the structure begins relative to the base address associated with the BAR. The BAR is 64-bit, but must map to the memory space. A function is permitted to map both structures with the same BAR or map each structure with a different BAR.

The MSI-X table structure ([Section](#page-466-0) 8.2.3.4) typically contains multiple entries, each consisting of several fields: *Message Address*, *Message Upper Address*, *Message Data*, and *Vector Control*. Each entry is capable of specifying a unique vector.

The PBA structure [[MSI-X Table Offset Register \(0x74; RW\)\]](#page-504-0) contains the function's pending bits, one per table entry, organized as a packed array of bits within Qwords. The last Qword is not necessarily fully populated.

To request service using a given MSI-X table entry, a function performs a Dword memory write transaction using:

- The contents of the *Message Data* field entry for data
- The contents of the *Message Upper Address* field for the upper 32 bits of the address
- The contents of the *Message Address* field entry for the lower 32 bits of the address

A memory read transaction from the address targeted by the MSI-X message produces undefined results.

The MSI-X table and MSI-X PBA are permitted to co-reside within a naturally aligned 4 KB address range, though they must not overlap with each other.

MSI-X table entries and *Pending* bits are each numbered 0 through N-1, where N-1 is indicated by the *Table Size* field in the MSI-X Message Control register. For a given arbitrary MSI-X table entry K, its starting address can be calculated with the formula:

Entry starting address = Table base + $K*16$

For the associated *Pending* bit K, its address for Qword access and bit number within that Qword can be calculated with the formulas:

Oword address = PBA base + $(K$ div $64)*8$

Qword bit $#$ = K mod 64

Software that chooses to read *Pending* bit K with Dword accesses can use these formulas:

Dword address = PBA base + $(K$ div 32 $)*4$

Dword bit $# = K \text{ mod } 32$

Table 8.13. MSI-X Capability Structure

Table 8.14 lists configuration sharing of the MSI-X Capability registers among the different PCI functions.

Table 8.14. Configuration sharing of the MSI-X Capability

8.2.3.3.1 Capability ID Register (0x70; RO)

This field equals 0x11 indicating that the linked list item as being the MSI-X registers.

8.2.3.3.2 Next Pointer Register (0x71; RO)

This field provides an offset to the next capability item in the capability list. Its value of 0xA0 points to PCIe capability.

8.2.3.3.3 Message Control Register (0x72; RW)

These register fields are listed in the following table. Note that there is a dedicated register (per PCI function).

8.2.3.3.4 MSI-X Table Offset Register (0x74; RW)

These register fields are listed in the following table.

8.2.3.3.5 MSI-X Pending Bit Array — PBA Offset (0x78; RW)

This register fields are listed in the following table.

8.2.3.4 MSI-X Table Structure

Note: All MSI-X vectors > MSI-X 63, are usable only by the Virtual Functions (VFs) in IOV mode. These vectors are not exposed to the operating system by the *Table Size* field in the MSI-X Message Control word.

See Section 8.2.2.5 for details of the MSI-X registers in BAR 3 of the PF.

8.2.3.5 VPD Registers

Note: This capability is not available for dummy functions.

The integrated 10 GbE LAN controller supports access to a VPD structure stored in the shared SPI Flash using the following set of registers.

Initial values of the configuration registers are marked in parenthesis.

Note: The VPD structure is available through both ports functions. As the interface is common to the two functions, accessing the VPD structure of one function while an access to the shared SPI Flash is in process on the other function can yield to unexpected results.

Table 8.15 lists configuration sharing of the VPD Capability registers among the different PCI functions.

Table 8.15. Configuration sharing of the VPD Capability

8.2.3.5.1 Capability ID Register (0xE0; RO)

This field equals 0x3 indicating the linked list item as being the VPD registers.

8.2.3.5.2 Next Pointer Register (0xE1; RO)

Offset to the next capability item in the capability list. A 0x00 value indicates that it is the last item in the capability-linked list.

8.2.3.5.3 VPD Address Register (0xE2; RW)

Word-aligned byte address of the VPD area in the shared SPI Flash to be accessed. The register is read/ write, and the initial value at power-up is indeterminate.

8.2.3.5.4 VPD Data Register (0xE4; RW)

VPD read/write data.

8.2.3.6 PCIe Capability

The integrated 10 GbE LAN controller implements the PCIe capability structure linked to the legacy PCI capability list for endpoint devices as follows:

Table 8.15 lists configuration sharing of the PCIe Capability registers among the different PCI functions.

Table 8.16. Configuration Sharing of the PCIe Capability

Table 8.16. Configuration Sharing of the PCIe Capability (Continued)

8.2.3.6.1 Capability ID Register (0xA0; RO)

This field equals 0x10 indicating that the linked list item as being the PCIe Capabilities registers.

8.2.3.6.2 Next Pointer Register (0xA1; RO)

Offset to the next capability item in the capability list. Its value of 0xE0 points to the VPD structure. If VPD is disabled or for a dummy function, a value of 0x00 value indicates that it is the last item in the capability-linked list.

8.2.3.6.3 PCIe Capabilities Register (0xA2; RO)

The PCIe Capabilities register identifies PCIe device type and associated capabilities. This is a read-only register identical to all functions.

8.2.3.6.4 Device Capabilities Register (0xA4; RO)

This register identifies the PCIe device specific capabilities. It is a read-only register with the same value for the two LAN functions and for all other functions.

8.2.3.6.5 Device Control Register (0xA8; RW)

This register controls the PCIe specific parameters. Note that there is a dedicated register per each function.

8.2.3.6.6 Device Status Register (0xAA; RW1C)

This register provides information about PCIe device specific parameters. Note that there is a dedicated register per each function.

8.2.3.6.7 Link Capabilities Register (0xAC; RO)

This register identifies PCIe link-specific capabilities. This is a read-only register identical to all functions.

Note: A root complex integrated endpoint MUST not implement this register and return a value of zero when accessed.

1. End Point (EP). By default, the integrated 10 GbE LAN controller is designed with an integrated EP.

8.2.3.6.8 Link Control Register (0xB0; RO)

This register controls PCIe link specific parameters. There is a dedicated register per each function.

Note: A root complex integrated endpoint MUST not implement this register and return a value of zero when accessed.

1. End Point (EP). By default, the integrated 10 GbE LAN controller is designed with an integrated EP.

8.2.3.6.9 Link Status Register (0xB2; RO)

This register provides information about PCIe Link specific parameters. This is a read only register identical to all functions.

1. End Point (EP). By default, the integrated 10 GbE LAN controller is designed with an integrated EP.

The following registers are supported only if the capability version is two and above.

8.2.3.6.10 Device Capability 2 Register (0xC4; RO)

This register identifies the PCIe device-specific capabilities. It is a read-only register with the same value for both LAN functions.

8.2.3.6.11 Device Control 2 Register (0xC8; RW)

This register controls the PCIe specific parameters. Note that there is a dedicated register per each function.

8.2.3.6.12 Link Capabilities 2 Register (0xCC)

8.2.3.6.13 Link Control 2 Register (0xD0; RWS)

All RW fields in this register affect the device behavior only through function 0. In function 1 these fields are reserved read as zeros.

Note: **For an integrated EP, this register should be RO and return a value of ZERO always.**

8.2.3.7 Link Status 2 Register (0xD2; RW)

Note: For an integrated EP, this register should be RO and return a value of ZERO always.

8.2.4 PCIe Extended Configuration Space

PCIe configuration space is located in a flat memory-mapped address space. PCIe extends the configuration space beyond the 256 bytes available for PCI to 4096 bytes. The integrated 10 GbE LAN controller decodes an additional four bits (bits 27:24) to provide the additional configuration space as shown. PCIe reserves the remaining four bits (bits 31:28) for future expansion of the configuration space beyond 4096 bytes.

The configuration address for a PCIe device is computed using a PCI-compatible bus, device, and function numbers as follows:

PCIe extended configuration space is allocated using a linked list of optional or required PCIe extended capabilities following a format resembling PCI capability structures. The first PCIe extended capability is located at offset 0x100 in the device configuration space. The first Dword of the capability structure identifies the capability/version and points to the next capability.

The integrated 10 GbE LAN controller supports the following PCIe extended capabilities:

Table 8.17. Extended Capabilities list

Table 8.17. Extended Capabilities list

1. Depends on shared SPI Flash settings enabling the ARI/IOV structures.

2. In a dummy function, the IOV structure is not exposed.

3. When in Single function mode (function 1 is disabled), the ACS capability is not exposed.

8.2.4.1 Advanced Error Reporting Capability (AER)

The PCIe advanced error reporting capability is an optional extended capability to support advanced error reporting. The tables that follow list the PCIe advanced error reporting extended capability structure for PCIe devices.

[Table](#page-481-1) 8.18 lists configuration sharing of the AER Capability registers among the different PCI functions.

Table 8.18. Configuration Sharing of the AER Capability

Table 8.18. Configuration Sharing of the AER Capability (Continued)

8.2.4.1.1 Advanced Error Reporting Enhanced Capability Header Register (0x100; RO)

8.2.4.1.2 Uncorrectable Error Status Register (0x104; RW1CS)

The Uncorrectable Error Status register reports error status of individual uncorrectable error sources on a PCIe device. An individual error status bit that is set to 1b indicates that a particular error occurred; software can clear an error status by writing a 1b to the respective bit. Register is cleared by Global Reset.

8.2.4.1.3 Uncorrectable Error Mask Register (0x108; RWS)

The Uncorrectable Error Mask register controls reporting of individual uncorrectable errors by device to the host bridge via a PCIe error message. A masked error (respective bit set in mask register) is not reported to the host bridge by an individual device. Note that there is a mask bit per bit of the Uncorrectable Error Status register.

8.2.4.1.4 Uncorrectable Error Severity Register (0x10C; RWS)

The Uncorrectable Error Severity register controls whether an individual uncorrectable error is reported as a fatal error. An uncorrectable error is reported as fatal when the corresponding error bit in the severity register is set. If the bit is cleared, the corresponding error is considered non-fatal.

8.2.4.1.5 Correctable Error Status Register (0x110; RW1CS)

The Correctable Error Status register reports error status of individual correctable error sources on a PCIe device. When an individual error status bit is set to 1b it indicates that a particular error occurred; software can clear an error status by writing a 1b to the respective bit. Register is cleared by Global Reset.

8.2.4.1.6 Correctable Error Mask Register (0x114; RWS)

The Correctable Error Mask register controls reporting of individual correctable errors by device to the host bridge via a PCIe error message. A masked error (respective bit set in mask register) is not reported to the host bridge by an individual device. There is a mask bit per bit in the Correctable Error Status register.

8.2.4.1.7 Advanced Error Capabilities and Control Register (0x118; RO)

8.2.4.1.8 Header Log Register (0x11C:128; RO)

The header log register captures the header for the transaction that generated an error. This register is 16 bytes.

8.2.4.2 Serial Number

The PCIe device serial number capability is an optional extended capability that can be implemented by any PCIe device. The device serial number is a read-only 64-bit value that is unique for a given PCIe device.

The integrated 10 GbE LAN controller implements this capability on all the functions and returns the same value in both.

[Table](#page-486-0) 8.19 lists configuration sharing of the Serial ID Capability registers among the different PCI functions.

Table 8.19. Configuration Sharing of the Serial Number Capability

8.2.4.2.1 Device Serial Number Enhanced Capability Header Register (0x140; RO)

8.2.4.2.2 Serial Number Registers (0x144:0x148; RO)

The Serial Number register is a 64-bit field that contains the IEEE defined 64-bit Extended Unique Identifier (EUI-64*). The register at offset 0x144 holds the lower 32 bits and the register at offset 0x148 holds the higher 32 bits. The following figure details the allocation of register fields in the Serial Number register. The table that follows provides the respective bit definitions.

The serial number uses the Ethernet MAC address according to the following definition:

The serial number can be constructed from the 48-bit Ethernet MAC address in the following form:

In this case, the MAC label is 0xFFFF.

For example, assume that the company ID is (Intel) 00-A0-C9 and the extension identifier is 23-45-67. In this case, the 64-bit serial number is:

The Ethernet MAC address for the serial number capability is loaded from the shared SPI Flash (not the same field that is loaded from shared SPI Flash into the *RAL* and *RAH* registers). It is reflected in the *PCI_SERL* and *PCI_SERH* registers. The default value in case of no shared SPI Flash is 0x0.

Note: The official document that defines EUI-64* is: [http://standards.ieee.org/regauth/oui/](http://standards.ieee.org/regauth/oui/tutorials/EUI64.htm) [tutorials/EUI64.html](http://standards.ieee.org/regauth/oui/tutorials/EUI64.htm)

8.2.4.3 Alternate Routing ID Interpretation (ARI) Capability Structure

In order to allow more than eight functions per endpoint without requesting an internal switch, as is usually needed in virtualization scenarios, the PCI-SIG defines a new capability that allows a different interpretation of the *Bus*, *Device*, and *Function* fields. The capability is exposed when the PCI_CAPSUP.ARI_EN bit is set from shared SPI Flash.

The ARI capability structure is as follows:

Table 8.20 lists configuration sharing of the ARI Capability registers among the different PCI functions.

Table 8.20. Configuration sharing of the ARI Capability

Table 8.20. Configuration sharing of the ARI Capability

8.2.4.3.1 PCIe ARI Header Register (0x150; RO)

8.2.4.3.2 PCIe ARI Capabilities and Control Register (0x154; RO)

1. Even if port 0 and port 1 are switched or function zero is a dummy function, this register should keep its attributes according to
the function number. If LAN1 is disabled, the value of this field in function zero shoul

8.2.4.4 IOV Capability Structure

Note: This capability structure is not exposed in a dummy function.

This is a structure used to support the SR-IOV capabilities reporting and control. The capability is exposed when the *PCI_CAPSUP.IOV_EN* bit is set from shared SPI Flash and the *PCI_CNF2.NUM_VFS* is non-zero.

The following tables show the implementation of this structure in the integrated 10 GbE LAN controller.

[Table](#page-489-0) 8.21 lists configuration sharing of the SR-IOV Capability registers among the different PCI functions.

Table 8.21. Configuration Sharing of the SR-IOV Capability (Continued)

8.2.4.4.1 PCIe SR-IOV Header Register (0x160; RO)

8.2.4.4.2 PCIe SR-IOV Capabilities Register (0x164; RO)

1. Set on first function where SR-IOV is enabled (see *PCI_CAPSUP.IOV_EN* bit) and Read Only Zero in the other PF.

8.2.4.4.3 PCIe SR-IOV Control/Status Register (0x168; RW)

1. Even if port 0 and port 1 are switched or function zero is a dummy function, this field should keep its attributes according to the function number.

8.2.4.4.4 PCIe SR-IOV Max/Total VFs Register (0x16C; RO)

8.2.4.4.5 PCIe SR-IOV Num VFs Register (0x170; RW)

1. Even if port 0 and port 1 are switched or function zero is a dummy function, this register should keep it's attributes according to the function number.

8.2.4.4.6 PCIe SR-IOV VF RID Mapping Register (0x174; RO)

8.2.4.4.7 PCIe SR-IOV VF Device ID Register (0x178; RO)

8.2.4.4.8 PCIe SR-IOV Supported Page Size Register (0x17C; RO)

8.2.4.4.9 PCIe SR-IOV System Page Size Register (0x180; RW)

8.2.4.4.10 PCIe SR-IOV BAR 0 — Low Register (0x184; RW)

8.2.4.4.11 PCIe SR-IOV BAR 0 — High Register (0x188; RW)

8.2.4.4.12 PCIe SR-IOV BAR 2 Register (0x18C; RO)

8.2.4.4.13 PCIe SR-IOV BAR 3 — Low Register (0x190; RW)

8.2.4.4.14 PCIe SR-IOV BAR 3 — High Register (0x194; RW)

8.2.4.4.15 PCIe SR-IOV BAR 5 Register (0x198; RO)

8.2.4.4.16 PCIe SR-IOV VF Migration State Array Offset Register (0x19C; RO)

8.2.4.5 Access Control Services (ACS) Capability

The PCIe ACS defines a set of control points within a PCIe topology to determine whether a TLP should be routed normally, blocked, or redirected. ACS is applicable to RCs, switches, and multifunction devices and is not exposed in Single function mode (when function 1 is disabled). The capability is exposed when the PCI_CAPSUP.ACS_EN bit is set from shared SPI Flash.

The ACS capability structure is shared and exposed to all PFs.

The following table lists the PCIe ACS extended capability structure for PCIe devices.

8.2.4.5.1 ACS CAP ID (0x1B0; RO)

8.2.4.5.2 ACS Control and Capabilities (0x1B4; RO)

8.2.4.6 Latency Tolerance Reporting (LTR) Capability Structure

The LTR capability is an optional extended capability that enables software to provide platform latency information to devices with upstream ports (endpoints and switches). This capability structure is required if the device supports LTR. The capability is exposed when the *PCI_CAPSUP.LTR_EN* bit is set from shared SPI Flash.

The LTR capability structure is implemented only in function 0 even when function 0 is a dummy function and controls the component's link behavior on behalf of all the functions of the device.

The following table lists the PCIe LTR extended capability structure for PCIe devices.

8.2.4.6.1 LTR Extended Capability Header (0x1C0; RO)

8.2.4.6.2 Max Snoop Latency Register (0x1C4; RW)

8.2.4.6.3 Max No-Snoop Latency Register (0x1C6; RW)

8.2.4.7 Secondary PCIe Extended Capability

The secondary PCIe extended capability structure is required for all ports and RCRBs that support a Link speed of 8.0 GT/s or higher. For multi-function upstream ports, this capability must be implemented in function 0 and must not be implemented in other functions. The capability is exposed when the PCI_CAPSUP.SEC_EN bit is set from shared SPI Flash.

The following table lists the secondary PCIe extended capability structure for PCIe devices.

8.2.4.7.1 Secondary PCIe Extended Capability Header (0x1D0)

8.2.4.7.2 Link Control 3 Register (0x1D4)

8.2.4.7.3 Lane Error Status Register (0x1D8)

The Lane Error Status register consists of a 32-bit vector, where each bit indicates if the corresponding PCI Express Lane detected an error.

8.2.4.7.4 Lane Equalization Control Register (0x1DC: 0x1E3)

The Equalization Control register consists of control fields required for per Lane equalization and number of entries in this register are sized by Maximum Link Width.

Table 8.22. Lane [(Maximum Link Width – 1):0] Equalization Control Register

8.2.5 Driver Forward Compatibility Register (0x94; RO)

This register is an advisory register that returns a fixed value indicating the type of software device driver class needed for the integrated 10 GbE LAN controller.

8.2.6 CSR Access Via Configuration Address Space

The registers described in this section are not part of the PCIe standard configuration and can be used to access the CSR space before memory BARs are allocated. When this mechanism is used, there is no need to expose an I/O BAR for pre boot operation.

Note: These registers are not available for dummy functions.

8.2.6.1 IOADDR Register (0x98; R/W)

This is a read/write register. Each function has its own IOADDR register. Functionality is the same in all functions. Register is cleared at power-up (Global Reset) or PCIe reset.

Note: When functioning in a D3 state, software should not attempt to access CSRs via the IOADDR and IODATA registers.

1. In the event that the *PCI_CAPSUP.CSR_CONF_EN* bit is cleared, accesses to the IOADDR register via the configuration address space is ignored and has no effect on the register and the CSRs referenced by the IOADDR register.

8.2.6.2 IODATA Register (0x9C; R/W)

This is a read/write register. Each function has its own IODATA register. Functionality is the same in all functions. Register is cleared at power-up (Global Reset) or PCIe reset.

1. In the event that the *IO_by_cfg* bit in the PCIe Init Configuration 2 EEPROM word is cleared, access to the IODATA register via the configuration address space is ignored and has no effect on the register and the CSRs referenced by the IOADDR register.

8.3 Virtual Functions Configuration Space

The configuration space reflected to each of the VF is a sparse version of the physical function configuration space. The following table lists the behavior of each register in the VF configuration space.

Table 8.23. VF PCIe Configuration Space

Table 8.23. VF PCIe Configuration Space (Continued)

8.3.1 Mandatory Configuration Space

8.3.1.1 VF Command Register (0x4; RW)

8.3.1.2 VF Status Register (0x6; RW)

8.3.2 PCI Capabilities

8.3.2.1 MSI-X Capability

The only registers with a different layout than the PF for MSI-X, is the control register.

Note: The message address and data registers in enhanced mode use the first MSI-X entry of each VF in the regular MSI-X table.

See Section 8.3.5.1 for details of the MSI-X registers in BAR 3 of the VF.

8.3.2.1.1 VF MSI-X Control Register (0x72; RW)

1. Default value is read from the shared SPI Flash. This field is loaded from the *PCI_CNF2.MSI_X_VF_N* register field.

8.3.2.1.2 MSI-X Table Offset Register (0x74; RW)

8.3.2.1.3 MSI-X PBA Register (0x78; RO)

8.3.2.2 PCIe Capability Registers

The device control and device status registers have some fields which are specific per VF.

8.3.2.2.1 VF Device Control Register (0xA8; RW)

8.3.2.2.2 VF Device Status Register (0xAA; RW1C)

8.3.3 PCIe Extended Capabilities

8.3.3.1 AER Registers

The following registers in the AER capability have a different behavior in a VF function.

Unlike the PF AER registers, these registers are not sticky since the VF is reset on FLR and on in-band reset.

8.3.3.1.1 Uncorrectable Error Status Register (0x104; RW1C)

8.3.3.1.2 Correctable Error Status Register (0x110; RW1C)

The Correctable Error Status register reports error status of individual correctable error sources on a PCIe device. When an individual error status bit is set to 1b it indicates that a particular error occurred; software can clear an error status by writing a 1b to the respective bit.

NOTE: This page intentionally left blank.

9.0 System Manageability

Network management is an important requirement in today's networked computer environment. Software-based management applications provide the ability to administer systems while the operating system is functioning in a normal power state (not in a pre-boot state or powered-down state). The Intel[®] Out of Band Management fill the management void that exists when the operating system is not running or fully functional. This is accomplished by providing mechanisms by which manageability network traffic can be routed to and from a Management Controller (BMC).

This section describes the supported management interfaces and hardware configurations for platform system management. It describes the interfaces to an external BMC, the partitioning of platform manageability among system components, and the functionality provided by the integrated 10 GbE LAN controller in each platform configuration.

9.1 Pass-Through (PT) Functionality

Pass-Through (PT) is the term used when referring to the process of sending and receiving Ethernet traffic over the sideband interface. The integrated 10 GbE LAN controller has the ability to route Ethernet traffic to the host operating system as well as the ability to send Ethernet traffic over the sideband interface to an external BMC. See [Figure](#page-508-0) 9-1.

Figure 9-1. Sideband Interface

The sideband interface provides a mechanism by which the integrated 10 GbE LAN controller can be shared between the host and the BMC. By providing this sideband interface, the BMC can communicate with the LAN without requiring a dedicated Ethernet controller. The integrated 10 GbE LAN controller supports these sideband interfaces:

- SMBus
- NC-SI

The usable bandwidth for either direction is up to 1 Mb/s when using SMBus and 100 Mb/s for the NC-SI interface. When working over the integrated I/O interface, the bandwidth is limited only by the link's bandwidth and the the integrated 10 GbE LAN controller processing capabilities and can sustain any network bandwidth. Only one mode of sideband can be active at any given time. The configuration is done using an NVM setting.

The maximum packet size supported for traffic received from the LAN to the BMC is 1518 byte and additional VLAN or E-tag. For traffic from the BMC to the LAN the maximal supported packet size is 1536 bytes including all tags.

Note: In MCTP mode, SMBus interface can receive MCTP commands. For example, the MCTP enumeration process can be done over SMBus. However, only the SMBus can receive NC-SI commands or pass-through traffic.

9.1.1 Supported Topologies

The integrated 10 GbE LAN controller can support some management topologies. The following connections are available:

- Single connection via legacy SMBus (See [Section](#page-530-0) 9.5).
- Single connection via NC-SI over RMII (See [Section](#page-577-0) 9.6)
- Single connection via NC-SI over MCTP. This connection can be over the SMBus. This connection can be used either for pass through or for control only (see [Section](#page-629-0) 9.7).

The topology used is defined in the *Redirection Sideband Interface* field in the Common Firmware Parameters 1 shared SPI Flash word and is common to all the ports in the integrated 10 GbE LAN controller.

9.1.2 Pass Through Packet Routing

When an Ethernet packet reaches the integrated 10 GbE LAN controller, it is examined and compared to a number of configurable filters. These filters are configurable by the BMC and include, but not limited to, filtering on:

- MAC Address
- IP Address
- UDP/IP Ports
- VLAN Tags
- EtherType

If the incoming packet matches any of the configured filters, it is passed to the BMC. Otherwise it is not passed.

The packet filtering process is described in [Section](#page-513-0) 9.3.

9.2 Components of the Sideband Interface

There are two components to a sideband interface:

- Physical Layer
- Logical Layer

9.2.1 Physical Layer

This is the electrical connection between the integrated 10 GbE LAN controller and BMC.

9.2.1.1 SMBus

The SMBus physical layer is defined by the SMBus specification. The interface is made up of two connections: data and clock. There is also an optional third connection: the alert line. This line is used by the integrated 10 GbE LAN controller to notify the BMC that there is data available for reading. Refer to the SMBus specification for details.

The SMBus can run at three speeds: 100 KHz (standard SMBus), or 400 KHz ($I²C$ fast mode) or 1 MHz (I2C fast mode plus).The speed used is selected by the *SMBus Connection Speed* in *SMBus Notification Timeout and Flags* NVM word.

9.2.1.1.1 PEC Support

SMBus transactions can be protected by using Packet Error Code (PEC). Packet Error Checking, whenever applicable, is implemented by appending a PEC byte at the end of each message transfer. The PEC byte is a CRC8 calculation on all the message bytes.

PEC is added in transmit and expected in receive for the following SMBus packets:

- ARP packets
- MCTP over SMBus transactions.

For ARA cycles and legacy SMBus transactions, a PEC is not expected.

The following table lists the behavior of the integrated 10 GbE LAN controller in each PEC configured mode for transactions directly handled by the hardware upon reception of packets with or without PEC.

Table 9-1. SMBus PEC Modes¹

Table 9-1. SMBus PEC Modes¹

1. (A) - Accept Transaction (R) - Reject Transaction.

2. Used in Legacy SMBus write commands (direct receive) and in MCTP over SMBus (transmitted transactions.

3. Used in Legacy SMBus Read commands.

4. Used in Legacy SMBus mode (alert/async-notify) and in MCTP over SMBus (received transactions).

Note: In both SMBus ARP and MCTP, the specification indicates that PEC must be used. However, if PEC is not used by the master, the transaction is still accepted and processed by the integrated 10 GbE LAN controller.

The PEC behavior is controlled by the *SMBus transaction PEC* bit in the SMBus Notification Timeout and Flags NVM word: If this bit is set, PEC is added for master SMBus write transactions. a PEC is added to slave read transactions and can be received in slave write transaction. If this bit is cleared, PEC is not added to master write or slave read transactions, a slave write transaction with PEC is dropped. This bit should be set for MCTP mode and should be cleared in legacy SMBus mode.

9.2.1.2 NC-SI

The integrated 10 GbE LAN controller uses the DMTF standard sideband interface. This interface consists of six lines for transmission and reception of Ethernet packets and two optional lines for arbitration among more than one physical network controller.

The physical layer of NC-SI is very similar to the RMII interface, although not an exact duplicate. Refer to the NC-SI specification for details of the differences.

9.2.2 Logical Layer

9.2.2.1 Legacy SMBus

The protocol layer for SMBus consists of commands the BMC issues to configure filtering for the integrated 10 GbE LAN controller management traffic and the reading and writing of Ethernet frames over the SMBus interface. There is no industry standard protocol for sideband traffic over SMBus. The protocol layer for SMBus on the integrated 10 GbE LAN controller is Intel proprietary. The Legacy SMBus protocol is described in [Section](#page-530-0) 9.5.

9.2.2.2 NC-SI

The DMTF also defines the protocol layer for the NC-SI interface. NC-SI compliant devices are required to implement a minimum set of commands. The specification also provides a mechanism for vendors to add additional capabilities through the use of OEM commands. Intel OEM NC-SI commands for the integrated 10 GbE LAN controller are discussed in [Section](#page-584-0) 9.6.3. For information on base NC-SI commands, see the NC-SI specification.

NC-SI traffic can run on top of three different physical layers:

- 1. NC-SI physical layer as described in [Section](#page-511-3) 9.2.1.2.
- 2. MCTP over SMBus. As previously described, this layer supports Sx modes.

The integrated 10 GbE LAN controller exposes one NC-SI package with two channels, one per port. The integrated 10 GbE LAN controller implement a type C NC-SI interface (Single package, common bus buffers and shared RX queue) as described in section 5.2 of the NC-SI specification.

9.2.2.2.1 Package ID setting

The package ID can be set either from the NVM *Package ID* field in the NC-SI Configuration 1 NVM word or from an SDP pin. If set from SDP, the Package ID is {0,SDP0_0 value, 0}. The mode used is set by the *NC-SI Package ID from SDP* field in the NC-SI Configuration 2 NVM word. Note that when the package ID is set from the SDP pin, SDP0_0 should be set as input is *ESDP.SDP0_IODIR* field.

The internal channel ID matches the lowest numbered PCIe function number through which this port is exposed to the host.

9.2.2.2.2 Channel ID mapping

The mapping of the channels to physical ports is according to the NC-SI Channel to Port Mapping NVM word if the *NC-SI Channel to Port Mapping.Table Valid* bit is set. If this bit is not set, the following algorithm should be used:

```
CHANNEL ID = 0If (FACTPS. LAN FUNCTION SEL == 0 ) // no swap
   For (x = 0 \text{ to } 1) {
       PORT = x;If (FACTPS.LANx_VALID) NC-SI_Channel[PORT] = CHANNEL_ID++;
    }
Else // swap
   For (x = 0 \text{ to } 1) {
       PORT = 1 - x;
       If (FACTPS.LANx_VALID) NC-SI_Channel[PORT] = CHANNEL_ID++;
    }
```
9.3 Packet Filtering

Since both the host operating system and BMC use the integrated 10 GbE LAN controller to send and receive Ethernet traffic, there needs to be a mechanism by which incoming Ethernet packets can be identified as those that should be sent to the BMC rather than the host operating system.

There are two different types of filtering available. The first is filtering based upon the MAC address. With this filtering, the BMC has at least one dedicated MAC address and incoming Ethernet traffic with the matching MAC address(es) are passed to the BMC. This is the simplest filtering mechanism to utilize and it allows an BMC to receive all types traffic (including, but not limited to, IPMI, NFS, HTTP etc).

The other mechanism available utilizes a highly configurable mechanism by which packets can be filtered using a wide range of parameters. Using this method, the BMC can share a MAC address (and IP address, if desired) with the host OS and receive only specific Ethernet traffic. This method is useful if the BMC is only interested in specific traffic, such as IPMI packets.

9.3.1 Manageability Receive Filtering

This section describes the manageability receive packet filtering flow. Packet reception by the integrated 10 GbE LAN controller can generate one of the following results:

- Discarded
- Sent to host memory
- Sent to the external BMC
- Sent to both the BMC and host memory

The decisions regarding forwarding of packets to the host and to the BMC are separate and are configured through two sets of registers. However, the BMC might define some types of traffic as exclusive. This traffic is forwarded only to the BMC, even if it passes the filtering process of the host. These types of traffic are defined using the MNGONLY register.

An example of packets that might be necessary to send exclusively to the BMC might be specific TCP/ UDP ports of a shared MAC address or a MAC address dedicated to the BMC. If the BMC configures the manageability filters to send these ports to the BMC, it should configure the settings to not send them to the host, otherwise, these ports will be received and handled by the host operating system.

The BMC controls the types of packets that it receives by programming receive manageability filters. The following filters are accessible to the BMC:

Table 9-2. Filters Accessible to BMC

All filtering capabilities are available on both the NC-SI and legacy SMBus interfaces. However, in NC-SI mode, in order to program part of the capabilities, the Intel OEM commands described in [Section](#page-584-0) 9.6.3 should be used.

All filters are reset only on Internal Power On Reset. Register filters that enable filters or functionality are also reset by firmware reset in NC-SI mode. These registers can be loaded from the NVM following a reset if the *Enable NVM* configuration bit in *Common Manageability Parameters 2[9]* NVM word is set.

The high-level structure of manageability filtering is done using two steps.

- 1. The packet is parsed and fields in the header are compared to programmed filters.
- 2. A set of decision filters are applied to the result of the first step.

Some general rules apply:

• Fragmented packets are passed to manageability but not parsed beyond the IP header.

- Packets with L2 errors (CRC, alignment, etc.) are not forwarded to the BMC.
- Packets longer than 2KB are filtered out.
- The filtering relates only to the outer L3/L4 header. In tunneled packets, the inner L2, L3 and L4 header parameters are not considered for manageability filtering.

The following sections describe the manageability filtering, followed by the final filtering rules.

The filtering rules are created by programming the decision filters as described in [Section](#page-517-0) 9.3.4.

9.3.2 L2 Filters

9.3.2.1 MAC and VLAN Filters

The manageability MAC filters allow comparison of the destination MAC address to one of 4 filters defined in the MMAH and MMAL registers.

The VLAN filters allow comparison of the 12 bit VLAN tag to one of 8 filters defined in the MAVTV registers.

9.3.2.2 EtherType Filters

Manageability L2 EtherType filters enable filtering of received packets based on the Layer 2 EtherType field. The L2 type field of incoming packets is compared against the EtherType filters programmed in the Manageability EtherType Filter (METF; up to 4 filters); the result is incorporated into decision filters.

Each manageability EtherType filter can be configured as pass (positive) or reject (negative) using a polarity bit. In order for the reverse polarity mode to be effective and block certain type of packets, the EtherType filter should be part of all the enabled decision filters.

An examples for usage of L2 EtherType filters is to determine the destination of 802.1X control packets. The 802.1X protocol is executed at different times in either the management controller or by the host. L2 EtherType filters are used to route these packets to the proper agent.

In addition to the flexible EtherType filters, the integrated 10 GbE LAN controller supports 2 fixed EtherType filters used to block NC-SI control traffic (0x88F8) and flow control traffic (0x8808) from reaching the manageability interface. The NC-SI EtherType is used for communication between the management controller on the NC-SI link and the integrated 10 GbE LAN controller. Packets coming from the network are not expected to carry this EtherType and such packets are blocked to prevent attacks on the management controller. Flow control packets should be consumed by the MAC and as such are not expected to be forwarded to the management interface.

9.3.3 L3/L4 Filtering

The manageability filtering stage combines checks done at previous stages with additional L3/L4 checks to make a the decision on whether to route a packet to the BMC. The following sections describe the manageability filtering done at layers L3/L4 and final filtering rules.

Note: The L3 filters will not match tunneled fields (L3, L4 or ARP).

9.3.3.1 ARP Filtering

ARP filtering — The integrated 10 GbE LAN controller supports filtering of ARP request packets (initiated externally) and ARP responses (to requests initiated by the BMC).

In legacy SMBus mode, the ARP filters can be used as part of the ARP off load described in [Section](#page-530-1) 9.5.4. ARP off load is not specifically available when using NC-SI. However, the general filtering mechanism is utilized to filter incoming ARP traffic as requested using the Enable Broadcast Filtering NC-SI command.

In order to limit the reception of ARP packets to the ARP packets dedicated to this station (ARP target IP = BMC IP), the ARP request/response filter can be bind to specific IP address, by setting both the ARP request/response and the IP AND bits in an MDEF filter, as the IP bit is set also if there is a match on the target IP (the *TPA* field in the ARP packet) of an ARP request or an ARP response.

Note: If the OR section of the MDEF is all cleared and one of the IPv4 address are set, then ARP packets matching the IP address passes the filter. If these packets should be dropped, then an OR Ethertype filter with a value of 0x0800 (IPv4) should be added.

9.3.3.2 Neighbor Discovery Filtering and MLD

The integrated 10 GbE LAN controller supports filtering of the following ICMPv6 packets.

Neighbor discovery packets:

- 1. 0x86 (134d) Router Advertisement.
- 2. 0x87 (135d) Neighbor Solicitation.
- 3. 0x88 (136d) Neighbor Advertisement.
- 4. 0x89 (137d) Redirect.

MLD packets:

- 1. 0x82 (130d) MLD Query
- 2. 0x83 (131d) MLDv1 Report
- 3. 0x84 (132d) MLD Done
- 4. 0x8F (143d) MLDv2 Report

The neighbor discovery packets has dedicated enables for each type in the decision filters. For MLD, a single enable controls the forwarding of all the MLD packets. This means that either all the MLD packets types are selected for reception or none of them.

9.3.3.3 RMCP Filtering

The integrated 10 GbE LAN controller supports filtering by fixed destination port numbers, port 0x26F and port 0x298. These ports are IANA reserved for RMCP.

In SMBus mode, there are filters that can be enabled for these ports. When using NC-SI, they are not specifically available. However, the general filtering mechanism can be utilized to filter incoming ARP traffic.

9.3.3.4 Flexible Port Filtering

The integrated 10 GbE LAN controller implements 16 flex destination port filters. The integrated 10 GbE LAN controller directs packets whose L4 destination port matches to the BMC. The BMC must ensure that only valid entries are enabled in the decision filters.

9.3.3.5 IP Address Filtering

The integrated 10 GbE LAN controller supports filtering by destination IP address using IPv4 and IPv6 address filters. These are dedicated to manageability. The integrated 10 GbE LAN controller provides four IPv6 address filters or three IPv6 addresses and four IPv4 address filters.

The IPv4 match also rises for ARP packets for which the target IP matches the IP address in the MIPAF4 register.

9.3.3.6 Checksum Filtering

If bit MANC.EN_XSUM_FILTER is set, the integrated 10 GbE LAN controller directs packets to the BMC only if they match all other filters previously described as well as pass L3/L4 checksum (if it exists).

The integrated 10 GbE LAN controller be instructed to direct packets to the BMC only if they pass the L3/L4 checksum (if they exist) in addition to matching other filters previously described.

Enabling the XSUM filter when using the SMBus interface is accomplished by setting the *Enable XSUM Filtering to Manageability* bit. This is done using the Update Management Receive Filter Parameters command. See Section [9.5.11.1.6](#page-550-0)**.**

To enable the XSUM filtering when using NC-SI, use the Enable Checksum Offloading command. See Section [9.6.3.15.](#page-616-0)

9.3.4 Flexible 128-byte Filter

The integrated 10 GbE LAN controller provides one flex TCO filter. This filter looks for a pattern match within the first 128 bytes of the packet.

Flex filters are temporarily disabled when read from or written to by the host. Any packet received during a read or write operation is dropped. Filter operation resumes once the read or write access completes.

9.3.4.1 Flexible Filter Structure

The filter is composed of the following fields:

- 1. Flexible Filter length This field indicates the number of bytes in the packet header that should be inspected. The field also indicates the minimal length of packets inspected by the filter. Packet below that length will not be inspected. Valid values for this field are: 8*n, where n=1…16.
- 2. Data This is a set of up to 128 bytes comprised of values that header bytes of packets are tested against.

3. Mask — This is a set of 128 bits corresponding to the 128 data bytes that indicate for each corresponding byte if is tested against its corresponding byte. The general filter is 128 bytes that the BMC configures; all of these bytes may not be needed or used for the filtering, so the mask is used to indicate which of the 128 bytes are used for the filter.

Each filter tests the first 128 bytes (or less) of a packet, where not all bytes must necessarily be tested.

9.3.4.2 TCO Filter Programming

Programming each filter is done using the following commands (NC-SI or SMBus) in a sequential manner:

- 1. Filter Mask and Length This command configures the following fields:
	- a. Mask A set of 16 bytes containing the 128 bits of the mask. Bit 0 of the first byte corresponds to the first byte on the wire.
	- b. Length $-$ A 1-byte field indicating the length.
- 2. Filter Data The filter data is divided into groups of bytes. as follows:

Each group of bytes need to be configured using a separate command, where the group number is given as a parameter. The command has the following parameters:

- a. Group number $-$ A 1-byte field indicating the current group addressed
- b. Data bytes Up to 30 bytes of test-bytes for the current group

9.3.5 Configuring Manageability Filters

There are a number of pre-defined filters that are available for the BMC to enable, such as ARPs and IPMI ports 0x298/0x26F. These are generally enabled by setting the appropriate bit within the MANC register using specific commands.

For more advanced filtering needs, the BMC has the ability to configure a number of configurable filters. It is a two-step process to use these filters. They must first be configured and then enabled.

9.3.5.1 Manageability Decision Filters

Manageability Decision Filters (MDEF) are a set of eight filters, each with the same structure. The filtering rule for each decision filter is programmed by the BMC and defines which of the L2, VLAN, Ethertype and L2/L3 filters participate in decision making. Any packet that passes at least one rule is directed to manageability and possibly to the host.

The inputs to each decision filter are:

- Packet passed a valid management L2 exact address filter.
- Packet is a broadcast packet.
- Packet has a VLAN header and it passed a valid manageability VLAN filter.
- Packet matched one of the valid IPv4 or IPv6 manageability address filters.
- Packet is a multicast packet.
- Packet passed ARP filtering (request or response).
- Packet passed neighbor solicitation filtering.
- Packet passed MLD filtering.
- Packet passed 0x298/0x26F port filter.
- Packet passed a valid flex port filter.
- Packet passed a valid flex TCO filter.
- Packet passed or failed an L2 EtherType filter.
- Packet passed or failed flow control or NC-SI L2 EtherType discard filter.

The structure of each decision filter is shown in [Figure](#page-520-0) 9-2. A boxed number indicates that the input is conditioned by a mask bit defined in the MDEF register and MDEF_EXT register for this rule. Decision filter rules are as follows:

- At least one bit must be set in a register. If all bits are cleared (MDEF/MDEF_EXT = $0x0000$), then the decision filter is disabled and ignored.
- All enabled AND filters must match for the decision filter to match. An AND filter not enabled in the MDEF/MDEF_EXT registers is ignored. If an AND filter is preceded by a OR filter, then at least one of the enabled OR inputs must match for the filter to pass.
- If no OR filter is enabled in the register, the OR filters are ignored in the decision (the filter might still match).
- If one or more OR filters are enabled in the register, then at least one of the enabled OR filters must match for the decision filter to match.

Figure 9-2. Manageability Decision Filters

A decision filter (for any of the eight filters) defines which of the above inputs is enabled as part of a filtering rule. The BMC programs two 32-bit registers per rule (MDEF[7:0] and MDEF_EXT[7:0]) with the settings as described in Section 8.2.2.20.6 and Section 8.2.2.20.7. A set bit enables its corresponding filter to participate in the filtering decision.

In addition to the controls previously described, the *MDEF_EXT.apply_to_host_traffic* and *MDEF_EXT.apply_to_network_traffic* bits defines which traffic is compared to this filter. At least one of these bits must be set for the filter to be valid.

If the *MDEF_EXT.apply_to_host_traffic* bit is set, the traffic from the host is candidate for this filter. If the *MDEF_EXT.apply_to_network_traffic* bit is set, the traffic from the network is candidate for this filter. If both bits are set, this filter is applied to all traffic.

9.3.5.2 Exclusive Traffic

The decisions regarding forwarding of packets to the host for LAN traffic or to the LAN for host traffic are independent from the management decision filters. However, the BMC might define some types of traffic as exclusive. The behavior for such traffic is defined by the using the bits corresponding to the decision filter in the *MNGONLY* register (one bit per each of the eight decision rules) and the *MDEF_EXT.apply_to_host_traffic* and *MDEF_EXT.apply_to_network_traffic* bits. [Table](#page-521-0) 9-3 lists the behavior in each case. If one or more filters match the traffic and at least one of the filters is set as exclusive, the traffic is treated as exclusive.

Table 9-3. Exclusive traffic behavior

Any traffic matching any of the configurable filters (see [Section](#page-518-0) 9.3.5.1) can be used as filters to pass traffic to the host.

Table 9-4. *MNGONLY* **Register Description and Usage**

Table 9-4. *MNGONLY* **Register Description and Usage (Continued)**

When using the SMBus interface, the BMC enables these filters by issuing the Update Management Receive Filter Parameters command (see Section [9.5.11.1.6](#page-550-0)) with the parameter of 0x0F.

The MNGONLY is also configurable when using NC-SI using the Set Intel Filters — Manageability Only Command (see Section [9.6.3.7.2](#page-590-0)).

All manageability filters are controlled by the BMC only and not by the LAN device driver.

9.3.5.3 Global Controls

On top of the MDEF filters, the MANC register contains some global controls applied to all the packets in order to be candidate for manageability filtering:

- Receive Enable bits:
	- The *RCV_TCO_EN* field controls the reception of manageability traffic. It should be set only if one of the following bits is set also.
	- The *EN_BMC2OS* bit controls the reception of manageability traffic from the host.
	- The *EN_BMC2NET* bit controls the reception of manageability traffic from the network.
- VLAN filtering: In order to support the NC-SI VLAN modes the following controls are provided:
	- The *FIXED_NET_TYPE* field controls if only VLAN tagged or VLAN un-tagged traffic is received. If this bit is cleared both types are received. If it is set, only the type described by the *NET_TYPE* field is accepted.

— If set, the NET_TYPE field indicates that only VLAN tagged traffic is received, if cleared only packets without VLAN is accepted. This field is validated by the *FIXED_NET_TYPE* field. Both fields relates to the inner VLAN.

9.3.6 Filtering Programming Interfaces

The integrated 10 GbE LAN controller provides multiple options to program the forwarding filters, depending on the interface used and the level of flexibility needed. The following table lists the different options and points to the description of the relevant commands.

Table 9-5. Filtering Programming Interfaces

9.3.7 Possible Configurations

This section describes ways of using management filters. Actual usage might vary.

9.3.7.1 Dedicated MAC Packet Filtering

- Select one of the eight rules for dedicated MAC filtering.
- Load host MAC address to one of the management MAC address filters and set the appropriate bit in field 3:0 of the MDEF register.
- Set other bits to qualify which packets are allowed to pass through. For example:
	- Set bit 5 in MDEF to qualify with the first manageability VLAN.
	- Set relevant bits 13 to 20 in MDEF to qualify with a match to one of the IP addresses.
	- Set any L3/L4 bits (bits 27 to 31 in MDEF and bits 16 to 23 in MDEF_EXT) to qualify with any of a set of L3/L4 filters.

9.3.7.2 Broadcast Packet Filtering

- Select one of the eight rules for broadcast filtering.
- Set bit 25 in MDEF of the decision rule to enforce broadcast filtering.
- Set other bits to qualify which broadcast packets are allowed to pass through. For example:
	- Set bit 5 in MDEF to qualify with the first manageability VLAN.
	- Set relevant bits 13 to 20 in MDEF to qualify with a match to one of the IP addresses.
	- Set any L3/L4 bits (bits 27 to 31 in MDEF and bits 16 to 23 in MDEF_EXT) to qualify with any of a set of L3/L4 filters.

9.3.7.3 VLAN Packet Filtering

- Select one of the eight rules for VLAN filtering.
- Set bit 5 to 12 in MDEF to qualify with the relevant manageability VLANs.
- Set other bits to qualify which VLAN packets are allowed to pass through. For example:
	- Set any L3/L4 bits (bits 27 to 31 in MDEF and bits 16 to 23 in MDEF_EXT) to qualify with any of a set of L3/L4 filters.

9.3.7.4 IPv6 Filtering

IPv6 filtering is done using the following IPv6-specific filters:

- IP Unicast filtering requires filtering for Link Local address and a Global address. Filtering setup might depend on whether or not the MAC address is shared with the host or dedicated to manageability:
	- Dedicated MAC address (for example, dynamic address allocation with DHCP does not support multiple IP addresses for one MAC address). In this case, filtering can be done at L2 using two dedicated unicast MAC filters.
	- Shared MAC address (for example, static address allocation sharing addresses with host). In this case, filtering needs to be done at L3, requiring two IPv6 address filters, one per address.
- A neighbor Discovery filter The integrated 10 GbE LAN controller supports IPv6 neighbor Discovery protocol. Since the protocol relies on multicast packets, the integrated 10 GbE LAN controller supports filtering of these packets. IPv6 multicast addresses are translated into corresponding Ethernet multicast addresses in the form of 33-33-xx-xx-xx-xx, where the last 32 bits of address are taken from the last 32 bits of the IPv6 multicast address. As a result, two direct MAC filters can be used to filter IPv6 solicited-node multicast packets as well as IPv6 all node multicast packets.

9.3.7.5 Receive Filtering with Shared IP

When using the Legacy SMBus interface or the MCTP interface, it is possible to share the host MAC and IP address with the BMC. This functionality is also available when using base NC-SI using Intel OEM commands.

When the BMC shares the MAC and IP address with the host, receive filtering is based on identifying specific flows through port allocation. The following setting might be used when using the legacy SMBus interface:

- Select one of the eight rules.
- Set a manageability dedicated MAC filter to the host MAC address and set the matching bit (0-3) in the MDEF register.
- If VLAN is used for management, load one or more management VLAN filters and set the matching bit (5- 12) in the MDEF register.

ARP filter/neighbor discovery filter is enabled when the BMC is responsible for handling the ARP protocol. Set bit 27 or bit 28 in the MDEF register for this functionality.

In NC-SI over MCTP, dedicated commands are used to allow shared IP filtering.

9.3.8 Determining Manageability MAC Address

If the BMC needs to use a dedicated MAC address or configure the automatic ARP response mechanism (only available in SMBus mode), it might be beneficial for the BMC to be able to determine the MAC address used by the host.

Both the NC-SI and SMBus interfaces provide an Intel OEM command to read the System MAC address.

A possible use for this is that the MAC address programmed at manufacturing time does not increment by one each time, but rather by two. In this way, the BMC can read the system MAC address and add one to it and be guaranteed of a unique MAC address.

Determining the IP address being used by the host is beyond the scope of this document.

9.4 OS-to-BMC Traffic

9.4.1 Overview

Traditionally, the communication between a host and the local BMC is not handled through the network interface and requires a dedicated interface such as an IPMI KCS interface. The integrated 10 GbE LAN controller enables the host and the local BMC communication via the regular pass-through interface, and thus enable management of a local console using the same interface used to manage any BMC in the network.

When this flow is used, the host sends packets to the BMC through the network interface. The integrated 10 GbE LAN controller examines these packets and it then decides if they should be forwarded to the BMC. On the inverse path, when the BMC sends a packet on the pass-through interface, the integrated 10 GbE LAN controller checks if it should be forwarded to the network, the host, or both. [Figure](#page-526-0) 9-3 describes the flow for OS-to-BMC traffic for the NC-SI over RMII case. It is not supported in legacy SMBus mode.

The OS-to-BMC flow can be enabled using the *OS2BMC enable* field for the relevant port in the OS 2 BMC configuration structure of the shared SPI Flash.

Figure 9-3. OS-to-BMC Block Diagram

The OS-to-BMC flow is enabled only for ports enabled by the NC-SI Enable Channel command or via the *OS to BMC Enable* field for the relevant port in the OS-to-BMC configuration structure of the NVM.

OS-to-BMC traffic must comply with NC-SI specifications and is therefore limited to maximum sized frames of 1536 bytes (in both directions).

9.4.2 Filtering

When OS-to-BMC traffic is enabled, the filters used for network to BMC traffic are also used for OS-to-BMC traffic. Traffic considered as exclusive to the BMC (Relevant bit in MNGONLY is set) is also considered as exclusive to the BMC when sent from the Host and not forwarded to the network.

Figure 9-4. OS-to-BMC and VM-to-VM Filtering

9.4.2.1 Handling of OS-to-BMC Packets

All the regular transmit offloads are also available for OS-to-BMC packets.

9.4.2.2 BMC-to-OS Filtering

When OS-to-BMC is enabled, as with regular BMC transmit traffic, the port (operating system or network) to which the packet is sent is fixed according to the source MAC address of the packet. After that, the BMC traffic is filtered according to the L2 host filters of the selected port (as described in [Section](#page-145-0) 6.1.2). According to the results of the filtering the packet can be forwarded to the operating system, the network or both.

The following rules apply to the forwarding of operating system packets:

- If *BMC to net* is disabled, all the traffic from the BMC is sent to the host.
- If *BMC to host* is disabled, all the traffic from the BMC is sent to the network.
- If both *BMC to net* and *BMC to host are enabled,* the packet are forwarded only according to the destination MAC address and VLAN tag. Unicast packets that matches one of the exact filters (RAH/ RAL) are sent only to the host. Other packets that pass the L2 host filtering is sent to both the host and the network. Packets that do not pass the L2 host filtering are sent only to the network.
- **Note:** In virtualization mode, if packet is received by host only due to default pooling (*PFVTCTL.Dis_Def_Pool* bit is cleared), then it is not sent to the host (even if *BMC to net* is disabled).

9.4.2.3 Queuing of Packets Received From the BMC

Packets received from the BMC are queued in the default queue.

9.4.2.4 Offloads of Packets Received from the BMC

Packets received from the BMC and forwarded to the operating system do not pass the same path as regular network packets. Thus parts of the offloads provided for the network packets are not available for the BMC packets. Packet received from the BMC are identified by the *RDESC.STATUS.BMC* bit.

The following list describes which offloads are available for BMC packets:

- CRC is checked and removed on the BMC packets.
- The BMC packets are not detected as time sync packet. The *RDESC.STATUS.TS* always clears for these packets.
- In systems where the double VLAN feature is enabled (*CTRL_EXT.EXTENDED_VLAN* is set), the VEXT bit is valid for BMC packets and reflects the presence of a tag with an Ethertype matching the value in *EXVET* register.
- **Note:** In systems that uses double VLAN, the BMC is expected to send all packets (apart from NC-SI commands) with the outer VLAN included. Failing to do so might cause corruptions to the packet received by the operating system.
- The *RDESC.ERRORS* field is always cleared for these packets.
- **Note:** Traffic sent from the BMC does not cause a PME event, even if it matches one of the wake-up filters set by the port.

9.4.3 Blocking of Network-to-BMC Flow

In some systems the BMC might have its own private connection to the network and might use the integrated 10 GbE LAN controller port only for the OS-to-BMC traffic. In this case, the BMC-to-network flow should be blocked while enabling the OS-to-BMC and OS-to-network flows.

This can be done by clearing the *MANC.EN_BMC2NET* bit for the relevant port. The BMC can control this functionality using the Enable Network to BMC flow and Disable Network to BMC flow NC-SI OEM commands. This can also be controlled using the *Network to BMC disable* field in the NVM OS2BMC Configuration Structure.

Notes: When network to BMC flow is blocked and OS-to-BMC flow is enabled, all the traffic from the BMC is sent to the operating system without any check. The operating system traffic filtering is still done using the regular decision filters.

The NC-SI channel should not be enabled for receive or transmit before at least one of the EN_BMC2NET or EN_BMC2OS fields is set, unless used for AEN transmissions only. In this case, the channel might be enabled for receive, but all receive filters should be cleared.

9.4.4 OS-to-BMC and Flow Control

The traffic between the host and manageability uses the same buffers as any loopback traffic. Thus it flows through the transmit buffer and then through the receive buffer. If the transmit buffer is flow controlled, then the host to BMC traffic is also stopped. If the receive buffer is full, the traffic is dropped or the transmit is stopped according to the flow control policy of this traffic class.

Packets received to the manageability (either from host or from network) might be dropped if the manageability internal buffers are full.

9.4.5 Statistics

Packets sent from the OS to the BMC should be counted by all statistical counters as packets sent by the operating system. If they are sent to both the network and to the BMC, then they are counted once.

Packets sent from the BMC to the host are counted as packets received by the host. If they are sent to the host and to the network, then they are counted both as received packets and as packet transmitted to the network.

In addition, the integrated 10 GbE LAN controller supports the following statistical counters that measure just the BMC-to-OS and OS-to-BMC traffic:

- O2BGPTC: OS-to-BMC packets received by BMC
- O2BSPC: OS-to-BMC packets transmitted by operating system and received by manageability buffer.
- B2OSPC: BMC-to-OS packets sent by BMC
- B2OGPRC: BMC-to-OS packets received by the operating system.

The software device driver can use these statistics to count packets dropped by the integrated 10 GbE LAN controller during the transfer between the operating system and the BMC or the LAN and the BMC as follows:

- Dropped packets in BMC-to-OS path = *B2OSPC B2OGPRC*
- Dropped packet in BMC-to-LAN path = *B2OSDPC -* (*B2OSPC B2OGPRC)*
- Dropped packets in OS-to-BMC path = *O2BSPC O2BGPTC*
- Dropped packets in LAN-to-BMC path = *MNGPDC*

See [Section](#page-191-0) 6.1.7.2 and [Section](#page-224-0) 6.2.6.2 for details of the statistics hierarchy.

9.4.6 OS-to-BMC Enablement

The integrated 10 GbE LAN controller supports the unified network software model for OS-to-BMC traffic, where the OS-to-BMC traffic is shared with the regular traffic. In this model, there is no need for a special configuration of the operating system networking stack or the BMC stack, but if the link is down, then the OS-to-BMC communication is stopped.

In order to enable OS-to-BMC either:

- Enable OS2BMC in the port traffic type field in the Traffic type Parameters NVM word for the relevant port.
- Send an Enable Network-to-BMC Command

When OS2BMC is enabled, the operating system must avoid sending packets longer than 1.5 KB to the BMC.

9.5 SMBus Pass-Through Interface

SMBus is the system management bus defined by Intel. It is used in personal computers and servers for low-speed system management communications. This section describes how the SMBus interface operates in legacy pass-through mode.

9.5.1 General

The SMBus sideband interface includes standard SMBus commands used for assigning a slave address and gathering device information as well as Intel proprietary commands used specifically for the passthrough interface.

9.5.2 Pass-Through Capabilities

This section details manageability capabilities the integrated 10 GbE LAN controller provides while in SMBus mode. Pass-through traffic is carried by the sideband interface as described in [Section](#page-508-1) 9.1.

These services are not available in NC-SI mode.

When operating in SMBus mode, in addition to exposing a communication channel to the LAN for the BMC, the integrated 10 GbE LAN controller provides the following manageability services to the BMC:

- ARP handling The integrated 10 GbE LAN controller can be programmed to auto-ARP replying for ARP request packets to reduce the traffic over the BMC interconnect.
- Default configuration of filters by NVM When working in SMBus mode, the default values of the manageability receive filters can be set according to the PT LAN and flex TCO NVM structures.

9.5.3 Port to SMBus Mapping

The integrated 10 GbE LAN controller is presented on the SMBus manageability link as two different devices (for example, via two different SMBus addresses on which each device is connected to a different LAN port). There is no logical connection between the devices.

The fail-over between the LAN ports is done by the BMC (by sending/receiving packets through different devices). The status report to the BMC, ARP handling, DHCP, and other pass-through functionality are unique for each port and configured by the BMC.

9.5.4 Automatic Ethernet ARP Operation

The integrated 10 GbE LAN controller can offload the Ethernet Address Resolution Protocol (ARP) for the BMC in order to reduce the bandwidth required on the SMBus link.

Automatic Ethernet ARP parameters are loaded from the NVM when the integrated 10 GbE LAN controller is powered up or configured through the sideband management interface. The following parameters should be configured in order to enable ARP operation:

- ARP auto-reply enabled
- ARP IP address (to filter ARP packets)
- ARP MAC addresses (for ARP responses)

These are all configurable over the sideband interface using the advanced version of the Receive Enable command.

When an ARP request packet is received and ARP auto-reply is enabled, the integrated 10 GbE LAN controller checks the targeted IP address (after the packet has passed L2 checks and ARP checks). If the targeted IP matches the IP configuration for the integrated 10 GbE LAN controller, it replies with an ARP response.

The integrated 10 GbE LAN controller responds to ARP request targeted to the ARP IP address with the configured ARP MAC address. In case that there is no match, the integrated 10 GbE LAN controller silently discards the packets. If the integrated 10 GbE LAN controller is not configured to do auto-ARP response, it can be configured to forward the ARP packets to the BMC (which can respond to ARP requests).

When the external BMC uses the same IP and MAC address of the OS, the ARP operation should be coordinated with the host operating system.

Note: If sharing the MAC and IP with the host operating system is possible, the integrated 10 GbE LAN controller provides the ability to read the stem MAC address, allowing the BMC to share the MAC address. There is no mechanism however provided by the integrated 10 GbE LAN controller to read the IP address. The host operating system (or an agent within) and BMC must coordinate the sharing of IP addresses.

9.5.5 SMBus Transactions

This section gives a brief overview of the SMBus protocol. Following is an example for a format of a typical SMBus transaction.

Table 9-6. Typical SMBus Transaction

The top row of the table identifies the bit length of the field in a decimal bit count. The middle row (bordered) identifies the name of the fields used in the transaction. The last row appears only with some transactions, and lists the value expected for the corresponding field. This value can be either hexadecimal or binary.

The SMBus controller is a master for some transactions and a slave for others. The differences are identified in this document.

Shorthand field names are listed in [Table](#page-532-0) 9-7 and are fully defined in the SMBus specification.

Table 9-7. Shorthand Field Names

9.5.5.1 SMBus Addressing

The SMBus is presented as up to two SMBus devices on the SMBus (two addresses). All pass-through functionality is duplicated on the SMBus address, where each SMBus address is connected to a different LAN port. Note that it is not permitted to configure multiple ports to the same SMBus address. When a LAN function is disabled, the corresponding SMBus address is not presented to the BMC.

SMBus addresses (enabled from the NVM) can be re-assigned using the SMBus ARP protocol.

In addition to the SMBus address values, all parameters of the SMBus (channel selection, address mode, and address enable) can be set only through NVM configuration. Note that the NVM is read at the integrated 10 GbE LAN controller's power up and resets.

9.5.5.2 SMBus ARP Functionality

The integrated 10 GbE LAN controller supports the SMBus ARP protocol as defined in the SMBus 2.0 specification. The integrated 10 GbE LAN controller is a persistent slave address device so its SMBus address is valid after power-up and loaded from the NVM. The integrated 10 GbE LAN controller supports all SMBus ARP commands defined in the SMBus specification both general and directed.

SMBus ARP capability can be disabled through the NVM.

9.5.5.3 SMBus ARP Flow

SMBus ARP flow is based on the status of two flags:

- AV (Address Valid): This flag is set when the integrated 10 GbE LAN controller has a valid SMBus address.
- AR (Address Resolved): This flag is set when the integrated 10 GbE LAN controller SMBus address is resolved (SMBus address was assigned by the SMBus ARP process).

These flags are internal Integrated 10 GbE LAN Controller flags and are not exposed to external SMBus devices.

Since the integrated 10 GbE LAN controller is a Persistent SMBus Address (PSA) device, the AV flag is always set, while the AR flag is cleared after power up until the SMBus ARP process completes. Since AV is always set, the integrated 10 GbE LAN controller always has a valid SMBus address.

When the SMBus master needs to start an SMBus ARP process, it resets (in terms of ARP functionality) all devices on SMBus by issuing either Prepare to ARP or Reset Device commands. When the integrated 10 GbE LAN controller accepts one of these commands, it clears its AR flag (if set from previous SMBus ARP process), but not its AV flag (the current SMBus address remains valid until the end of the SMBus ARP process).

Clearing the AR flag means that the integrated 10 GbE LAN controller responds to SMBus ARP transactions that are issued by the master. The SMBus master issues a Get UDID command (general or directed) to identify the devices on the SMBus. The integrated 10 GbE LAN controller always responds to the Directed command and to the General command only if its AR flag is not set.

After the Get UDID, The master assigns the integrated 10 GbE LAN controller SMBus address by issuing an Assign Address command. The integrated 10 GbE LAN controller checks whether the UDID matches its own UDID and if it matches, it switches its SMBus address to the address assigned by the command (byte 17). After accepting the Assign Address command, the AR flag is set and from this point (as long as the AR flag is set), the integrated 10 GbE LAN controller does not respond to the Get UDID General command. Note that all other commands are processed even if the AR flag is set. If the address changed, from the one previously stored in the NVM, The integrated 10 GbE LAN controller stores the SMBus address that was assigned in the SMBus ARP process in the NVM, so at the next power up, it returns to its assigned SMBus address. This process uses the NVM update flow described in [Section](#page-35-0) 2.4.2.1.

[Figure](#page-534-0) 9-5 shows the integrated 10 GbE LAN controller SMBus ARP flow.

Figure 9-5. SMBus ARP Flow

9.5.5.4 SMBus ARP UDID Content

The UDID provides a mechanism to isolate each device for the purpose of address assignment. Each device has a unique identifier. The 128-bit number is comprised of the following fields:

Table 9-8. UDID

Where:

Device Capabilities: Dynamic and Persistent Address, *PEC Support* bit:

1. The value is set according to the *SMBus Transaction PEC* bit in the NVM.

Version/Revision: UDID Version 1, Silicon Revision:

Vendor Specific ID: Four LSB bytes of the device Serial Number combined with the port number. The Serial Number is taken from the NVM and is reflected in the PCI_SERL and PCI_SERH registers.

1. The port number is either one or two bits according to the number of port in the SoC.

9.5.5.5 SMBus ARP and Multi-port

The integrated 10 GbE LAN controller responds as two SMBus devices having two sets of AR/AV flags (one for each port). The integrated 10 GbE LAN controller responds two time to the SMBus ARP master, once each for each port. All SMBus addresses are taken from the SMBus ARP address word of the NVM.

Note that the Unique Device Identifier (UDID) is different for the different ports in the version ID field. The integrated 10 GbE LAN controller first respond as port 0, and only when an address is assigned, then start responding as port 1 to the Get UDID command.

9.5.5.6 Concurrent SMBus Transactions

The SMBus interface is single threaded. Thus, concurrent SMBus transactions are not permitted. Once a transaction is started, it must be completed before additional transaction can be initiated.

A transaction is defined as:

- All the SMBus commands used to receive a packet.
- All the SMBus commands used to send a packet.
- The read and write SMBus commands used as part of read parameters described in Section [9.5.11.2](#page-555-0).
- The single write SMBus commands described in Section [9.5.11.1](#page-545-0).

9.5.6 SMBus Notification Methods

The integrated 10 GbE LAN controller supports three methods of notifying the BMC that it has information that needs to be read by the BMC:

- SMBus alert Refer to [Section](#page-537-0) 9.5.6.1.
- Asynchronous notify Refer to [Section](#page-538-0) 9.5.6.2.
- Direct receive refer to [Section](#page-538-1) 9.5.6.3.

The notification method used by the integrated 10 GbE LAN controller can be configured from the SMBus using the Receive Enable command (Section [9.5.11.1.3](#page-546-0)). The default method is set by the NVM in the Notification Method field in LAN Receive Enable 1.

Note: The SMBus notification method used must be the same for all ports.

The following events cause the integrated 10 GbE LAN controller to send a notification event to the BMC:

- Receiving a LAN packet that is designated to the BMC.
- Firmware was reset and requires re-initialization.
- Receiving a Request Status command from the BMC initiates a status response.
- The integrated 10 GbE LAN controller is configured to notify the BMC upon status changes (by setting the EN_STA bit in the Receive Enable command) and one of the following events happen:
	- TCO Command Aborted
	- Link Status changed
	- Power state change

There can be cases where the BMC is hung and not responding to the SMBus notification. The integrated 10 GbE LAN controller has a time-out value (defined in the NVM) to avoid hanging while waiting for the notification response. If the BMC does not respond until the time out expires, the notification is de-asserted and all pending data is silently discarded.

Note that the SMBus notification time-out value can only be set in the NVM. The BMC cannot modify this value.

9.5.6.1 SMBus Alert and Alert Response Method

The SMBus Alert# (SMBALERT_N) signal is an additional SMBus signal that acts as an asynchronous interrupt signal to an external SMBus master. The integrated 10 GbE LAN controller asserts this signal each time it has a message that it needs the BMC to read and if the chosen notification method is the SMBus alert method. Note that the SMBus alert method is an open-drain signal which means that other devices besides the integrated 10 GbE LAN controller can be connected on the same alert pin. As a result, the BMC needs a mechanism to distinguish between the alert sources.

The BMC can respond to the alert by issuing an ARA Cycle command to detect the alert source device. The integrated 10 GbE LAN controller responds to the ARA cycle with its own SMBus slave address (if it was the SMBus alert source) and de-asserts the alert when the ARA cycle completes. Following the ARA cycle, the BMC issues a read command to retrieve the integrated 10 GbE LAN controller message.

Some BMCs do not implement the ARA cycle transaction. These BMCs respond to an alert by issuing a Read command to the integrated 10 GbE LAN controller (0xC0/0xD0 or 0xDE). The integrated 10 GbE LAN controller always responds to a Read command, even if it is not the source of the notification. The default response is a status transaction. If the integrated 10 GbE LAN controller is the source of the SMBus Alert, it replies the read transaction and then de-asserts the alert after the command byte of the read transaction.

Note: In SMBus Alert mode, the SMBALERT N pin is used for notification. Each port generate alerts on events that are independent of each other. If two ports have events to notify, the second alert is asserted only after the first event is handled.

The ARA cycle is an SMBus receive byte transaction to SMBus Address 0001-100b. Note that the ARA transaction does not support PEC. The ARA transaction format is as follows:

9.5.6.2 Asynchronous Notify Method

When configured using the asynchronous notify method, the integrated 10 GbE LAN controller acts as a SMBus master and notifies the BMC of one of the events listed in [Section](#page-536-0) 9.5.6 by issuing a modified form of the write word transaction. The asynchronous notify transaction SMBus address and data payload is configured using the Receive Enable command (Section [9.5.11.1.3\)](#page-546-0) or using the NVM defaults. Note that the asynchronous notify is not protected by a PEC byte.

The target address and data byte low/high are taken from the Receive Enable command or NVM configuration.

If the BMC does not read the status in the delay defined by the *SMBus Notification Timeout* NVM field the status word is cleared and the packet is dropped.

9.5.6.3 Direct Receive Method

If configured, the integrated 10 GbE LAN controller has the capability to send a message it needs to transfer to the external BMC as a master over the SMBus instead of alerting the BMC and waiting for it to read the message.

The message format follows. Note that the command that is used is the same command that is used by the external BMC in the Block Read command. The opcode that the integrated 10 GbE LAN controller puts in the data is also the same as it put in the Block Read command of the same functionality. The rules for the *F* and *L* flags (bits) are also the same as in the Block Read command.

9.5.7 Receive Pass Through Flow

The integrated 10 GbE LAN controller is used as a channel for receiving packets from the network link and passing them to the external BMC. The BMC configures the integrated 10 GbE LAN controller to pass these specific packets to the BMC. Once a full packet is received from the link and identified as a manageability packet that should be transferred to the BMC, the integrated 10 GbE LAN controller starts the receive TCO flow to the BMC.

The integrated 10 GbE LAN controller uses the SMBus notification method to notify the BMC that it has data to deliver. Since the packet size might be larger than the maximum SMBus fragment size, the packet is divided into fragments, where the integrated 10 GbE LAN controller uses the maximum fragment size allowed in each fragment (configured via the NVM). The last fragment of the packet transfer is always the status of the packet. As a result, the packet is transferred in at least two fragments. The data of the packet is transferred as part of the receive TCO LAN packet transaction.

When SMBus alert is selected as the BMC notification method, the integrated 10 GbE LAN controller notifies the BMC on each fragment of a multi-fragment packet. When asynchronous notify is selected as the BMC notification method, the integrated 10 GbE LAN controller notifies the BMC only on the first fragment of a received packet. It is the BMC's responsibility to read the full packet including all the fragments.

Any timeout on the SMBus notification results in discarding the entire packet. Any NACK by the BMC causes the fragment to be re-transmitted to the BMC on the next Receive Packet command.

The maximum size of the received packet is limited by the integrated 10 GbE LAN controller to 1536 bytes. Packets larger than 1536 bytes are silently discarded. Any packet smaller than 1536 bytes is processed.

9.5.8 Transmit Pass Through Flow

The integrated 10 GbE LAN controller is used as the channel for transmitting packets from the external BMC to the network link. The network packet is transferred from the BMC over the SMBus and then, when fully received by the integrated 10 GbE LAN controller, is transmitted over the network link.

Each SMBus address is connected to a different LAN port. When a packet is received during a SMBus transaction using SMBus address $#0$, it is transmitted to the network using LAN port $#0$; it is transmitted through LAN port $#1$ if received on SMBus address $#1$, etc.

The integrated 10 GbE LAN controller supports packets up to an Ethernet packet length of 1536 bytes. Since SMBus transactions can only be up to 240 bytes in length, packets might need to be transferred over the SMBus in more than one fragment. This is achieved using the *F* and *L* bits in the command number of the transmit TCO packet Block Write command. When the *F* bit is set, it is the first fragment of the packet. When the *L* bit is set, it is the last fragment of the packet. When both bits are set, the entire packet is in one fragment. The packet is sent over the network link only after all its fragments are received correctly over the SMBus. The maximum SMBus fragment size is defined within the NVM and cannot be changed by the BMC.

The minimum packet length defined by the 802.3 spec is 64 bytes. The integrated 10 GbE LAN controller pads packets that are less than 64 bytes to meet the specification requirements (there is no need for the external BMC to pad packets less than 64 bytes). If the packet sent by the BMC is larger than 1536 bytes, the integrated 10 GbE LAN controller silently discards the packet.

The integrated 10 GbE LAN controller calculates the L2 CRC on the transmitted packet and adds its four bytes at the end of the packet. Any other packet field (such as XSUM or VLAN) must be calculated and inserted by the BMC (the integrated 10 GbE LAN controller does not change any field in the transmitted packet, other than adding padding and CRC bytes).

If the network link is down when the integrated 10 GbE LAN controller has received the last fragment of the packet from the BMC, it silently discards the packet. Note that any link down event during the transfer of any packet over the SMBus does not stop the operation since the integrated 10 GbE LAN controller waits for the last fragment to end to see whether the network link is up again.

9.5.8.1 Transmit Errors in Sequence Handling

Once a packet is transferred over the SMBus from the BMC to the integrated 10 GbE LAN controller, the *F* and *L* flags should follow specific rules. The *F* flag defines the first fragment of the packet; the *L* flag that the transaction contains the last fragment of the packet. [Table](#page-540-0) 9-9 lists the different flag options in transmit packet transactions.

Table 9-9. Flag Options During Transmit Packet Transactions

Note: Since every other Block Write command in TCO protocol has both *F* and *L* flags on, they cause flushing any pending transmit fragments that were previously received. When running the TCO transmit flow, no other Block Write transactions are allowed in between the fragments.

9.5.8.2 TCO Command Aborted Flow

The integrated 10 GbE LAN controller indicates to the BMC an error or an abort condition by setting the *TCO Abort* bit in the general status. The integrated 10 GbE LAN controller might also be configured to send a notification to the BMC (see Section [9.5.11.1.3.3\)](#page-548-0).

Following is a list of possible error and abort conditions:

- Any error in the SMBus protocol (NACK, SMBus timeouts, etc.).
- If the BMC does not respond until the notification timeout (programmed in the EEPROM) expires.
- Any error in compatibility between required protocols to specific functionality (for example, RX Enable command with a byte count not equal to 1/14, as defined in the command specification).

- If the integrated 10 GbE LAN controller does not have space to store the transmitted packet from the BMC (in its internal buffer space) before sending it to the link, the packet is discarded and the external BMC is notified via the *Abort* bit.
- Error in the *F*/*L* bit sequence during multi-fragment transactions.
- An internal reset to the integrated 10 GbE LAN controller's firmware.

9.5.9 SMBus Link State Control

While in SMBus mode, the default setting of the link is defined by the *Enable All PHYs in D3 N* bit in Common Firmware Parameters 1 NVM word.

When a channel is enabled through NVM setting or through the *RCV EN* option of the Receive Enable Command, the link is established (if not already required for other purposes).

If the channel is disabled by clearing of the *RCV_EN* option, then the link may move back to the default defined by the Enable All PHYs in D3 N if not needed for other purposes.

- **Note:** When the link is taken down due to *RCV_EN* being cleared the transmit traffic from BMC is also stopped.
- **Note:** Before transitioning to D3 it is the responsibility of the driver to request the PHY to be active for wake-up activities.

9.5.10 SMBus ARP Transactions

All SMBus ARP transactions include the PEC byte.

9.5.10.1 Prepare to ARP

This command clears the *Address Resolved* flag (set to false). It does not affect the status or validity of the dynamic SMBus address and is used to inform all devices that the ARP master is starting the ARP process:

9.5.10.2 Reset Device (General)

This command clears the *Address Resolved* flag (set to false). It does not affect the status or validity of the dynamic SMBus address.

9.5.10.3 Reset Device (Directed)

The Command field is NACKed if bits 7:1 do not match the current SMBus address. This command clears the *Address Resolved* flag (set to false) and does not affect the status or validity of the dynamic SMBus address.

9.5.10.4 Assign Address

This command assigns SMBus address. The address and command bytes are always acknowledged.

The transaction is aborted (NACKed) immediately if any of the UDID bytes is different from the integrated 10 GbE LAN controller UDID bytes. If successful, the manageability system internally updates the SMBus address. This command also sets the *Address Resolved* flag (set to true).

9.5.10.5 Get UDID (General and Directed)

The general get UDID SMBus transaction supports a constant command value of 0x03 and, if directed, supports a Dynamic command value equal to the dynamic SMBus address.

If the SMBus address has been resolved (*Address Resolved* flag set to true), the manageability system does not acknowledge (NACK) this transaction. If it's a General command, the manageability system always acknowledges (ACKs) as a directed transaction.

This command does not affect the status or validity of the dynamic SMBus address or the *Address Resolved* flag.

The Get UDID command depends on whether or not this is a Directed or General command.

The General Get UDID SMBus transaction supports a constant command value of 0x03.

The Directed Get UDID SMBus transaction supports a Dynamic command value equal to the dynamic SMBus address with the LSB bit set.

Note: Bit 0 (LSB) of Data byte 17 is always 1b.

9.5.11 SMBus Pass-Through Transactions

This section details commands (both read and write) that the integrated 10 GbE LAN controller SMBus interface supports for pass-through.

9.5.11.1 Write SMBus Transactions

This section details the commands that the BMC can send to the integrated 10 GbE LAN controller over the SMBus interface. The SMBus write transactions table lists the different SMBus write transactions supported by the integrated 10 GbE LAN controller.

9.5.11.1.1 Transmit Packet Command

The Transmit Packet command behavior is detailed in [Section](#page-539-0) 9.5.8. The Transmit Packet fragments have the following format.

The payload length is limited to the maximum payload length set in the NVM. If the overall packet length is bigger than 1536 bytes, the packet is silently discarded.

9.5.11.1.2 Request Status Command

An external BMC can initiate a request to read the integrated 10 GbE LAN controller manageability status by sending a Request Status command. When received, the integrated 10 GbE LAN controller initiates a notification to an external BMC when status is ready. After this, the external controller will be able to read the status, by issuing a read status command (see Section [9.5.11.2.2](#page-557-0)).

The format is as follows:

9.5.11.1.3 Receive Enable Command

The Receive Enable command is a single fragment command used to configure the integrated 10 GbE LAN controller. This command has two formats: short, 1-byte legacy format (providing backward compatibility with previous components) and long, 14-byte advanced format (allowing greater configuration capabilities). The Receive Enable command format is as follows:

9.5.11.1.3.1 Management MAC Address (Data Bytes 7:2)

Ignored if the *CBDM* bit is not set. This MAC address is used to configure the dedicated MAC address. In addition, it is used in the ARP response packet when the EN_ARP_RES bit is set. This MAC address is also used when *CBDM* bit is set in subsequent short versions of this command.

9.5.11.1.3.2 Management IP Address (Data Bytes 11:8)

This IP address is used to filter ARP request packets.

9.5.11.1.3.3 Asynchronous Notification SMBus Address (Data Byte 12)

This address is used for the asynchronous notification SMBus transaction and for direct receive. The SMBus address is stored in bit 7:1 of this byte. Bit 0 is always 0.

9.5.11.1.3.4 Interface Data (Data Byte 13)

Interface data byte used in asynchronous notification.

9.5.11.1.3.5 Alert Value Data (Data Byte 14)

Alert Value data byte used in asynchronous notification.

9.5.11.1.4 Force TCO Command

This command causes the integrated 10 GbE LAN controller to perform a TCO reset, TCO isolate, or Firmware Reset

TCO Reset: The force TCO reset clears the data path (Rx/Tx) of the integrated 10 GbE LAN controller to enable the BMC to transmit/receive packets through the integrated 10 GbE LAN controller by assertion of a global reset. Force TCO reset is asserted only to the port related to the SMBus address the command. This command should only be used when the BMC is unable to transmit receive and suspects that the integrated 10 GbE LAN controller is inoperable. The command also causes the LAN device driver to unload. It is recommended to perform a system restart to resume normal operation.

Firmware Reset: This command causes re-initialization of all the embedded controller functions and a re-load of related NVM words. A firmware reset is achieved by setting the *GSCR.SET_FWRST Aux* bit.

The integrated 10 GbE LAN controller considers the Force TCO reset command as an indication that the operating system is hung. The Force TCO command format is as follows:

Where TCO mode is:

1. TCO isolate host write operation enabled in NVM.

Note: Only one of the fields should be set in a given command. Setting more than one field might yield unexpected results.

9.5.11.1.5 Management Control

This command is used to set generic manageability parameters. The parameters list is shown in [Table](#page-549-1) 9-10. The command is 0xC1 stating that it is a Management Control command. The first data byte is the parameter number and the data afterwards (length and content) are parameter specific as shown in Management Control Command Parameters/Content.

Note: If the parameter that the BMC sets is not supported by the integrated 10 GbE LAN controller. The integrated 10 GbE LAN controller does not NACK the transaction. After the transaction ends, the integrated 10 GbE LAN controller discards the data and asserts a transaction abort status.

The Management Control command format is as follows:

Table 9-10. Management Control Command Parameters/Content

9.5.11.1.6 Update Management Receive Filter Parameters

This command is used to set the manageability receive filters parameters. The command is 0xCC. The first data byte is the parameter number and the data that follows (length and content) are parameter specific as listed in management RCV filter parameters.

If the parameter that the BMC sets is not supported by the integrated 10 GbE LAN controller, then the integrated 10 GbE LAN controller does not NACK the transaction. After the transaction ends, the integrated 10 GbE LAN controller discards the data and asserts a transaction abort status.

The update management RCV receive filter parameters command format is as follows:

[Table](#page-550-1) 9-11 lists the different parameters and their content.

Table 9-11. Management Receive Filter Parameters (Continued)

Table 9-12. Filter Enable Parameters

Table 9-12. Filter Enable Parameters (Continued)

9.5.11.1.7 Set Common Filters Command

The Set Common Filters command is a single fragment command capable of configuring the most common filters.

Note: If this command is used, all the other commands that programs forwarding filters should not be used (apart from the Clear All Filters command). When this command is received, an implied Clear All Filters command is done before the application of this command.

The Set Common Filters command has two possible formats:

IPv4 Format:

IPv6 Format:

Table 9-13. Set Common Filters Receive Control Bytes

Table 9-13. Set Common Filters Receive Control Bytes (Continued)

9.5.11.1.8 Clear all Filters Command

The Clear all Filters command is a single fragment command capable of clearing all the receive filters currently programmed for manageability traffic.

9.5.11.2 Read SMBus Transactions

This section details the pass-through read transactions that the BMC can send to the integrated 10 GbE LAN controller over SMBus.

SMBus read transactions lists the different SMBus read transactions supported by the integrated 10 GbE LAN controller. All the read transactions are compatible with SMBus read block protocol format.

TCO Command	Transaction	Write Commonand ¹	Read Command	Opcode	Fragments	Section
Receive TCO Packet	Block Read	N/A	0xD0 or 0xC0	First: 0x90 Middle: 0x10 Last ² : $0x50$	Multiple	9.5.11.2.1
Read Status	Block Read	N/A	0xD0 or 0xC0 or 0xDE	Single: 0xDD	Single	9.5.11.2.2
Get System MAC Address	Block Read	N/A	0xD4	Single: 0xD4	Single	9.5.11.2.3
Read Management Parameters	Block Read	0xC1	0xD1	Single: 0xD1	Single	9.5.11.2.4
Read Management RCV Filter Parameters	Block Read	0xCC	0xCD	Single: 0xCD	Single	9.5.11.2.5
Get Controller Information	Block Read	0xD5	0xD5	Single: 0xD5	Single	9.5.11.2.6
Get Common filters	Block Read	0xD3	0xD3	Single: 0xD3	Single	9.5.11.2.7
Read Receive Enable Configuration	Block Read	N/A	0xDA	Single: 0xDA	Single	9.5.11.2.8

Table 9-14. SMBus Read Transactions

1. In some commands, a preliminary Write command is sent to signal firmware to prepare the data for the upcoming Read command. This column describes the OpCode used for the Write command.

2. The last fragment of the receive packet is the packet status.

0xC0 or 0xD0 commands are used for more than one payload. If BMC issues these read commands, and the integrated 10 GbE LAN controller has no pending data to transfer, it always returns as default opcode 0xDD with the integrated 10 GbE LAN controller status and does not NACK the transaction.

If an SMBus Quick Read command is received, it is handled as a the integrated 10 GbE LAN controller Request Status command (See Section [9.5.11.1.2](#page-545-1) for details).

9.5.11.2.1 Receive TCO LAN Packet Transaction

The BMC uses this command to read packets received on the LAN and its status. When the integrated 10 GbE LAN controller has a packet to deliver to the BMC, it asserts the SMBus notification for the BMC to read the data (or direct receive). Upon receiving notification of the arrival of a LAN receive packet, the BMC begins issuing a receive TCO packet command using the block read protocol.

A packet can be transmitted to the BMC in at least two fragments (at least one for the packet data and one for the packet status). As a result, BMC should follow the *F* and *L* bit of the OpCode.

The OpCode can have these values:

- 0x90 First fragment
- \bullet 0x10 $-$ Middle fragment
- When the OpCode is 0x50, this indicates the last fragment of the packet, which contains packet status.

If a notification timeout is defined (in the NVM) and the BMC does not finish reading the entire packet within the timeout period, since the packet has arrived, the packet is silently discarded. The time spent in ARA cycle or in reading the packet is not counted by the timeout counter.

Following is the receive TCO packet format and the data format returned from the integrated 10 GbE LAN controller.

9.5.11.2.1.1 Receive TCO LAN Status Payload Transaction

This transaction is the last transaction that the integrated 10 GbE LAN controller issues when a packet received from the LAN is transferred to the BMC. The transaction contains the status of the received packet.

The format of the status transaction is as follows:

The status is 8 bytes where byte 0 (bits 7:0) is set in Data 2 of the status and byte 7 in Data 9 of the status. [Table](#page-557-1) 9-15 lists the content of the status data.

Table 9-15. TCO LAN Packet Status Data

Table 9-16. Packet Status Info

9.5.11.2.2 Read Status Command

The BMC should use this command after receiving a notification from the integrated 10 GbE LAN controller (such as SMBus Alert). The integrated 10 GbE LAN controller also sends a notification to the BMC in either of the following two cases:

- The BMC asserts a request for reading the status.
- The integrated 10 GbE LAN controller detects a change in one of the Status Data 1 bits (and was set to send status to the BMC on status change) in the Receive Enable command.
- **Note:** Commands 0xC0/0xD0 are for backward compatibility and can be used for other payloads. The integrated 10 GbE LAN controller defines these commands in the OpCode as well as which payload this transaction is. When the 0XDE command is set, the integrated 10 GbE LAN controller always returns opcode 0XDD with the integrated 10 GbE LAN controller status. The BMC reads the event causing the notification, using the Read Status command as follows.

The integrated 10 GbE LAN controller response to one of the commands (0xC0 or 0xD0) in a given time as defined in the SMBus Notification Timeout and Flags word in the NVM.

This command can also be executed using the $I²C$ quick read format as follows:

[Table](#page-558-0) 9-18 lists the status data byte 1 parameters.

Table 9-18. Status Data Byte 1

1. This indication is asserted when the integrated 10 GbE LAN controller manageability block reloads the NVM and its internal database is updated to the NVM default values. This is an indication that the external BMC should reconfigure the integrated 10 GbE LAN controller, if other values other than the NVM default should be configured.

Status data byte 2 is used by the BMC to indicate whether the LAN device driver is up and running.

The LAN device driver valid indication is a bit set by the LAN device driver during initialization; the bit is cleared when the LAN device driver enters a Dx state or is cleared by the hardware on a PCI reset.

Bits 2 and 1 indicate that the LAN device driver is stuck. Bit 2 indicates whether the interrupt line of the LAN function is asserted. Bit 1 indicates whether the LAN device driver dealt with the interrupt line before the last Read Status cycle. [Table](#page-559-1) 9-19 lists status data byte 2.

Table 9-19. Status Data Byte 2

[Table](#page-559-2) 9-20 lists the possible values of bits 2 and 1 and what the BMC can assume from the bits:

Table 9-20. Status Data Byte 2 (Bits 2 and 1)

BMC reads should consider the time it takes for the LAN device driver to deal with the interrupt (in μ s). Note that excessive reads by the BMC can give false indications.

9.5.11.2.3 Get System MAC Address

The Get System MAC Address returns the system MAC address over to the SMBus. This command is a single-fragment Read Block transaction that returns the following the MAC address configured in RAL0, RAH0 registers.

Get system MAC address format:

Data returned from the integrated 10 GbE LAN controller:

9.5.11.2.4 Read Management Parameters

In order to read the management parameters the BMC should execute two SMBus transactions. The first transaction is a block write that sets the parameter that the BMC wants to read. The second transaction is block read that reads the parameter.

Block write transaction:

Following the block write the BMC should issue a block read that reads the parameter that was set in the Block Write command:

Data returned:

The returned data is in the same format of the BMC command.

The returned data is as follows:

The parameter that is returned might not be the parameter requested by the BMC. The BMC should verify the parameter number (default parameter to be returned is 0x1).

If the parameter number is 0xFF, it means that the data that was requested from the integrated 10 GbE LAN controller is not ready yet, or that the adequate Write command was not given.The BMC should retry the read transaction or send the write transaction.

It is responsibility of the BMC to follow the procedure previously defined. When the BMC sends a Block Read command (as previously described) that is not preceded by a Block Write command with bytecount=1, the integrated 10 GbE LAN controller sets the parameter number in the read block transaction to be 0xFF.

9.5.11.2.5 Read Management Receive Filter Parameters

In order to read the management receive filter parameters, the BMC should execute two SMBus transactions. The first transaction is a block write that sets the parameter that the BMC wants to read. The second transaction is block read that read the parameter.

Block write transaction:

The different parameters supported for this command are the same as the parameters supported for update management receive filter parameters.

Following the block write the BMC should issue a block read that reads the parameter that was set in the Block Write command:

Data returned from the integrated 10 GbE LAN controller:

The parameter that is returned might not be the parameter requested by the BMC. The BMC should verify the parameter number (default parameter to be returned is 0x1).

If the parameter number is 0xFF, it means that the data that was requested from the integrated 10 GbE LAN controller is not ready yet or that the adequate Write command was not given. The BMC should retry the read transaction or send the write transaction.

It is BMC responsibility to follow the procedure previously defined. When the BMC sends a Block Read command (as previously described) that is not preceded by a Block Write command with bytecount=1, the integrated 10 GbE LAN controller sets the parameter number in the read block transaction to be 0xFF.

9.5.11.2.6 Get Controller Information Command

The BMC uses this command to get the controller identification. Each parameter is returned using a different OpCode.

In order to read the controller information, the BMC should execute two SMBus transactions. The first transaction is a block write that sets the parameter that the BMC wants to read. The second transaction is block read that read the parameter.

Block write transaction:

Following the block write the BMC should issue a block read that reads the parameter that was set in the Block Write command:

Data returned from the integrated 10 GbE LAN controller:

Table 9-22. Get Controller Information Data

Table 9-22. Get Controller Information Data (Continued)

9.5.11.2.7 Get Common Filters Command

The BMC uses this command to get the common filters setting. This data can be configured when using Set Common Filters command. The first transaction is a block write that alerts that the BMC wants to read the filters configuration. The second transaction is block read that read the configuration.

Block write transaction:

Following the block write the BMC should issue a block read that reads the filter settings:

Data returned from the integrated 10 GbE LAN controller:

If case of error the following answers might be returned:

This response is by the integrated 10 GbE LAN controller, on read common filter command when the data that should have been read is not ready. This parameter has no data. The BMC should retry the read transaction.

This value is also returned if the byte count is illegal, if the Read command is not preceded by a Write command, or if the filters were not previously configured with a Set Common Filters command (Section [9.5.11.1.7\)](#page-552-0).

9.5.11.2.8 Read Receive Enable Configuration

The BMC uses this command to read the receive configuration data. This data can be configured when using Receive Enable command or through the NVM.

Read Receive Enable Configuration command format (SMBus Read Block) is as follows:

Data returned from the integrated 10 GbE LAN controller:

The detailed description of each field is specified in the receive enable command description in Section [9.5.11.1.3.](#page-546-0)

9.5.12 Example Configuration Steps

This section provides sample configuration settings for common filtering configurations. Three examples are presented. The examples are in pseudo code format, with the name of the SMBus command followed by the parameters for that command and an explanation.

9.5.12.1 Example 1 - Shared MAC and RMCP Only Ports

This example is the most basic configuration. The MAC address filtering is shared with the host operating system and only traffic directed the RMCP ports (0x26Fand 0x298) is filtered. For this example, the BMC must issue gratuitous ARPs because no filter is enabled to pass ARP requests to the BMC.

9.5.12.1.1 Example 1 Pseudo Code

Step 1: Disable existing filtering.

Receive Enable[00]

Utilizing the simple form of the Receive Enable command, this prevents any packets from reaching the BMC by disabling filtering:

Receive Enable Control 00h:

• Bit 0 [0] – Disable Receiving of packets

Step 2: Configure MDEF[0].

Update Manageability Filter Parameters [68, 0, C0000000, 00000000]

Use the Update Manageability Filter Parameters command to update Decision Filters (MDEF) (parameter 68h). This will update MDEF[0], as indicated by the 2nd parameter (0). MDEF[0] value of C0000000h:

- Bit 30 [1] port 0x298
- Bit 31 $[1]$ port 0x26F MDEF_EXT[0] value of 0x0000000:

Step 3: Configure MNGONLY.

Update Manageability Filter Parameters [F, 0, 00000001]

Use the Update Manageability Filter Parameters command to update Manageability Only (MNGONLY) (parameter 0xF) so that port 0x298 and 0x26F would not be sent to the host.

• Bit [0] - *MDEF[0]* is exclusive to the BMC.

Step 4: - Enable Filtering.

Receive Enable [05]

Using the simple form of the Receive Enable command: Receive Enable Control 0x05:

- Bit $0 \mid 1$] Enable Receiving of packets
- Bit 2 [1] Enable status reporting (such as link lost)
- Bit 5:4 $[00]$ Notification method = SMB Alert
- Bit 7 [0] Use shared MAC

The resulting MDEF filters are as follows:

Table 9-23. Example 1 MDEF Results

9.5.12.2 Example 2 - Dedicated MAC, Auto ARP Response and RMCP Port Filtering

This example shows a common configuration; the BMC has a dedicated MAC and IP address. Automatic ARP responses is enabled as well as RMCP port filtering. By enabling Automatic ARP responses the BMC is not required to send the gratuitous ARPs as it did in Example 1.

For demonstration purposes, the dedicated MAC address is calculated by reading the system MAC address and adding 1 do it, assume the System MAC is AABBCCDC. The IP address for this example will be 1.2.3.4. Additionally, the XSUM filtering is enabled.

Note that not all Intel Ethernet Controllers support automatic ARP responses, please refer to product specific documentation.

9.5.12.2.1 Example 2 - Pseudo Code

Step 1: Disable existing filtering.

Receive Enable[00]

Utilizing the simple form of the Receive Enable command, this prevents any packets from reaching the BMC by disabling filtering:

Receive Enable Control 0x00:

• Bit 0 [0] - Disable Receiving of packets

Step 2: Read system MAC address.

Get System MAC Address []

Reads the system MAC address. Assume returned AABBCCDC for this example.

Step 3: Configure XSUM filter.

Update Manageability Filter Parameters [01, 00800000]

Use the Update Manageability Filter Parameters command to update filters enable settings (parameter 1). This set the Manageability Control (MANC) register. MANC Register 0x00800000:

• Bit 23 [1] - XSUM Filter enable

Note that some of the following configuration steps manipulate the MANC register indirectly, this command sets all bits except XSUM to 0b. It is important to either do this step before the others, or to read the value of the MANC and then write it back with only bit 32 changed. Also note that the XSUM enable bit might differ between Ethernet controllers, refer to product specific documentation.

Step 4: Configure MDEF[0].

Update Manageability Filter Parameters [68, 0, C0000000, 00000000]

Use the Update Manageability Filter Parameters command to update Decision Filters (MDEF) (parameter 0x68). This updates MDEF[0], as indicated by the 2nd parameter (0). MDEF value of 0x00000C00:

- Bit 30 $[1]$ port 0x298
- Bit 31 $[1]$ port 0x26F MDEF_EXT[0] value of 0x0000000:

Step 5: Configure MDEF[1].

Update Manageability Filter Parameters [68, 1, 10000000, 00000000]

Use the Update Manageability Filter Parameters command to update Decision Filters (MDEF) (parameter 0x61). This updates MDEF[1], as indicated by the $2nd$ parameter (1). MDEF value of 10000000:

• Bit 28 [1] – ARP Requests

MDEF_EXT[1] value of 0x0000000:

When enabling automatic ARP responses, the ARP requests still go into the manageability filtering system and as such needs to be designated as also needing to be sent to the host. For this reason a separate MDEF is created with only ARP request filtering enabled.

Refer to the next step for more details.

Step 6: Configure Manageability only.

Update Manageability Filter Parameters [F, 0, 00000001]

Use the Update Manageability Filter Parameters command to update Manageability Only (MNGONLY) (parameter 0xF) so that port 0x298 and 0x26F would not be sent to the host.

• Bit [0] - MDEF[0] is exclusive to the BMC.

This enables ARP requests to be passed to both manageability and to the host. Specified separate MDEF filter for ARP requests. If ARP requests had been added to *MDEF[0]* and then *MDEF[0]* specified in management only configuration then not only would RMCP traffic (ports 0x26F and 0x298) be sent only to the BMC, ARP requests would have also been sent to the BMC only.

Step 7: Enable filtering.

Receive Enable [8D, AABBCCDD, 01020304, 00, 00, 00]

Using the advanced version Receive Enable command, the first parameter:

Receive Enable Control 0x8D:

- Bit $0 \mid 1$] Enable receiving of packets
- Bit 2 [1] Enable status reporting (such as link lost)
- Bit 3 [1] Enable automatic ARP responses
- Bit 5:4 $[00]$ Notification method = SMB alert
- Bit 7 [1] Use dedicated MAC Second parameter is the MAC address (AABBCCDD). Third parameter is the IP address(01020304).

The last three parameters are zero when the notification method is SMB alert.

The resulting MDEF filters are as follows:

Table 9-24. Example 2 MDEF Results

9.5.12.3 Example 3 - Dedicated MAC and IP Address

This example provides the BMC with a dedicated MAC and IP address and enables it to receive ARP requests. The BMC is then responsible for responding to ARP requests.

For demonstration purposes, the dedicated MAC address is calculated by reading the system MAC address and adding one do it (assume the system MAC is AABBCCDC). The IP address for this example is 1.2.3.4. For this example, the Receive Enable command is used to configure the MAC address filter.

In order for the BMC to be able to receive ARP requests, it needs to specify a filter for this, and that filter needs to be included in the manageability-to-host filtering so that the host operating system might also receive ARP requests.

9.5.12.3.1 Example 3 - Pseudo Code

Step 1: Disable existing filtering.

Receive Enable[00]

Utilizing the simple form of the Receive Enable command, this prevents any packets from reaching the BMC by disabling filtering: Receive enable control 0x00:

• Bit $0 \mid 0 \mid$ – Disable receiving of packets

Step 2: Read System MAC Address.

Get System MAC Address []

Reads the system MAC address. Assume returned AABBCCDC for this example.

Step 3: Configure IP Address Filter

Update Manageability Filter Parameters [64, 00, 01020304]

Use the update manageability filter parameters to configure an IPv4 filter.

- The 1st parameter (0x64) specifies that we are configuring an IPv4 filter.
- The 2nd parameter (0x00) indicates which IPv4 filter is being configured, in this case filter 0.

The 3rd parameter is the IP address – 1.2.3.4.

Step 4: Configure MAC address filter.

Update Manageability Filter Parameters [66, 00, AABBCCDD]

Use the update manageability filter parameters to configure a MAC address filter.

The 1st parameter (0x66) specifies that we are configuring a MAC address filter.

The 2nd parameter (0x00) indicates which MAC address filter is being configured, in this case filter 0.

The 3rd parameter is the MAC Address - AABBCCDD

Step 5: Configure MDEF[0] for IP and MAC filtering.

Update Manageability Filter Parameters [68, 0, 00002001, 00000000]

Use the Update Manageability Filter Parameters command to update Decision Filters (MDEF) (parameter 0x68). This updates MDEF[0], as indicated by the 2nd parameter (0). MDEF value of 00002001:

- Bit 0 $[1]$ MAC $[0]$ address filtering
- Bit $13 [1] IP[0]$ address filtering MDEF_EXT[0] value of 0x0000000:

Step 6: Configure MDEF[1].

Update Manageability Filter Parameters [68, 1, 10000000]

Use the Update Manageability Filter Parameters command to update Decision Filters (MDEF) (parameter 0x68). This updates MDEF[1], as indicated by the 2nd parameter (1). MDEF value of 10000000:

• Bit 28 $[1]$ – ARP requests MDEF_EXT[1] value of 0x0000000:

Step 7: Configure the management-to-host filter

Update Manageability Filter Parameters [F, 0, 00000001]

Use the Update Manageability Filter Parameters command to update Manageability Only (MNGONLY) (parameter 0xF) so that the dedicated MAC/IP traffic would not be sent to the host. Note that given the host does not program this address in it's L2 filtering, this step is not a must, unless the host chooses to work in promiscuous mode.

• Bit [0] - MDEF[0] is exclusive to the BMC.

Step 8: Enable filtering.

Receive Enable [05]

Using the simple form of the Receive Enable command,: Receive Enable Control 0x05:

- Bit $0 \mid 1$] Enable Receiving of packets
- Bit 2 [1] Enable status reporting (such as link lost)
- Bit 5:4 $[00]$ Notification method = SMB alert

The resulting MDEF filters are as follows:

Table 9-25. Example 3 MDEF Results

9.5.12.4 Example 4 - Dedicated MAC and VLAN Tag

This example shows an alternate configuration; the BMC has a dedicated MAC and IP address, along with a VLAN tag of 0x32is required for traffic to be sent to the BMC. This means that all traffic with VLAN a matching tag is sent to the BMC.

For demonstration purposes, the dedicated MAC address is calculated by reading the system MAC address and adding 1 to it (assume the system MAC is AABBCCDC). The IP address for this example is 1.2.3.4 and the VLAN tag is 0x0032.

Additionally, the XSUM filtering is enabled.

9.5.12.4.1 Example 4 - Pseudo Code

Step 1: Disable existing filtering.

Receive Enable[00]

Utilizing the simple form of the Receive Enable command, this prevents any packets from reaching the BMC by disabling filtering:

Receive enable control 0x00:

• Bit 0 [0] - Disable receiving of packets

Step 2: - Read system MAC address.

Get System MAC Address []

Reads the system MAC address. Assume returned AABBCCDC for this example.

Step 3: Configure XSUM filter.

Update Manageability Filter Parameters [01, 00800000]

Use the Update Manageability Filter Parameters command to update Filters Enable settings (parameter 1). This sets the Manageability Control (MANC) register. MANC register 0x00800000:

• Bit 23 [1] – XSUM filter enable

Note that some of the following configuration steps manipulate the MANC register indirectly, this command sets all bits except XSUM to 0b. It is important to either do this step before the others, or to read the value of the MANC and then write it back with only bit 32 changed. Also note that the XSUM enable bit might differ between Ethernet controllers, refer to product specific documentation.

Step 4: Configure VLAN 0 filter.

Update Manageability Filter Parameters [62, 0, 0032]

Use the Update Manageability Filter Parameters command to configure VLAN filters. Parameter 0x62 indicates update to VLAN filter, the 2nd parameter indicates which VLAN filter (0 in this case), the last parameter is the VLAN ID (0x0032).

Step 5: Configure MDEF[0].

Update Manageability Filter Parameters [68, 0, 00000020, 00000000]

Use the Update Manageability Filter Parameters command to update Decision Filters (MDEF) (parameter 0x68). This updates MDEF[0], as indicated by the 2nd parameter (0). MDEF value of 00000020:

• Bit $5 \lceil 1 \rceil$ – VLAN $\lceil 0 \rceil$ AND MDEF_EXT[0] value of 0x0000000:

Step 6: Enable filtering.

Receive Enable [85, AABBCCDD, 01020304, 00, 00, 00]

Using the advanced version Receive Enable command, the first parameter: Receive Enable Control 0x85:

- Bit $0 \mid 1$] Enable receiving of packets
- Bit 2 $[1]$ Enable status reporting (such as link lost)
- \bullet Bit 5:4 [00] Notification method = SMB alert
- Bit 7 [1] Use dedicated MAC Second parameter is the MAC address: AABBCCDD.

Third parameter is the IP address: 01020304.

The last three parameters are zero when the notification method is SMBus alert.

The resulting MDEF filters are as follows:

9.5.13 SMBus Troubleshooting

This section outlines the most common issues found while working with pass-through using the SMBus sideband interface.

9.5.13.1 TCO Alert Line Stays Asserted After a Power Cycle

After the integrated 10 GbE LAN controller resets, all its ports indicates a status change. If the BMC only reads status from one port (slave address), the other ones continue to assert the TCO alert line.

Ideally, the BMC should use the ARA transaction (see [Section](#page-541-0) 9.5.10) to determine which slave asserted the TCO alert. Many customers only wish to use one port for manageability thus using ARA might not be optimal.

An alternate to using ARA is to configure part of the ports to not report status and to set its SMBus timeout period. In this case, the SMBus timeout period determines how long a port asserts the TCO alert line awaiting a status read from a BMC; by default this value is zero (indicates an infinite timeout).

The SMBus configuration section of the NVM has a SMBus notification timeout (ms) field that can be set to a recommended value of 0xFF (for this issue). Note that this timeout value is for all slave addresses. Along with setting the SMBus notification timeout to 0xFF, it is recommended that the other ports be configured in the NVM to disable status alerting. This is accomplished by having the *Enable Status Reporting* bit set to 0b for the desired ports in the LAN configuration section of the NVM.

The third solution for this issue is to have the BMC hard-code the slave addresses to always read from all ports. As with the previous solution, it is recommend that the other ports have status reporting disabled.

9.5.13.2 When SMBus Commands Are Always NACKed

There are several reasons why all commands sent to the integrated 10 GbE LAN controller from a BMC could be NACKed. The following are most common:

- Invalid NVM Image The image itself might be invalid or it could be a valid image and is not a pass-through image, as such SMBus connectivity is disabled.
- The BMC is not using the correct SMBus address Many BMC vendors hard-code the SMBus address(es) into their firmware. If the incorrect values are hard-coded, the integrated 10 GbE LAN controller does not respond.
	- The SMBus address(es) can be dynamically set using the SMBus ARP mechanism.
- The BMC is using the incorrect SMBus interface The NVM might be configured to use one physical SMBus port; however, the BMC is physically connected to a different one.
- Bus Interference The bus connecting the BMC and the integrated 10 GbE LAN controller might be unstable.

9.5.13.3 SMBus Clock Speed Is 16.6666 KHz

This can happen when the SMBus connecting the BMC and the integrated 10 GbE LAN controller is also tied into another device (such as an ICH) that has a maximum clock speed of 16.6666 KHz. The solution is to not connect the SMBus between the integrated 10 GbE LAN controller and the BMC to this device.

9.5.13.4 A Network Based Host Application Is Not Receiving Any Network Packets

Reports have been received about an application not receiving any network packets. The application in question was NFS under Linux. The problem was that the application was using the RMPC/RMCP+ IANA reserved port 0x26F (623) and the system was also configured for a shared MAC and IP address with the operating system and BMC.

The management control-to-host configuration, in this situation, was setup not to send RMCP traffic to the operating system (this is typically the correct configuration). This means that no traffic send to port 623 was being routed.

The solution in this case is to configure the problematic application NOT to use the reserved port 0x26F.

9.5.13.5 Unable to Transmit Packets from the BMC

If the BMC has been transmitting and receiving data without issue for a period of time and then begins to receive NACKs from the integrated 10 GbE LAN controller when it attempts to write a packet, the problem is most likely due to the fact that the buffers internal to the integrated 10 GbE LAN controller are full of data that has been received from the network but has yet to be read by the BMC.

Being an embedded device, the integrated 10 GbE LAN controller has limited buffers that are shared for receiving and transmitting data. If a BMC does not keep the incoming data read, the integrated 10 GbE LAN controller can be filled up This prevents the BMC form transmitting more data, resulting in NACKs.

If this situation occurs, the recommended solution is to have the BMC issue a Receive Enable command to disable more incoming data, read all the data from the integrated 10 GbE LAN controller, and then use the Receive Enable command to enable incoming data.

9.5.13.6 SMBus Fragment Size

The SMBus specification indicates a maximum SMBus transaction size of 32 bytes. Most of the data passed between the integrated 10 GbE LAN controller and the BMC over the SMBus is RMCP/RMCP+ traffic, which by its very nature (UDP traffic) is significantly larger than 32 bytes in length. Multiple SMBus transactions might therefore be required to move data from the integrated 10 GbE LAN controller to the BMC or to send a data from the BMC to the integrated 10 GbE LAN controller.

Recognizing this bottleneck, the integrated 10 GbE LAN controller handles up to 240 bytes of data in a single transaction. This is a configurable setting in the NVM. The default value in the NVM images is 32, per the SMBus specification. If performance is an issue, increase this size.

During initialization, firmware within the integrated 10 GbE LAN controller allocates buffers based upon the SMBus fragment size setting within the NVM. The integrated 10 GbE LAN controller firmware has a finite amount of RAM for its use: the larger the SMBus fragment size, the fewer buffers it can allocate. Because this is true, BMC implementations must take care to send data over the SMBus efficiently.

For example, the integrated 10 GbE LAN controller firmware has 3 KB of RAM it can use for buffering SMBus fragments. If the SMBus fragment size is 32 bytes then the firmware could allocate 96 buffers of size 32 bytes each. As a result, the BMC could then send a large packet of data (such as KVM) that is 800 bytes in size in 25 fragments of size 32 bytes apiece.

However, this might not be the most efficient way because the BMC must break the 800 bytes of data into 25 fragments and send each one at a time.

If the SMBus fragment size is changed to 240 bytes, the integrated 10 GbE LAN controller firmware can create 12 buffers of 240 bytes each to receive SMBus fragments. The BMC can now send that same 800 bytes of KVM data in only four fragments, which is much more efficient.

The problem of changing the SMBus fragment size in the NVM is if the BMC does not also reflect this change. If a programmer changes the SMBus fragment size in the integrated 10 GbE LAN controller to 240 bytes and then wants to send 800 bytes of KVM data, the BMC can still only send the data in 32 byte fragments. As a result, firmware runs out of memory.

This is because firmware created the 12 buffers of 240 bytes each for fragments; however, the BMC is only sending fragments of size 32 bytes. This results in a memory waste of 208 bytes per fragment. Then when the BMC attempts to send more than 12 fragments in a single transaction, the integrated 10 GbE LAN controller NACKs the SMBus transaction due to not enough memory to store the KVM data.

In summary, if a programmer increases the size of the SMBus fragment size in the NVM (recommended for efficiency purposes) take care to ensure that the BMC implementation reflects this change and uses that fragment size to its fullest when sending SMBus fragments.

9.5.13.7 Losing Link

Normal behavior for the integrated 10 GbE LAN controller when the system powers down or performs a reset is for the link to temporarily go down and then back up again to re-negotiate the link speed. This behavior can have adverse affects on manageability.

For example if there is an active FTP or serial over LAN session to the BMC, this connection might be lost. In order to avoid this possible situation, the BMC can use the Management Control command detailed in Section [9.5.11.1.5](#page-549-0) to ensure the link stays active at all times.

This command is available when using the NC-SI sideband interface as well.

Care should be taken with this command, if the software device driver negotiates the maximum link speed, the link speed remains the same when the system powers down or resets. This might have undesirable power consumption consequences. Currently, when using NC-SI, the BMC can re-negotiate the link speed. That functionality is not available when using the SMBus interface.

9.5.13.8 Enable Checksum Filtering

If checksum filtering is enabled, the BMC does not need to perform the task of checking this checksum for incoming packets. Only packets that have a valid checksum is passed to the BMC. All others are silently discarded.

This is a way to offload some work from the BMC.

9.5.13.9 Still Having Problems?

If problems still exist, contact your field representative. Be prepared to provide the following:

- A SMBus trace if possible.
- A dump of the NVM image. This should be taken from the actual Integrated 10 GbE LAN Controller, rather than the NVM image provided by Intel. Parts of the NVM image are changed after writing (such as the physical NVM size).

9.6 NC-SI Pass Through Interface

The Network Controller Sideband Interface (NC-SI) is a DMTF industry standard protocol for the sideband interface. NC-SI uses a modified version of the industry standard RMII interface for the physical layer as well as defining a new logical layer.

The NC-SI specification supported by the integrated 10 GbE LAN controller can be found at:

http://www.dmtf.org/sites/default/files/standards/documents/DSP0222_1.0.1.pdf

9.6.1 Overview

9.6.1.1 Terminology

The terminology in this document is taken from the NC-SI specification.

Table 9-27. NC-SI Terminology

Table 9-27. NC-SI Terminology

9.6.1.2 System Topology

In NC-SI each physical endpoint (NC package) can have several logical slaves (NC channels).

NC-SI defines that one management controller and up to four network controller packages can be connected to the same NC-SI link.

Figure 9-6 shows an example topology for a single BMC and a single NC package. In this example, the NC package has two NC channels.

Figure 9-6. Single NC Package, Two NC Channels

Figure 9-7 shows an example topology for a single BMC and two NC packages. In this example, one NC package has two NC channels and the other has only one NC channel. Scenarios in which the NC-SI lines are shared by multiple NCs (Figure 9-7) mandate an arbitration mechanism. The arbitration mechanism is described in [Section](#page-624-0) 9.6.7.1.

Figure 9-7. Two NC Packages (Left, with Two NC Channels and Right, with One NC Channel)

Note: Channel numbers should match PCI function numbers. If more than one function is defined on a port, the function with the lowest value associated with this port is used (it is assumed

that the first function numbers are assigned to different ports). The association of functions to ports is reflected in the PFGEN_PORTNUM registers.

9.6.1.3 Data Transport

Since NC-SI is based upon the RMII transport layer, data is transferred in the form of Ethernet frames.

NC-SI defines two types of transmitted frames:

- 1. Control frames:
	- a. Configures and control the interface.
	- b. Identified by a unique EtherType in their L2 header.
- 2. Pass-through frames:
	- a. Actual LAN pass-through frames transferred from/to the BMC.
	- b. Identified as not being a control frame.
	- c. Attributed to a specific NC channel by their source MAC address (as configured in the NC by the BMC).

9.6.1.3.1 Control Frames

NC-SI control frames are identified by a unique NC-SI EtherType (0x88F8).

Control frames are used in a single-threaded operation, meaning commands are generated only by the BMC and can only be sent one at a time. Each command from the BMC is followed by a single response from the NC (command-response flow), after which the BMC is allowed to send a new command.

The only exception to the command-response flow is the Asynchronous Event Notification (AEN). These control frames are sent unsolicited from the NC to the BMC.

AEN functionality by the NC must be disabled by default, until activated by the BMC using the Enable AEN commands.

In order to be considered a valid command, a control frame must:

- 1. Comply with the NC-SI header format.
- 2. Be targeted to a valid channel in the package via the Package ID and Channel ID fields. For example, to target a NC channel with package ID of 0x2 and internal channel ID of 0x5, the BMC must set the channel ID inside the control frame to 0x45. The channel ID is composed of three bits of package ID and five bits of internal channel ID.
- 3. Contain a correct payload checksum (if used).
- 4. Meet any other condition defined by NC-SI.

There are also commands (such as select package) targeted to the package as a whole. These commands must use an internal channel ID of 0x1F.

For details, refer to the NC-SI specification.

9.6.1.3.2 NC-SI Frames Receive Flow

Figure 9-8 shows the flow for frames received on the NC from the BMC.

Figure 9-8. NC-SI Frames Receive Flow for the NC

9.6.2 NC-SI Standard Support

9.6.2.1 Supported Features

The integrated 10 GbE LAN controller supports all the mandatory features of the NC-SI specification (rev 1.0.1).

[Table](#page-582-0) 9-28 lists the supported commands.

Table 9-29 lists optional features supported.

Table 9-28. Supported NC-SI Commands

1. In cases that one of the LAN devices is assigned for the sole use of the manageability and its LAN PCIe function is disabled, using the NC-SI Set Link command while advertising multiple speeds and enabling auto-negotiation, results in the lowest possible speed chosen. To enable link of higher a speed, the BMC should not advertise speeds that are below the desired link speed. When doing it, changing the power state of the LAN device has not effect and the link speed is not re-negotiated.

2. The integrated 10 GbE LAN controller does not support filtering of user priority/DEI bits of VLAN.

3. In MCTP without pass through mode, only control commands are supported and not pass through traffic.As a result, many of the regular NC-SI commands are not supported or are supported in a limited manner, only to enable control and status reporting for the integrated 10 GbE LAN controller.

4. Set MAC address command fails with a 0x002 (Parameter Is Invalid, Unsupported, or Out-of-Range) reason code if received on a Tx enabled port with a unicast MAC address already configured on another Tx enabled port.

5. Enable Channel Network TX command fails with a 0x002 (Parameter Is Invalid, Unsupported, or Out-of-Range) reason code if received on a port configured with an unicast MAC address equal to the MAC address of another Tx enabled port.

6. See [Section](#page-584-0) 9.6.3 for details.

Table 9-29. Optional NC-SI Features Support

1. *TCTL.EN* should be set to 1b to activate Tx related counters and *RCTL.RXEN*, *MANC.RCV_EN* or *GRC.APME* should be set to enable RX related counters.

2. As described in the get controller packet statistics counter numbers table in NC-SI specification.

3. The Total Pass-through RX Packets Received On the LAN Interface counter includes also OS2BMC traffic.

9.6.2.2 Allow Link Down (ALD) Support

NC-SI PHY power down conditions:

In NC-SI mode, the integrated 10 GbE LAN controller might dynamically change the PHY power mode according to the NC-SI channel state assuming no other functionality requires the PHY to be active (host or wake up).

The following algorithm is used to define if PHY activity is required:

- At initialization time, if the manageability mode is NC-SI, a PHY is required to be active only if the *Enable All PHYs in D3 N* bit in Common Firmware Parameters NVM word is set.
- Once a channel is enabled via Enable Channel NC-SI command, The PHY is powered up.
- If the channel is disabled via a Disable Channel command with ALD bit set and the PHY is disabled.
- If the channel is disabled via a Reset Channel command, the PHY power state is set back to the initialization value as defined by the *All PHYs in D3 N* bit.

Note: Before transitioning to D3 it is the responsibility of the software device driver to request the PHY to be active for walk up activities using WUC register.

9.6.2.3 AEN Handling

Asynchronous events might occur when the integrated 10 GbE LAN controller is not allowed to send them. The following rules defines the behavior of the integrated 10 GbE LAN controller in these cases:

- 1. While the integrated 10 GbE LAN controller is disabled, for each type of AEN only the last event is kept
- 2. Outstanding AENs that occurred while package was deselected is transmitted when package is selected.
- 3. On a transition from channel disabled to channel enabled, all outstanding events are erased to prevent stale events notifications.

9.6.3 NC-SI Mode — Intel Specific Commands

In addition to regular NC-SI commands, the following Intel vendor specific commands are supported. The purpose of these commands is to provide a means for the BMC to access some of the Intel-specific features present in the integrated 10 GbE LAN controller.

9.6.3.1 Overview

The following features are available via the NC-SI OEM specific commands:

- Receive filters:
- Packet addition decision filters 0x0…0x4
- Packet reduction decision filters 0x5…0x7
- MNGONLY register (controls the forwarding of manageability packets to the host)
- Flex 128 filters
- Flex TCP/UDP port filters 0x0...0x2
- IPv4/IPv6 filters
- Get System MAC Address This command enables the BMC to retrieve the system MAC address used by the NC. This MAC address can be used for a shared MAC address mode.
- Keep PHY Link Up (*Veto* bit) Enable/Disable This feature enables the BMC to block PHY reset, which might cause session loss.
- TCO Reset Enables the BMC to reset the integrated 10 GbE LAN controller.
- Checksum offloading Offloads IP/UDP/TCP checksum checking from the BMC.
- OS2BMC Control commands.
- Firmware Version commands.

These commands are designed to be compliant with their corresponding SMBus commands (if existing). All of the commands are based on a single DMTF defined NC-SI command, known as OEM command. This command is as follows.

9.6.3.2 OEM Command (0x50)

The OEM command can be used by the BMC to request the sideband interface to provide vendorspecific information. The Vendor Enterprise Number (VEN) is the unique MIB/SNMP private enterprise number assigned by IANA per organization. Vendors are free to define their own internal data structures in the vendor data fields.

9.6.3.2.1 OEM Response (0xD0)

Note: Responses have no command-specific reason code, unless otherwise specified within the command.

Note: The commands/responses described in the sections that follow includes only the part up to the data. The padding and checksum are implied.

9.6.3.3 OEM Commands Summary

Table 9-30. OEM Specific Command Response Reason Codes

Table 9-31. OEM Commands Summary

Note: All the commands are supported both over RMII NC-SI and over MCTP.

9.6.3.4 Proprietary Commands Format

9.6.3.4.1 Set Intel Filters Control Command (Intel Command 0x00)

9.6.3.4.2 Set Intel Filters Control Response Format (Intel Command 0x00)

9.6.3.5 Set Intel Filters Control — IP Filters Control Command (Intel Command 0x00, Filter Control Index 0x00)

This command controls different aspects of the Intel filters.

Where IP Filters Control has the following format:

9.6.3.5.1 Set Intel Filters Control — IP Filters Control Response (Intel Command 0x00, Filter Control Index 0x00)

9.6.3.6 Get Intel Filters Control Commands (Intel Command 0x01)

9.6.3.6.1 Get Intel Filters Control — IP Filters Control Command (Intel Command 0x01, Filter Control Index 0x00)

This command controls different aspects of the Intel filters:

9.6.3.6.1.1 Get Intel Filters Control — IP Filters Control Response (Intel Command 0x01, Filter Control Index 0x00)

9.6.3.7 Set Intel Filters Formats

9.6.3.7.1 Set Intel Filters Command (Intel Command 0x02)

9.6.3.7.1.1 Set Intel Filters Response (Intel Command 0x02)

9.6.3.7.2 Set Intel Filters — Manageability Only Command (Intel Command 0x02, Filter Parameter 0x0F)

This command sets the MNGONLY register. The MNGONLY register controls whether pass-through packets destined to the BMC are not forwarded to the host operating system. The MNGONLY register is listed in [Table](#page-521-0) 9-4.

9.6.3.7.2.1 Set Intel Filters — Manageability Only Response (Intel Command 0x02, Filter Parameter 0x0F)

9.6.3.7.3 Set Intel Filters — Flex Filter Enable Mask and Length Command (Intel Command 0x02, Filter Parameter 0x10)

The following command sets the Intel flex filters mask and length:

9.6.3.7.3.1 Set Intel Filters — Flex Filter Enable Mask and Length Response (Intel Command 0x02, Filter Parameter 0x10)

9.6.3.7.4 Set Intel Filters — Flex Filter Data Command (Intel Command 0x02, Filter Parameter 0x11)

The Filter Data Group parameter defines which bytes of the flex filter are set by this command:

Table 9-32. Filter Data Group

Note: Using this command to configure the filters data must be done after the flex filter mask command is issued and the mask is set.

9.6.3.7.4.1 Set Intel Filters — Flex Filter Data Response (Intel Command 0x02, Filter Parameter 0x11)

9.6.3.7.5 Set Intel Filters — Flex TCP/UDP Port Filter Command (Intel Command 0x02, Filter Parameter 0x63)

Filter index range: 0x0...0xA.

If the filter index is bigger than 10, a command failed Response Code is returned with Invalid Intel Parameter Number reason (0x5082).

9.6.3.7.5.1 Set Intel Filters — Flex TCP/UDP Port Filter Response (Intel Command 0x02, Filter Parameter 0x63)

9.6.3.7.6 Set Intel Filters — IPv4 Filter Command (Intel Command 0x02, Filter Parameter 0x64)

Note: The filters index range can vary according to the IPv4/IPv6 mode setting in the Filters Control command.

IPv4 Mode: Filter index range: 0x0...0x3.

IPv6 Mode: This command should not be used in IPv6 mode.

9.6.3.7.6.1 Set Intel Filters — IPv4 Filter Response (Intel Command 0x02, Filter Parameter 0x64)

If the IPv4 address equals all zero, a command failed Response Code is returned, with Invalid Intel Parameter Number reason (0x5082).

9.6.3.7.7 Set Intel Filters — IPv6 Filter Command (Intel Command 0x02, Filter Parameter 0x65)

Note: The filters index range can vary according to the IPv4/IPv6 mode setting in the Filters Control command.

IPv4 Mode: Filter index range: 0x1...0x3.

IPv6 Mode: Filter index range: 0x0...0x3.

9.6.3.7.7.1 Set Intel Filters — IPv6 Filter Response (Intel Command 0x02, Filter Parameter 0x65)

If the IP filter index does not match the previous ranges, a command failed Response Code is returned, with Invalid Intel Parameter Number reason (0x5082).

If the IPv6 address equals all zero, a command failed Response Code is returned, with Invalid Intel Parameter Number reason (0x5082).

9.6.3.7.8 Set Intel Filters - EtherType Filter Command (Intel Command 0x02, Filter parameter 0x67)

Where the EtherType filter has the format as described in Section 8.2.2.20.4.

9.6.3.7.8.1 Set Intel Filters - EtherType Filter Response (Intel Command 0x02, Filter parameter 0x67)

If the Ethertype filter Index is larger than three, a command failed Response Code is returned with Invalid Intel Parameter Number reason (0x5082).

9.6.3.7.9 Set Intel Filters - Packet Addition Extended Decision Filter Command (Intel Command 0x02, Filter parameter 0x68)

See [Figure](#page-520-0) 9-2 for description of the decision filters structure.

The command must overwrite any previously stored value. The value set is not checked.

Extended Decision filter Index Range: 0...4

Filter 0: See [Table](#page-596-0) 9-33.

Filter 1: See [Table](#page-596-1) 9-34.

Table 9-33. Filter Values

Table 9-34. Extended Filter 1 Values

Table 9-34. Extended Filter 1 Values (Continued)

9.6.3.7.9.1 Set Intel Filters – Packet Addition Extended Decision Filter Response (Intel Command 0x02, Filter parameter 0x68)

If the Extended Decision filter index is bigger than 5, a command failed Response Code is returned with Invalid Intel Parameter Number reason (0x5082).

9.6.3.8 Get Intel Filters Formats

9.6.3.8.1 Get Intel Filters Command (Intel Command 0x03)

9.6.3.8.1.1 Get Intel Filters Response (Intel Command 0x03)

9.6.3.8.2 Get Intel Filters — Manageability Only Command (Intel Command 0x03, Filter Parameter 0x0F)

This command retrieves the MNGONLY register. The MNGONLY register controls whether pass-through packets destined to the BMC are also be forwarded to the host operating system.

9.6.3.8.2.1 Get Intel Filters — Manageability Only Response (Intel Command 0x03, Filter Parameter 0x0F)

The MNGONLY register structure is listed in [Table](#page-521-0) 9-4.

9.6.3.8.3 Get Intel Filters — Flex Filter 0 Enable Mask and Length Command (Intel Command 0x03, Filter Parameter 0x10)

The following command retrieves the Intel flex filters mask and length. See [Section](#page-517-0) 9.3.3.5 for details of the values returned by this command.

9.6.3.8.3.1 Get Intel Filters — Flex Filter 0 Enable Mask and Length Response (Intel Command 0x03, Filter Parameter 0x10)

9.6.3.8.4 Get Intel Filters — Flex Filter 0 Data Command (Intel Command 0x03, Filter Parameter 0x11)

The following command retrieves the Intel flex filters data.

The Filter Data Group parameter defines which bytes of the Flex filter are returned by this command:

Table 9-35. Filter Data Group

9.6.3.8.4.1 Get Intel Filters — Flex Filter 0 Data Response (Intel Command 0x03, Filter Parameter 0x11)

9.6.3.8.5 Get Intel Filters — Flex TCP/UDP Port Filter Command (Intel Command 0x03, Filter Parameter 0x63)

Filter index range: 0x0...0xA.

9.6.3.8.5.1 Get Intel Filters — Flex TCP/UDP Port Filter Response (Intel Command 0x03, Filter Parameter 0x63)

Filter index range: 0x0...0xA.

9.6.3.8.6 Get Intel Filters — IPv4 Filter Command (Intel Command 0x03, Filter Parameter 0x64)

Note: The filters index range can vary according to the IPv4/IPv6 mode setting in the Filters Control command.

IPv4 Mode: Filter index range: 0x0...0x3.

IPv6 Mode: This command should not be used in IPv6 mode.

9.6.3.8.6.1 Get Intel Filters — IPv4 Filter Response (Intel Command 0x03, Filter Parameter 0x64)

9.6.3.8.7 Get Intel Filters — IPv6 Filter Command (Intel Command 0x03, Filter Parameter 0x65)

Note: The filters index range can vary according to the IPv4/IPv6 mode setting in the Filters Control command

IPv4 Mode: Filter index range: 0x0...0x2.

IPv6 Mode: Filter index range: 0x0...0x3.

9.6.3.8.7.1 Get Intel Filters — IPv6 Filter Response Intel Command 0x03, Filter parameter 0x65)

9.6.3.8.8 Get Intel Filters - EtherType Filter Command (Intel Command 0x03, Filter parameter 0x67)

Valid indices: 0...3

9.6.3.8.8.1 Get Intel Filters - EtherType Filter Response (Intel Command 0x03, Filter parameter 0x67)

If the Ethertype filter index is larger than three, a command failed Response Code is returned with Invalid Intel Parameter Number reason (0x5082).

9.6.3.8.9 Get Intel Filters – Packet Addition Extended Decision Filter Command (Intel Command 0x03, Filter parameter 0x68)

This command enables the BMC to retrieve the Extended Decision filter.

9.6.3.8.9.1 Get Intel Filters – Packet Addition Extended Decision Filter Response (Intel Command 0x03, Filter parameter 0x68)

Where Decision Filter 0 and Decision Filter 1 have the structure as detailed in the respective Set commands.

If the Extended Decision Filter Index is bigger than four, a command failed Response Code is returned with Invalid Intel Parameter Number reason (0x5082).

9.6.3.9 Set Intel Packet Reduction Filters Formats

The non-extended commands are obsolete. The extended commands (Section [9.6.3.9.2](#page-606-0) to Section [9.6.3.9.4.1](#page-608-1)) should be used instead.

9.6.3.9.1 Set Intel Packet Reduction Filters Command (Intel Command 0x04)

Note: Intel recommends that the BMC only use the Extended Packet Reduction commands.

The *Packet Reduction Data* field has the following structure:

Table 9-36. Packet Reduction Field Description

Table 9-37. Extended Packet Reduction Field Description

The filtering is divided into two decisions:

• Bit 20:13 in [Table](#page-605-0) 9-36 and bits 3:2 in [Table](#page-605-1) 9-37 works in an AND manner; it must be true in order for a packet to pass (if was set).

Bits 28 in [Table](#page-605-0) 9-36 and bits 24:10 in [Table](#page-605-1) 9-37 work in an OR manner; at least one of them must be true for a packet to pass (if any were set).

9.6.3.9.1.1 Set Intel Packet Reduction Filters Response (Intel Command 0x04)

9.6.3.9.2 Set Extended Unicast Packet Reduction Command (Intel Command 0x04, Reduction Filter Index 0x10)

The command must have the following format:

The command must overwrite any previously stored value.

Note: See [Table](#page-605-0) 9-36 and [Table](#page-605-1) 9-37 for description of the Unicast Extended Packet Reduction format.

9.6.3.9.2.1 Set Extended Unicast Packet Reduction Response (Intel Command 0x04, Reduction Filter Index 0x10)

9.6.3.9.3 Set Extended Multicast Packet Reduction Command (Intel Command 0x04, Reduction Filter Index 0x11)

Note: See [Table](#page-605-0) 9-36 and [Table](#page-605-1) 9-37 for description of the Multicast Extended Packet Reduction format.

The command must overwrite any previously stored value.

9.6.3.9.3.1 Set Extended Multicast Packet Reduction Response (Intel Command 0x04, Reduction Filter Index 0x11)

9.6.3.9.4 Set Extended Broadcast Packet Reduction Command (Intel Command 0x04, Reduction Filter Index 0x12)

Note: See [Table](#page-605-0) 9-36 and [Table](#page-605-1) 9-37 for description of the Broadcast Extended Packet Reduction format.

The command must overwrite any previously stored value.

9.6.3.9.4.1 Set Extended Broadcast Packet Reduction Response (Intel Command 0x04, Reduction Filter Index 0x12)

9.6.3.10 Get Intel Packet Reduction Filters Formats

Note: The non-extended commands are not supported anymore. Use the extended commands (Section [9.6.3.10.1](#page-609-0) to Section [9.6.3.10.3.1](#page-610-1)) instead.

9.6.3.10.1 Get Extended Unicast Packet Reduction Command (Intel Command 0x05, Reduction Filter Index 0x10)

 χ

9.6.3.10.1.1 Get Extended Unicast Packet Reduction Response (Intel Command 0x05, Reduction Filter Index 0x10)

9.6.3.10.2 Get Extended Multicast Packet Reduction Command (Intel Command 0x05, Reduction Filter Index 0x11)

9.6.3.10.2.1 Get Extended Multicast Packet Reduction Response (Intel Command 0x05, Reduction Filter Index 0x11)

9.6.3.10.3 Get Extended Broadcast Packet Reduction Command (Intel Command 0x05, Reduction Filter Index 0x12)

9.6.3.10.3.1 Get Extended Broadcast Packet Reduction Response (Intel Command 0x05, Reduction Filter Index 0x12)

9.6.3.11 System MAC Address

9.6.3.11.1 Get System MAC Address Command (Intel Command 0x06)

In order to support a system configuration that requires the integrated 10 GbE LAN controller to hold the MAC address for the BMC (such as shared MAC address mode), the following command is provided to enable the BMC to query the integrated 10 GbE LAN controller for a valid MAC address.

The NC must return the system MAC addresses. The BMC should use the returned MAC addressing as a shared MAC address by setting it using the Set MAC Address command as defined in NC-SI 1.0.

It is also recommended that the BMC use packet reduction and Manageability-to-host command to set the proper filtering method.

9.6.3.11.2 Get System MAC Address Response (Intel Command 0x06)

9.6.3.12 Set Intel Management Control Formats

9.6.3.12.1 Set Intel Management Control Command (Intel Command 0x20)

Where Intel Management Control 1 is as follows:

When the command is received with the NC-SI Auto configuration field set to 01b, Firmware reads the current setting of the manageability filters of all the ports and stores them in the right "Pass Through Control Words" structures and sets the new Enable NVM configuration bit in Common Manageability Parameters 2[9].

- **Note:** The flex filter data should also be saved. Since flex filter data is optional, the flex filter information will be saved only if the section exists in NVM.
- **Note:** This command returns a response only after the NVM is updated, thus it may violate the 50 ms limit on NC-SI commands response.

When a command is received with the NC-SI Auto configuration field set to 10b, Firmware clears the Enable NVM configuration bit in Common Manageability Parameters 2[9].

9.6.3.12.2 Set Intel Management Control Response (Intel Command 0x20)

9.6.3.13 Get Intel Management Control Formats

9.6.3.13.1 Get Intel Management Control Command (Intel Command 0x21)

Where Intel Management Control 1 is as described in Section [9.6.3.12.2.](#page-613-0)

9.6.3.13.2 Get Intel Management Control Response (Intel Command 0x21)

9.6.3.14 TCO Reset

Depending on the bit set in the TCO mode field this command will cause the integrated 10 GbE LAN controller to perform either:

1. **TCO Reset**

- If Force TCO reset is enabled in the NVM, The Force TCO reset clears the data-path (Rx/Tx) of the integrated 10 GbE LAN controller to enable the BMC to transmit/receive packets through the integrated 10 GbE LAN controller.
- If the BMC has detected that the operating system is hung and has blocked the Rx/Tx path The Force TCO reset clears the data-path (Rx/Tx) of the integrated 10 GbE LAN controller to enable the BMC to transmit/receive packets through the integrated 10 GbE LAN controller.
- When this command is issued to a channel in a package, it applies only to the specific channel.
- After successfully performing the command the integrated 10 GbE LAN controller considers Force TCO command as an indication that the operating system is hung and clears the DRV_LOAD flag (disable the driver). If TCO reset is disabled in NVM, the integrated 10 GbE LAN controller clears the *CTRL_EXT.DRV_LOAD* bit but does not reset the data-path and notifies BMC on successful completion.

2. **TCO Isolate**.

- If TCO isolate is enabled in the NVM. The TCO Isolate command disables PCIe write operations to the LAN port.
- If TCO Isolate is disabled in NVM, the integrated 10 GbE LAN controller does not execute the command but sends a response to the BMC with successful completion.
- Following TCO Isolate, management isolates the function related to the port on which the command was received.

3. **Firmware Reset.**

- This command causes re-initialization of all the manageability functions and re-load of manageability related NVM words.
- When the BMC has loaded new management related NVM image the Firmware Reset command loads management related NVM information without need to power down the system.
- This command is issued to the package and affects all channels. After the Firmware Reset the Firmware Semaphore register (FWSM) is re-initialized.

Note: TCO Isolate affects only the channel (port) that the command was issued to. Force TCO resets the entire the integrated 10 GbE LAN controller (all channels in the package).

Following firmware reset, BMC needs to re-initialize all ports. Only one of the fields should be set in a given command. Setting more than one field might yield unexpected results.

9.6.3.14.1 Perform Intel TCO Reset Command (Intel Command 0x22)

Where TCO mode is:

Note: For compatibility, the TCO Reset command without the TCO mode parameter is accepted (TCO reset is performed).

1. TCO Isolate Host Write operation enabled in NVM.

9.6.3.14.2 Perform Intel TCO Reset Response (Intel Command 0x22)

Note: When a Firmware Reset is requested (TCO Mode = RESET_MGMT), there is no response, as the integrated 10 GbE LAN controller goes to Initial State as part of the command execution.

9.6.3.15 Checksum Offloading

This command enables the checksum offloading filters in the integrated 10 GbE LAN controller.

When enabled, these filters block any packets that did not pass IP, UDP or TCP checksum from being forwarded to the BMC.

9.6.3.15.1 Enable Checksum Offloading Command (Intel Command 0x23)

9.6.3.15.2 Enable Checksum Offloading Response (Intel Command 0x23)

9.6.3.15.3 Disable Checksum Offloading Command (Intel Command 0x24)

9.6.3.15.4 Disable Checksum Offloading Response (Intel Command 0x24)

9.6.3.16 OS 2 BMC configuration

These commands control enabling of the OS-to-BMC flow.

9.6.3.16.1 EnableOS2BMC Flow Command (Intel Command 0x40, Index 0x1)

9.6.3.16.1.1 EnableOS2BMC Flow Response (Intel Command 0x40, Index 0x1)

9.6.3.16.2 Enable Network to BMC Flow Command (Intel Command 0x40, Index 0x2)

9.6.3.16.2.1 Enable Network to BMC Flow Response (Intel Command 0x40, Index 0x2)

9.6.3.16.3 Enable both Host and Network to BMC flows Command (Intel Command 0x40, Index 0x3)

Bits

9.6.3.16.3.1 Enable both Host and Network to BMC flows Response (Intel Command 0x40, Index 0x3)

9.6.3.16.4 Set BMC IP Address Command (Intel Command 0x40, Index 0x4)

This command is used to expose the BMC IP address to the host.

The IP type entry indicate whether the IP address is an IPv4 or an IPv6 address:

- $0 = Ipv4$
- $1 = IPv6$
- $2 =$ No IP address, then the command should not include an IP address.

9.6.3.16.4.1 Set BMC IP Address Response (Intel Command 0x40, Index 0x4)

9.6.3.16.5 Get OS2BMC Parameters Command (Intel Command 0x41)

9.6.3.16.5.1 Get OS2BMC Parameters Response (Intel Command 0x41)

Where the status byte partition is as follow:

Table 9-38. Status byte description

9.6.3.17 Get Controller information Command (Intel Command 0x48, Index 0x1)

This command gather the controller identification information and return it back to the BMC.

9.6.3.17.1 Get Controller Information response (Intel Command 0x48, Index 0x1)

Where the possible inventory items are described as follows. Note that not all the inventory items would be present in all the implementations of this command.

Table 9-39. Controller information Items

If an address outside of the space or with a wrong alignment or an unknown address selector is received, the command fails with an Invalid Intel Command Parameter Number reason (0x5082).

If an address outside of the space or with a wrong alignment or an unknown address selector is received, the command fails with an Invalid Intel Command Parameter Number reason (0x5082).

9.6.4 Asynchronous Event Notifications

The asynchronous event notifications are unsolicited messages sent from the NC to the BMC to report status changes (such as link change, operating system state change, etc.).

Recommendations:

- The BMC firmware designer should use AENs. To do so, the designer must take into account the possibility that a NC-SI response frame (such as a frame with the NC-SI EtherType), arrives out-ofcontext (not immediately after a command, but rather after an out-of-context AEN).
- To enable AENs, the BMC should first query which AENs are supported, using the Get Capabilities command, then enable desired AEN(s) using the Enable AEN command, and only then enable the channel using the Enable Channel command.

9.6.5 Querying Active Parameters

The BMC can use the Get Parameters command to query the current status of the operational parameters.

9.6.6 Resets

In NC-SI there are two types of resets defined:

- 1. Synchronous entry into the initial state.
- 2. Asynchronous entry into the initial state.

Recommendations:

- It is very important that the BMC firmware designer keep in mind that following any type of reset, all configurations are considered as lost and thus the BMC must re-configure everything.
- As an asynchronous entry into the initial state might not be reported and/or explicitly noticed, the BMC should periodically poll the NC with NC-SI commands (such as Get Version ID, Get Parameters, etc.) to verify that the channel is not in the initial state. Should the NC channel respond to the command with a Clear Initial State Command Expected reason code, the BMC should consider the channel (and most probably the entire NC package) as if it underwent a (possibly unexpected) reset event. Thus, the BMC should re-configure the NC. See the NC-SI specification section on Detecting Pass-through Traffic Interruption.
- The Intel recommended polling interval is 2-3 seconds.

For exact details on the resets, refer to NC-SI specification.

9.6.7 Advanced Workflows

9.6.7.1 Multi-NC Arbitration

As described in [Section](#page-578-0) 9.6.1.2, in a multi-NC environment, there is a need to arbitrate the NC-SI lines.

Figure 9-9 shows the system topology of such an environment.

Figure 9-9. Multi-NC Environment

See Figure 9-9. The NC-SI Rx lines are shared between the NCs. To enable sharing of the NC-SI Rx lines, NC-SI has defined an arbitration scheme.

The arbitration scheme mandates that only one NC package can use the NC-SI Rx lines at any given time. The NC package that is allowed to use these lines is defined as selected. All the other NC packages are de-selected.

NC-SI has defined two mechanisms for the arbitration scheme:

- 1. Package selection by the BMC. In this mechanism, the BMC is responsible for arbitrating between the packages by issuing NC-SI commands (Select/De-Select Package). The BMC is responsible for having only one package selected at any given time.
- 2. Hardware arbitration. In this mechanism, two additional pins on each NC package are used to synchronize the NC package. Each NC package has an ARB_IN and ARB_OUT line and these lines are used to transfer Tokens. A NC package that has a token is considered selected.
- **Note:** Hardware arbitration is enabled by the NC-SI HW Arbitration Enable configuration bit in the NC-SI Configuration 1 NVM word.

For details, refer to the NC-SI specification.

9.6.7.2 Package Selection Sequence Example

Following is an example work flow for a BMC and occurs after the discovery, initialization, and configuration.

Assuming the BMC needs to share the NC-SI bus between packages, the BMC should:

- 1. Define a time-slot for each device.
- 2. Discover, initialize, and configure all the NC packages and channels.
- 3. Issue a De-Select Package command to all the channels.

- 4. Set active_package to 0x0 (or the lowest existing package ID).
- 5. At the beginning of each time slot the BMC should:
	- a. Issue a De-Select Package to the active package. The BMC must then wait for a response and then an additional timeout for the package to become de-selected (200 μ s). See the NC-SI specification table 10 — parameter NC Deselect to Hi-Z Interval.
	- b. Find the next available package (typically active_package = active_package + 1).
	- c. Issue a Select Package command to active_package.

9.6.7.3 Multiple Channels (Fail-Over)

In order to support a fail-over scenario, it is required from the BMC to operate two or more channels. These channels might or might not be in the same package.

The key element of a fault-tolerance fail-over scenario is having two (or more) channels identifying to the switch with the same MAC address, but only one of them being active at any given time (such as switching the MAC address between channels). To accomplish this, NC-SI provides the following commands:

- 1. Enable Network Tx command This command enables shutting off the network transmit path of a specific channel. This enables the BMC to configure all the participating channels with the same MAC address but only enable one of them.
- 2. Link Status Change AEN or Get Link Status command.

9.6.7.3.1 Fail-Over Algorithm Example

The following is a sample workflow for a fail-over scenario for the integrated 10 GbE LAN controller quad-port 10 GbE controller (one package and four channels):

- 1. BMC initializes and configures all channels after power-up. However, the BMC uses the same MAC address for all of the channels.
- 2. The BMC queries the link status of all the participating channels. The BMC should continuously monitor the link status of these channels. This can be accomplished by listening to AENs (if used) and/or periodically polling using the Get Link Status command.
- 3. The BMC then only enables channel 0 for network transmission.
- 4. The BMC then issues a gratuitous ARP (or any other packet with its source MAC address) to the network. This packet informs the switch that this specific MAC address is registered to channel 0's specific LAN port.
- 5. The BMC begins normal workflow.
- 6. Should the BMC receive an indication (AEN or polling) that the link status for the active channel (channel 0) has changed, the BMC should:
	- a. Disable channel 0 for network transmission.
	- b. Check if a different channel is available (link is up).
	- c. If found:
		- Enable network Tx for that specific channel.
		- Issue a gratuitous ARP (or any other packet with its source MAC address) to the network. This packet informs the switch that this specific MAC address is registered to channel 0's specific LAN port.
		- Resume normal workflow.
		- If not found, report the error and continue polling until a valid channel is found.

The previous algorithm can be generalized such that the start-up and normal workflow are the same. In addition, the BMC might need to use a specific channel (such as channel 0). In this case, the BMC should switch the network transmit to that specific channel as soon as that channel becomes valid (link is up).

Recommendations:

- Wait for a link-down-tolerance timeout before a channel is considered invalid. For example, a link re-negotiation might take a few seconds (normally 2 to 3 or might be up to 9). Thus, the link must be re-established after a short time.
- Typically, this timeout is recommended to be three seconds.
- Even when enabling and using AENs, periodically poll the link status, as dropped AENs might not be detected.

9.6.7.4 Statistics

The BMC might use the statistics commands as defined in NC-SI. These counters are meant mostly for debug purposes and are not all supported.

The statistics are divided into three commands:

- 1. Controller statistics These are statistics on the network interface (to the host operating system and the pass through traffic). See the NC-SI specification for details.
- 2. NC-SI statistics These are statistics on the NC-SI control frames (such as commands, responses, AENs, etc.). See the NC-SI specification for details.

NC-SI pass-through statistics — These are statistics on the NC-SI pass-through frames. See the NC-SI specification for details.

9.6.8 External Link Control via NC-SI

The BMC can use the NC-SI Set Link command to control the external interface link settings. This command enables the BMC to set the auto-negotiation, link speed, duplex, and other parameters.

This command is only available when the host operating system is not present. Indicating the host operating system status can be obtained via the Get Link Status command and/or Host OS Status Change AEN command.

Recommendation:

- Unless explicitly needed, it is not recommended to use this feature. The NC-SI Set Link command does not expose all the possible link settings and/or features. This might cause issues under different scenarios. Even if you decided to use this feature, use it only if the link is down (trust the integrated 10 GbE LAN controller until proven otherwise).
- It is recommended that the BMC first query the link status using the Get Link Status command. The BMC should then use this data as a basis and change only the needed parameters when issuing the Set Link command.

For details, refer to the NC-SI specification.

9.6.8.1 Set Link While LAN PCIe Functionality is Disabled

In cases where the integrated 10 GbE LAN controller is used solely for manageability and its LAN PCIe function is disabled, using the NC-SI Set Link command while advertising multiple speeds and enabling auto-negotiation results in the lowest possible speed chosen.

To enable link of higher a speed, the BMC should not advertise speeds that are below the desired link speed, as the lowest advertised link speed is chosen.

When the integrated 10 GbE LAN controller is only used for manageability and the link speed advertisement is configured by the BMC, changes in the power state of the LAN device is not effected and the link speed is not re-negotiated by the LAN device.

9.6.8.2 Set Link Error codes

The following rules are used to define the error code returned for Set Link command in case an invalid configuration is requested:

- 1. Host Driver Check: If host device driver is present, return a Command Specific Response (0x9) with a Set Link Host OS/Driver Conflict Reason (0x1).
- 2. Speed Present Check: If no speed is selected, return a General Reason Code for a failed command (0x1) with Parameter Is Invalid, Unsupported, or Out-of-Range Reason (0x2).
- 3. Parameter Validity:
	- a. Auto-Negotiation Parameter Validation: If auto-negotiation is requested and none of the selected parameters are valid for the device, return a General Reason Code for a failed command (0x1) with a Parameter Is Invalid, Unsupported, or Out-of-Range Reason (0x2).
- **Note:** This means that, for example, a command requesting 10 GbE on a 1 GbE device succeeds provided that the command requests at least one other supported speed.

The same goes for an unsupported duplex setting (a device with no HD support accepts a command with both FD and HD set), and also for HD being requested with speeds of 1 GbE and higher as long as a speed below 1 GbE is also requested (and is supported in HD). The integrated 10 GbE LAN controller ignore the unsupported parameters.

- b. Force Mode Parameter Validation:
- If more than one link speed is being forced, then return a General Reason Code for a failed command (0x1) and a Command Specific Reason with a Set Link Speed Conflict Error (0x0905).
- If more than one duplex setting is being forced, then return a General Reason Code for a failed command (0x1) with Parameter Is Invalid, Unsupported, or Out-of-Range Reason (0x2).
- If 1 GbE and above is requested with HD, then return a General Reason Code for a failed command (0x1) and a Command Specific Reason with Set Link Parameter Conflict Reason (0x0903).
- 4. Media Type Compatibility Check: If current media type is not compatible for the requested link parameters, return a General Reason Code for a failed command (0x1) and a Command Specific Reason with Set Link Media Conflict Error (0x0902).
- 5. Power State Compatibility Check: If current power state does not allow for the requested link parameters, return a General Reason Code for a failed command (0x1) and a Command Specific Reason with Set Link Power Mode Conflict Reason (0x0904).
- 6. If for some reason the hardware cannot perform the flow required for the command, return a General Reason Code for a failed command (0x1) and a Command Specific Response (0x9) with Link Command Failed-Hardware Access Error (0x6).

9.7 Management Component Transport Protocol (MCTP)

9.7.1 MCTP Overview

MCTP defines a communication model intended to facilitate communication between:

- Management controllers and other management controllers
- Management controllers and management devices

The communication model includes a message format, transport description, message exchange patterns, and configuration and initialization messages.

The basic MCTP specification is described in DMTF's DSP0236 document.

MCTP is designed so that it can potentially be used on many bus types. The protocol is intended to be used for intercommunication between elements of platform management subsystems used in computer systems, and is suitable for use in mobile, desktop, workstation, and server platforms.

Currently, a specification exists for MCTP over SMBus (DMTF's DSP0237). A specification for MCTP over USB is also planned.

Management controllers such as a baseboard management controller (BMC) can use this protocol for communication between one another, as well as for accessing management devices within the platform.

9.7.1.1 NC-SI Over MCTP

MCTP is a transport layer protocol that do not include the functionality required to control the pass through traffic required for BMC connection to the network. This functionality is provided by encapsulating NC-SI traffic as defined in DMTF's DSP0222 document.

The details of NC_SI over MCTP protocol are defined in the NC-SI Over MCTP Specification.

The NC-SI over MCTP specification defines two types of MCTP message types: NC-SI (0x2) and Ethernet (0x3). The integrated 10 GbE LAN controller supports both messages. When used only for control, then only the NC-SI (0x2) message type is supported.

In addition to the above message types supported by the integrated 10 GbE LAN controller, the PCIe based VDM message type is also supported over PCIe to support ACL commands.

Details of the NC-SI over MCTP can be found in [Section](#page-634-0) 9.7.4.

9.7.1.2 MCTP Usage Model

The integrated 10 GbE LAN controller supports NC-SI over MCTP protocol over the SMBus bus. The integrated 10 GbE LAN controller can connect through MCTP to a BMC or the ME engine in the chipset as shown in Figure 9-10.

Figure 9-10. MCTP Connections of the Integrated 10 GbE LAN Controller

9.7.2 NC-SI to MCTP Mapping

The two network ports of the integrated 10 GbE LAN controller (mapped to two NC-SI channels) are mapped to a single MCTP endpoint.

[Section](#page-631-0) 9.7.2.1 describes the transition between the bus.

For SMBus, the integrated 10 GbE LAN controller should expect MCTP commands from two sources: the bus owner and the BMC. In addition, it should expect pass-through traffic. Thus, it should be able to process up to three interleaved commands/data:

- An MCTP control/OEM command from the SMBus bus owner (single packet message).
- An MCTP control/OEM command from the BMC over SMBus (single packet message).
- An NC-SI command or Ethernet packet from the BMC over the active channel.

A single source should not interleave packets it sends.

The topology used for MCTP connection is shown in Figure 9-10.

Figure 9-11. MCTP Endpoint Topology

9.7.2.1 Detection of BMC EID and Physical Address

In order to enable transactions between the BMC and the integrated 10 GbE LAN controller, the bus physical address (SMBus) and the EID of the partner needs to be discovered. The integrated 10 GbE LAN controller does not try to discover the BMC and assume the BMC initiates the connection. If the integrated 10 GbE LAN controller is in NC-SI initial state, then the EID and the physical address of the BMC are extracted from the *Clear Initial State* command parameters or any other NC-SI command received later with a channel ID of the integrated 10 GbE LAN controller. Subsequent pass through traffic is received from or sent to this address only.

If the EID or the physical address of the integrated 10 GbE LAN controller changes, it indicates the changes to bus owner so that the routing tables can be updated. There is no attempt to directly send an indication to the BMC about the change.

9.7.2.2 Bus Transition

The following section defines the transition flow between the SMBus bus on which MCTP flows. Figure 9- 10 describes the flow to transition between the SMBus. The following parameters are used to define the flow:

• Integrated 10 GbE LAN Controller EID on SMBus

- Bus Owner EID on SMBus
- Bus Owner SMBus address
- BMC EID on SMBus
- BMC SMBus address
- Integrated 10 GbE LAN Controller SMBus address

All these variables are initialized to zero at power on apart from the SMBus address of the endpoint (the integrated 10 GbE LAN controller) which might be initialized from a NVM value.

Figure 9-12. MCTP Bus Transition State Machine

9.7.2.2.1 Initial Assignment Flow

- At power on, the integrated 10 GbE LAN controller or BMC MCTP channel is connected to the SMBus, is not assigned an EID and is in undiscovered state.
- The bus owner might preform an SMBus ARP cycle to assign an SMBus address to the integrated 10 GbE LAN controller or to the BMC. Otherwise, a fixed address may be used. It is assumed that the SMBus address does not change after initialization time.
- The bus owner performs an EID assignment using a *Set Endpoint ID* MCTP command. The integrated 10 GbE LAN controller or the BMC captures the SMBus address of the bus owner from the *SMBus Source Slave address* field, the bus owner EID from the source endpoint ID field and the integrated 10 GbE LAN controller/BMC EID from the destination endpoint ID field in the MCTP header as described in section 10.3 of DSP0236. The integrated 10 GbE LAN controller/BMC is now in discovered state.
- The BMC might detect the integrated 10 GbE LAN controller EID using one of the two following modes:
	- Static configuration of the integrated 10 GbE LAN controller SMBus address in the BMC database and Get Routing Table Entries command to find the EID matching the SMBus address.

— Get all endpoints through a Get Routing Table Entries command and find endpoints supporting NC-SI using the Get Message Type Support command for each endpoint.

- Once the integrated 10 GbE LAN controller is found, the BMC might send a Clear Initial State command to the integrated 10 GbE LAN controller to start the NC-SI configuration. The the integrated 10 GbE LAN controller captures the BMC SMBus address and BMC EID from any NC-SI command received.
- After the NC-SI channels are enabled, traffic might be sent using the BMC and the integrated 10 GbE LAN controller addresses previously discovered.
- The BMC might send a Get UUID command to get a unique identifier of the the integrated 10 GbE LAN controller that might be used later for re-connection upon topology changes.
- If a Firmware Reset occurs, a Discovery Notify MCTP message should be sent by the integrated 10 GbE LAN controller to restart the flow.

9.7.3 MCTP Over SMBus

The message format used for NC-SI over MCTP over SMBus is as follows:

1. $IC = 0$

9.7.3.1 SMBus Discovery Process

The integrated 10 GbE LAN controller follows the discovery process described in section 6.5 of the MCTP SMBus/I2C Transport Binding Specification (DSP0237). It indicates support for ASF in the SMBus getUID command (see [Section](#page-535-0) 9.5.5.4). It responds to any SMBus command using the MCTP command code - so that the bus owner knows the integrated 10 GbE LAN controller supports MCTP.

Note: MCTP commands over SMBus are received from any master address and are answered to the sender. There is no capturing of the bus owner address from any specific command.

9.7.3.2 MCTP over SMBus Special Features

The integrated 10 GbE LAN controller supports the following optional feature of MCTP when running over SMBus:

- 1. Simplified MCTP mode.
- 2. Fairness arbitration.

9.7.3.2.1 Simplified MCTP Mode

For some point-to-point implementations of MCTP the assembly process is simplified. In this mode, the Destination EID, Source EID, Packet sequence number, Tag Owner (TO) bit and Message tag are ignored and the assembly is based only on the SOM and EOM bits. This bit is set according to the *Simplified MCTP* bit in the MCTP configuration word in the NVM.

This mode is relevant only for MCTP over SMBus traffic and when the Redirection Sideband Interface is set to 10b (MCTP over SMBus only - no pass through).

9.7.3.2.2 Fairness Arbitration

When sending MCTP messages over SMBus, the integrated 10 GbE LAN controller should respect the fairness arbitration as defined in section 6.13 of DSP0237 when sending MCTP messages.

9.7.4 NC-SI over MCTP

The integrated 10 GbE LAN controller support for NC-SI over MCTP is similar to the support for NC-SI over RMII with the following exceptions:

- 1. A set of new NC-SI OEM commands used to expose the NC-SI over MCTP capabilities.
- 2. The format of the packets is modified to account for the new transport layer described in the sections that follow.

9.7.4.1 NC-SI Packets Format

NC-SI over MCTP defines two different message type for pass through and for control packets.

Packets with a message type equal to the *Control packets message type* field (default = 0x02) in the NVM are NC-SI control packets (commands, responses and AENs) and packets with a message type equal to the *Pass through packets message type* field (default = 0x03) in the NVM are NC-SI pass through packets

9.7.4.1.1 Control Packets

The format used for control packets (commands, responses and AENs) is as follows:

1. The channel ID is defined as described in [Section](#page-512-0) 9.2.2.2.

Note that the MAC header and MAC FCS present when operating over NC-SI are not part of the packet in MCTP mode.

9.7.4.1.2 Pass-Through Packets

The format used for pass-through packets is as follows. This format is the same for either packets received from the network or packets received from the host.

The CRC is never included in the packet. In receive, the CRC is checked and removed by the integrated 10 GbE LAN controller in transmit, the CRC is added by the integrated 10 GbE LAN controller.

9.7.5 MCTP Programming

The MCTP programming model is based on:

- 1. A set of MCTP commands used for the discovery process and for the link management. The list of supported commands is described in section [Section](#page-637-0) 9.7.5.1.
- 2. A subset of the NC-SI commands used in the regular NC-SI interface, including all the OEM commands as described in [Section](#page-581-0) 9.6.2 (NC-SI programming I/F). The specific commands supported are listed in [Table](#page-582-0) 9-28 and [Table](#page-586-0) 9-31.
- **Note:** For all MCTP commands (both native MCTP commands and NCSI over MCTP), the response uses the Msg tag received in the request with *TO* bit cleared.

9.7.5.1 MCTP Commands Support

[Table](#page-637-1) 9-40 lists the MCTP commands supported by the integrated 10 GbE LAN controller.

Table 9-40. MCTP commands support

1. These commands are supported only for MCTP over PCIe.

9.7.5.1.1 Get Endpoint ID

The Get Endpoint ID response of the integrated 10 GbE LAN controller is described in the following table:

9.7.5.1.2 Get Endpoint UUID

The UUID returned is calculated according to the following function:

Time Low = Read from MCTP UUID - Time Low LSB/MSB NVM words of Sideband Configuration Structure.

Time mid = Read from MCTP UUID - Time Mid NVM word of Sideband Configuration Structure

Time High and version = Read from MCTP UUID - Time High and version NVM word of Sideband Configuration Structure

Clock Sec and Reserved = Read from MCTP UUID - Clock Seq NVM word of Sideband Configuration **Structure**

Node = MAC address as taken from the *PCI_SERL* and *PCI_SERH* registers.

9.7.5.1.3 Get MCTP Version Support

The following table lists the returned value according to the requested message type.

9.7.5.1.3.1 Get Message Type Support Command

The Get Message type support response of the integrated 10 GbE LAN controller is listed in the following table:

9.7.5.1.4 Get Vendor Defined Message Support Command

This command is supported only for MCTP over PCIe.

The Get Vendor Defined Message type support response of the integrated 10 GbE LAN controller is listed in the following table if the Vendor ID Set Selector equal 0x00:

9.7.5.1.5 Set Endpoint ID Command

The integrated 10 GbE LAN controller supports the Set EID and Force EID operations defined in the Set Endpoint ID command. When operating over PCIe, the Set Discovered Flag operation is also supported. As endpoints in the integrated 10 GbE LAN controller can be set only through their own interface, Set EID and Force EID are equivalent. The Reset EID operation is not supported by the integrated 10 GbE LAN controller.

The Set Endpoint ID response of the integrated 10 GbE LAN controller is listed in the following table:

9.8 Manageability Host Interface

This section details host interaction with the manageability portion of the integrated 10 GbE LAN controller. The information within this section is only available to the host driver; the BMC does not have access.

9.8.1 HOST CSR Interface (Function 1/0)

The software device driver of all functions communicates with the manageability block through CSR access. The manageability is mapped to address space 0x15800 to 0x15FFF on the slave bus of each function.

Note: Writing to address 0x15800 from any function is targeted to the same address in the RAM.

9.8.2 Host Slave Command Interface to Manageability

This interface is used by the software device driver for several of the commands and for delivering various types of data in both directions (Manageability-to-Host and Host-to-Manageability).

The address space is separated into two areas:

- Direct access to the internal data RAM: The internal shared (between Firmware and Software) RAM is mapped to address space 0x15800 to 0x15EFF. Writing/reading to this address space goes directly to the RAM.
- Control register located at address 0x15F00.

9.8.2.1 Host Slave Command Interface Low Level Flow

This interface is used for the external host software to access the manageability subsystem. Host software writes a command block or read data structure directly from the data RAM. Host software controls these transactions through a slave access to the HICR control register (see Section 8.2.2.21.7).

The following flow shows the process of initiating a command to the manageability block:

- 1. Software clears the *FWSTS.FWRI* flag (clear by write one) to clear any previous firmware reset indications.
- 2. Software device driver takes ownership of the management host interface using the flow described in [Section](#page-91-0) 3.6.
- 3. The software device driver reads the HOST Interface Control register (See Section 8.2.2.21.7) and checks that the *Enable* (*HICR.En*) bit is set.
- 4. The software device driver writes the relevant command block into the RAM area that is mapped to addresses 0x15800-0x15EFF.
- 5. The software device driver sets the *Command* (*HICR.C*) bit in the HOST Interface Control register (See Section 8.2.2.21.7). Setting this bit causes an interrupt to the ARC (can be masked).

- 6. The software checks the *FWSTS.FWRI* flag to make sure a firmware reset didn't occur during the command processing. If this bit is set, the command might have failed.
- 7. The software device driver polls the HOST Interface Control register for the *Command* (*HICR.C*) bit to be cleared by firmware. The command should complete within half a second.
- 8. When firmware finishes with the command, it clears the *Command* (*HICR.C*) bit (if firmware replies with data, it should clear the bit only after the data is placed in the shared RAM area where the software device driver can read it).

If the software device driver reads the HOST Interface Control register and the *HICR.SV* bit is set to 1b, then there is a valid status of the last command in the shared RAM. If the *HICR.SV* bit is not set, then the command has failed with no status in the RAM.

On completion of access to the shared RAM, the software device driver should release ownership of the shared RAM using the flow described in [Section](#page-91-0) 3.6.

9.8.2.2 Host Interface Structure

9.8.2.2.1 Host Interface Command Structure

Table 9-41 lists the structure used by the software device driver to send a command to firmware using the Host A Slave command interface (shared RAM mapped to addresses 0x15800-0x15EFF).

Table 9-41. Host Driver Command Structure

9.8.2.2.2 Host Interface Status Structure

Table 9-42 lists the structure used by firmware to return a status to the software device driver via the Host Slave command interface. A status is returned after a command has been executed.

Table 9-42. Status Structure Returned to Host Driver

Table 9-42. Status Structure Returned to Host Driver (Continued)

9.8.2.2.3 Checksum Calculation Algorithm

The host command/status structure is summed with this field cleared to 0b. The calculation is done using 8-bit unsigned math with no carry. The inverse of this sum is stored in this field (0b minus the result). Result: The current sum of this buffer (8-bit unsigned math) is 0b.

9.8.3 Host Interface Commands

9.8.3.1 Driver Info Host Command

This command is used to provide the driver information in NC-SI mode.

Table 9-43. Driver Info Host Command

Following is the status returned on this command:

Table 9-44. Driver Info Host Status

9.8.3.2 Disable RXEN Command

This command is used to allow the driver to request a safe disable of Receive Enable.

Table 9-45. Disable RXEN Command

Following is the status returned on this command:

Table 9-46. OS2BMC Control Status

The Firmware should execute the following flow when receiving this command:

- Store OS2BMC enable bit.
- Clear OS2BMC enable bit.
- Clear RXEN
- Restore OS2BMC enable bit to original value.
- Return from command.

9.8.3.3 Flash I/F interface

These commands enable buffers of up to 1 KB of data. In order to do this, the *buffer length* field is expanded to 2 bytes.

Note: This field in the command is in little endian order - i.e. byte 1 contains the MSB part of the buffer length and byte 2 contains the LSB part of the buffer length.

9.8.3.3.1 Flash Read

This command is used to request a read from the Flash. This command enables access to the region of the Flash owned by the device (in case of non-shared SPI, it is the entire Flash).

This command always returns the value from the Flash, even if read within the shadow RAM boundaries.

Table 9-47. Flash Read Command

Table 9-48. Flash Read Response

9.8.3.3.2 Shadow RAM Read

This command is used to request a read from the shadow RAM. Requesting addresses above shadow RAM boundaries causes an error.

Table 9-49. Shadow RAM Read Command

Table 9-50. Shadow RAM Read Response

Table 9-50. Shadow RAM Read Response

9.8.3.3.3 Flash Write

This command is used to update the Flash sections out of the shadow RAM. This command enables access to the writable region of the Flash owned by the device that is not part of the shadow RAM. If not all the area to erase is writable, the command returns an error.

Table 9-51. Flash Write Command

Table 9-52. Flash Write Response

9.8.3.3.4 Shadow RAM Write

This command is used to update the shadow RAM. It enables write to the writable parts of the shadow RAM. If not all the area to write is writable, or not all the area is in the shadow RAM range, the command returns an error.

Table 1-1. Shadow RAM Write Command

Table 9-53. Shadow RAM Write Response

9.8.3.3.5 Flash Module Update

This command is used to update a secured module. After a successful response to this command, for a firmware code update, an Apply Update command (Section [9.8.3.3.6](#page-648-0)) must be sent to activate the new firmware.

Table 9-54. Flash Module Update Command

Table 9-55. Flash Module Update Response

9.8.3.3.6 Apply Update

This command is used to request the firmware to switch to the new uploaded code. This command involves a firmware reset, so no response should be expected after this command is given. The software device driver might read the *FWRESETCNT* register before and after the command is given to check if the reset took place.

Note: An Apply Update command sent not after a successful Flash Module Update Command is ignored.

If after 100 ms the FWRESETCNT register has not increased, software should assume the command failed.

Table 9-56. Apply Update Command

9.8.3.3.7 Flash Block Erase

This command is used to erase some of the Flash sections. This command enables access to the writable region of the Flash owned by the device that is not part of the shadow RAM. If not all the area to erase is writable, the command returns an error.

Table 9-57. Flash Block Erase Command

Table 9-58. Flash Block Erase Response

9.8.3.3.8 Shadow RAM Dump

This command is used to trigger a shadow RAM dump. It should be used after updating a module in Shadow RAM.

Table 9-59. Shadow RAM Dump Command

Table 9-60. Shadow RAM Dump Response

9.8.3.3.9 Flash Info

This command is used to provide information about the Flash

Table 9-61. Flash Info Command

Table 9-62. Flash Info Response

9.8.3.4 PHY Token Request Command

This command is used to manage the access to the SOC_GEN_CTRL_REG register.

For details on the flow see [Section](#page-49-0) 2.7.3.1.

If the software device driver fails to send a token release command after 1 second, firmware considers the software device driver to be unavailable and release the relevant shared resource request in the SOC_GEN_CTRL_REG register.

Table 9-63. PHY Token Request

Table 9-64. PHY Token Response

9.8.4 Software and Firmware Synchronization

Software and firmware synchronize accesses to shared resources in the integrated 10 GbE LAN controller through a semaphore mechanism and a shared configuration register between the host interface of the two ports and the firmware. This semaphore enables synchronized accesses to the following shared resources:

- shared SPI Flash
- PHY 0 and PHY 1 registers
- MAC (LAN controller) shared registers

The *SW_FW_SYNC.REGSMP* bit is used as a semaphore mechanism between software and firmware. Once software or firmware takes control over this semaphore flag, it can access the SW_FW_SYNC register and claim ownership over specific resources. The SW_FW_SYNC includes pairs of bits (one owned by software and the other by firmware), where each pair of bits controls a different resource. A resource is owned by software or firmware when its respective bit is set. It is illegal to have both pair bits set at the same time. Following are the required sequences for gaining and releasing control over shared resources:

9.8.4.1 Gaining Control of Shared Resource by Software

- The software device driver checks that the software device driver of the other LAN function does not use the software/firmware semaphore
	- The software device driver polls the *SWSM.SMBI* bit until it is read as 0b or time expires (recommended expiration is ~10 ms + expiration time used for the *SW_FW_SYNC.REGSMP*).
	- If the *SWSM.SMBI* is found at 0b, the semaphore is taken. Note that following this read cycle the hardware auto sets the bit to 1b.
	- If time expired, it is assumed that the software device driver of the other function malfunctioned. The software proceeds to the next step.
- The software device driver checks that the firmware does not use the software/firmware semaphore and then takes its control.
	- Software polls the SW_FW_SYNC.REGSMP bit until it is read as 0b or time expires (recommended expiration is \sim 50 ms). If time has expired, the software assumes that the firmware malfunctioned and proceeds to the next step, while ignoring the firmware bits in the SW_FW_SYNC register.
- Software takes control of the requested resource(s).

- $-$ The software device driver reads the firmware and software bit(s) of the requested resource(s) in the SW_FW_SYNC register. If the bit(s) is cleared, the resource(s) is accessible [such as no other entity owns the resource(s)]. In this case the software device driver sets the software bit(s) of the requested resource(s) in the SW_FW_SYNC register. Software then clears the *SW_FW_SYNC.REGSMP* and *SWSM.SMBI* bits (releasing the software/firmware semaphore register), and can use the specific resource(s).
- Otherwise (either firmware or software of the other LAN function owns the resource), software clears the *SW_FW_SYNC.REGSMP* and *SWSM.SMBI* bits and then repeats the entire process after some delay (recommended 5-10 ms).
	- If the resources are not released by the software device driver of the other LAN function in a timely manner (recommended expiration time is \sim 1 second), the software device driver can assume that the other software device driver malfunctioned. In that case, the software device driver should clear all software flags that it does not own (including *SW_FW_SYNC.REGSMP* bit) and then repeat the entire process once again.
	- If the resource is not released by the firmware (recommended expiration time for firmware is \sim 50 ms) software can assume that the firmware malfunctions. In that case, the software device driver should set the software bit(s) of the requested resource(s) while ignoring the corresponding firmware bits in the SW_FW_SYNC register.

Note that the firmware initializes its semaphore flags as part of its initialization flow. The software semaphores are not reset.

9.8.4.2 Releasing a Shared Resource by Software

- The software device driver takes control over the software/firmware semaphore as previously described for gaining shared resources.
- The software device driver clears the bit(s) of the released resource(s) in the SW_FW_SYNC register.
- The software device driver releases the software/firmware semaphore by clearing the *SW_FW_SYNC.REGSMP* and *SWSM.SMBI* bits.
- Software should delay (recommended 5-10 ms) before trying to gain the semaphore immediately following its release.

9.8.4.3 Gaining Control of Shared Resource by Firmware

- The firmware takes control over the software/firmware semaphore (SW_FW_SYNC register)
	- The firmware polls the *SW_FW_SYNC.REGSMP* bit until it is read as '0b or timeout expires (recommended expiration time is \sim 10 ms).
	- If timeout has expired, the firmware clears the *SW_FW_SYNC.REGSMP* bit (it is assumed the software device driver is not functional).
- The firmware takes ownership of the requested resources.
	- The firmware reads the software bit(s) corresponding to the requested firmware resource(s) in the SW_FW_SYNC register.
	- If the *Software* bit is cleared (such as the software device driver does not own the resource), firmware sets the firmware bit(s) of the requested resource(s). Firmware then clears the *SW_FW_SYNC.REGSMP* bit (releasing the software/firmware semaphore) and can use the specific resource(s).

- Otherwise (software owns the resource), the firmware clears the *SW_FW_SYNC.REGSMP* bit and then repeats the previous process after some delay (recommended delay of 5-10 ms).
	- If the resources owned by software are not released in a timely manner (\sim 1 second), the firmware forces its ownership over the requested resources. Firmware clears the software flags of the requested resources in the SW_FW_SYNC register (assuming the software that set those flags is not functional).

9.8.4.4 Releasing a Shared Resource by Firmware

- Firmware takes control over the software/firmware semaphore as previously described for gaining shared resources.
- Firmware clears the bit(s) of the selected resource(s) in the SW_FW_SYNC register.
- Firmware releases the software/firmware semaphore by clearing the *SW_FW_SYNC.REGSMP* bit.
- Firmware should delay before trying to gain the selected resource semaphore immediately following its release (recommended 5-10 ms).

9.9 Host Isolate Support

If a BMC decides that a malicious software prevents its usage of the LAN, it might decide to isolate the integrated 10 GbE LAN controller from its software device driver. This is done using the TCO reset command (Section [9.6.3.14](#page-614-0)).

If TCO isolate is enabled in the shared SPI Flash, The TCO Isolate command disables PCIe write operations to the LAN port. As the software device driver needs to access the CSR space in order to provide descriptors to the integrated 10 GbE LAN controller, this operation also stops the network traffic including OS-to-BMC and BMC-to-OS traffic as soon as the existing transmit and receive descriptor queues are exhausted.

Appendix A Packet Formats

- **A.1 Legacy Packet Formats**
- **A.1.1 ARP Packet Formats**

A.1.1.1 ARP Request Packet

A.1.1.2 ARP Response Packet

A.1.1.3 Gratuitous ARP Packet

A.1.2 IP and TCP/UDP Headers for TSO

This section outlines the format and content for the IP, TCP and UDP headers. The integrated 10 GbE LAN controller requires baseline information from the device driver in order to construct the appropriate header information during the segmentation process.

Header fields that are modified by the integrated 10 GbE LAN controller are highlighted in the figures that follow.

Note: The IP header is first shown in the traditional (like RFC 791) representation, and because byte and bit ordering is confusing in that representation, the IP header is also shown in Little Endian format. The actual data is fetched from memory in Little Endian format.

Figure A.1. IPv4 Header (Traditional Representation - most left byte first on the wire)

Figure A.2. IPv4 Header (Little Endian Order - Byte 0 first on the wire)

Identification is increased on each packet.

Flags Field Definitions:

The Flags field is defined as follows. Note that hardware does not evaluate or change these bits.

- MF More Fragments
- NF No Fragments
- Reserved

The integrated 10 GbE LAN controller does TCP segmentation, not IP Fragmentation. IP Fragmentation might occur in transit through a network's infrastructure.

Figure A.3. IPv6 Header (Traditional Representation - most left byte first on the wire)

Figure A.4. IPv6 Header (Little Endian Order - byte 0 first on the wire)

A TCP or UDP frame uses a 16 bit wide one's complement checksum. The checksum word is computed on the outgoing TCP or UDP header and payload, and on the pseudo header. Details on checksum computations are provided in [Section](#page-218-0) 6.2.4.6.

- *Note:* TCP and UDP over IPv6 requires the use of checksum, where it is optional for UDP over IPv4.
- *Note:* The TCP header is first shown in the traditional (such as RFC 793) representation, and because byte and bit ordering is confusing in that representation, the TCP header is also shown in Little Endian format. The actual data is fetched from memory in Little Endian format.

Figure A.5. TCP Header (Traditional Representation)

Figure A.6. TCP Header (Little Endian)

The TCP header is always a multiple of 32-bit words. TCP options might occupy space at the end of the TCP header and are a multiple of 8 bits in length. All options are included in the checksum.

The checksum also covers a 96-bit pseudo header prefixed to the TCP header (see Figure A.7). For IPv4 packets, this pseudo header contains the IP source address, the IP destination address, the *IP Protocol* field, and TCP length. Software pre-calculates the partial pseudo header sum, that includes IPv4 SA, DA and protocol types, but NOT the TCP length, and stores this value into the TCP checksum field of the packet. For both IPv4 and IPv6, hardware needs to factor in the TCP length to the software supplied pseudo header partial checksum.

Note: When calculating the TCP pseudo header, the byte ordering can be tricky. One common question is whether the *Protocol ID* field is added to the lower or upper byte of the 16- bit sum. The *Protocol ID* field should be added to the Least Significant Byte (LSB) of the 16-bit pseudo header sum, where the Most Significant Byte (MSB) of the 16-bit sum is the byte that corresponds to the first checksum byte out on the wire.

The *TCP Length* field is the TCP header length including option fields plus the data length in bytes, which is calculated by hardware on a frame-by-frame basis. The TCP length does not count the 12 bytes of the pseudo header. The TCP length of the packet is determined by hardware as:

 $TCP Length = min(MSS, PAYLOADLEN) + LSLEN$

The two flags that might be modified are defined as:

- PSH: receiver should pass this data to the application without delay
- FIN: sender is finished sending data

The handling of these flags is described in [Section](#page-218-1) 6.2.4.7.

Payload is normally MSS except for the last packet where it represents the remainder of the payload.

Figure A.7. TCP/UDP Pseudo Header Content for IPv4 (Traditional Representation)

Figure A.8. TCP/UDP Pseudo Header Content for IPv6 (Traditional Representation)

Note: From RFC2460:

- If the IPv6 packet contains a routing header, the destination address used in the pseudo-header is that of the final destination. At the originating node, that address is in the last element of the routing header; at the recipient(s), that address is in the *Destination Address* field of the IPv6 header.
- The next header value in the pseudo-header identifies the upper-layer protocol (such as 6 for TCP, or 17 for UDP). It differs from the next header value in the IPv6 header if there are extension headers between the IPv6 header and the upper-layer header.
- The upper-layer packet length in the pseudo-header is the length of the upper-layer header and data (such as TCP header plus TCP data). Some upper-layer protocols carry their own length information (like the *Length* field in the UDP header); for such protocols, that is the length used in the pseudo- header. Other protocols (such as TCP) do not carry their own length information, in which case the length used in the pseudo-header is the payload length from the IPv6 header, minus the length of any extension headers present between the IPv6 header and the upper-layer header.

• Unlike IPv4, when UDP packets are originated by an IPv6 node, the UDP checksum is not optional. That is, whenever originating a UDP packet, an IPv6 node must compute a UDP checksum over the packet and the pseudo-header, and, if that computation yields a result of zero, it must be changed to hex FFFF for placement in the UDP header. IPv6 receivers must discard UDP packets containing a zero checksum, and should log the error.

A type 0 routing header has the following format:

Figure A.9. IPv6 Routing Header (Traditional Representation)

- Next Header 8-bit selector. Identifies the type of header immediately following the routing header. Uses the same values as the *IPv4 Protocol* field [RFC-1700 et seq.].
- Hdr Ext Len 8-bit unsigned integer. Length of the routing header in 8-octet units, not including the first 8 octets. For the type 0 routing header, *Hdr Ext Len* is equal to two times the number of addresses in the header.
- Routing Type 0.
- Segments Left 8-bit unsigned integer. Number of route segments remaining. For example, the number of explicitly listed intermediate nodes still to be visited before reaching the final destination. Equal to "n" at the source node.

Reserved - 32-bit reserved field. Initialized to zero for transmission; ignored on reception.

• Address[1...n] - Vector of 128-bit addresses, numbered 1 to n.

The UDP header is always 8 bytes in size with no options.

Figure A.10. UDP Header (Traditional Representation)

Figure A.11. UDP Header (Little Endian Order)

UDP pseudo header has the same format as the TCP pseudo header. The pseudo header prefixed to the UDP header contains the IPv4 source address, the IPv4 destination address, the IPv4 protocol field, and the UDP length (same as the TCP length previously discussed). This checksum procedure is the same as is used in TCP.

Unlike the TCP checksum, the UDP checksum is optional (for IPv4). Software must set the *TXSM* bit in the TCP/IP context transmit descriptor to indicate that a UDP checksum should be inserted. Hardware does not overwrite the UDP checksum unless the *TXSM* bit is set.

A.1.3 Magic Packet

A Magic Packet is a broadcast frame, but could also be a multicast or unicast Ethernet MAC addresses. The integrated 10 GbE LAN controller accepts this packet if it matches any of its pre-programmed Ethernet MAC addresses. Magic packet can be sent over a variety of connection-less protocols (usually UDP or IPX). The Magic Packet pattern is composed of the following sequences:

- Synchronization stream composed of 6 bytes equal to 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF
- Unique pattern composed of 16 times the end node Ethernet MAC address. The integrated 10 GbE LAN controller expects the Ethernet MAC Address stored in the RAL[0] and RAH[0] registers.

The integrated 10 GbE LAN controller looks for the synchronization pattern and the sequence of 16 Ethernet MAC addresses. It does not check the packet content and the length of the header that precedes the magic pattern nor any data that follows it.

A.2 Packet Types for Packet Split Filtering

The following packet types are supported by the packet split feature in the integrated 10 GbE LAN controller. This section describes the packets from the split-header point of view. This means that when describing the different fields that are checked and compared, it emphasizes only the fields that are needed to calculate the header length. This document describes the checks that are done after the decision to pass the packet to the host memory was done.

Terminology:

- Compare The field values are compared and must be exactly equal to the value specified in this document.
- Checked The field values are checked for calculation (header length …).
- Ignore The field values are ignored but the field is counted as part of the header.

A.2.1 Type 1.1: Ethernet (VLAN/SNAP) IP Packets

A.2.1.1 Type 1.1: Ethernet, IP, Data

This type contains only Ethernet header and Ipv4 header while the payload header of the IP is not IPv6/ TCP/UDP.

A.2.1.2 Type 1.2: Ethernet (SNAP/VLAN), IPv4, UDP

This type contains only Ethernet header, IPv4 header, and UDP header.

In this case, the packet is split after (42+D+S+N) bytes.

A.2.1.3 Type 1.3: Ethernet (VLAN/SNAP) IPv4 TCP

This type contains only Ethernet header, Ipv4 header, and TCP header.

In this case, the packet is split after (54+D+S+N+F) bytes.

- $N = (IP HDR length -5) * 4.$
- F = (TCP header length 5) $*$ 4.

A.2.1.4 Type 1.4: Ethernet IPv4 IPv6

A.2.1.4.1 IPv6 Header Options Processing

This type of processing looks at the next-header field and header length in order to determine the identity of the next-header processes, the IPv6 options, and it's length.

If the next header in the IPv6 header is equal to 0x00/0x2B/0x2C/0x3B/0x3c it means that the next header is an IPv6 option header and this is its structure:

Header Len determines the length of the header while the next header field determines the identity of the next header (should be any IPv6 extension header for another IPv6 header option).

A.2.1.4.2 IPv6 Next Header Values

When parsing an IPv6 header, the integrated 10 GbE LAN controller does not parse all possible extension headers and if there is an extension header that is not supported by the integrated 10 GbE LAN controller then the packet is treated as an unknown payload after the IPv6 header.

• The next header in a fragment header is ignored and this extension header is expected to be the last header.

A.2.1.4.3 Type 1.4.1: Ethernet IPv4 IPv6 Data

This type contains only Ethernet header, IPv4 header, and IPv6 header.

In this case the packet is split after (74+D+S+N+B) bytes.

• $N = (IP HDR length - 5) * 4$.

• One of the extension headers of the IPv6 packets must be a "fragment header" in order for the packet to be parsed.

A.2.1.4.4 Type 1.4.2: Ethernet (VLAN/SNAP) Ipv4 Ipv6 UDP

This type contains only Ethernet header, Ipv4 header, IPv6 header and UDP header.

In this case the packet is split after (82+D+S+N+B) bytes.

 $N = (IP HDR length - 5) * 4.$

A.2.1.4.5 Type 1.4.3: Ethernet (VLAN/SNAP) Ipv4 Ipv6 TCP

This type contain only Ethernet header, IPv4 header, IPv6 header and TCP header.

In this case the packet is split after (94+D+S+N+B+F) bytes.

- \bullet T = D+S+N+B
- $N = (IP HDR length 5) * 4$.
- $F = (TCP HDR length 5)*4$

A.2.2 Type 2: Ethernet, IPv6

A.2.2.1 Type 2.1: Ethernet, IPv6 data

This type contains only an Ethernet header and an IPv6 header while the packet should be a fragmented packet. If the packet is not fragmented and the next header is not supported then the header is not split. The supported packet types for header split are programmed in PSRTYPE register (per VF).

In this case the packet is split after (54+D+S+N) bytes.

• The last next header field of the IP section field should not be0x11/0x06 (TCP/UDP).

A.2.2.1.1 Type 2.2: Ethernet (VLAN/SNAP) IPv6 UDP

This type contains only Ethernet header, IPv6 header, and UDP header.

In this case the packet is split after (62+D+S+N) bytes.

• The last *next-header* field of the last header of the IP section must be 0x06.

A.2.2.2 Type 2.3: Ethernet (VLAN/SNAP) IPv6 TCP

This type contains only Ethernet header, IPv6 header, and UDP header.

In this case the packet is split after (54+D+S+N+F) bytes.

- $F = (TCP header length 5) * 4.$
- The last 'next-header' field of the last header of the IP section must be 0x11.

A.2.3 Type 3: Reserved

Type 3 used to be iSCSI packets (header split is not supported for iSCSI packets in the integrated 10 GbE LAN controller).

A.2.4 Type 4: Reserved

A.2.5 Type 5: Cloud Packets

A.2.5.1 Type 5.1: Ethernet, IPv4, NVGRE, IPv4/6, TCP/UDP

This type contains an Ethernet header an IPv4 header, a GRE header an IPv4/6 header and a TCP or UDP header. The supported packet types for header split are programmed in PSRTYPE register (per VF).

A.2.5.2 Type 5.2: Ethernet, IPv4, VXLAN, IPv4/6, TCP/UDP

This type contains an Ethernet header an IPv4 header, a UDP header with a specific UDP destination port a VXLAN header an IPv4/6 header and a TCP or UDP header. The supported packet types for header split are programmed in PSRTYPE register (per VF).

A.2.5.3 Type 5.2: Ethernet, IPv4, GENEVE, IPv4/6, TCP/UDP

This type contains an Ethernet header an IPv4 header, a UDP header with a specific UDP destination port a VXLAN header an IPv4/6 header and a TCP or UDP header. The supported packet types for header split are programmed in PSRTYPE register (per VF).

A.2.5.4 Ethernet MAC Addresses

L2 destination and source Ethernet MAC addresses (each of them is six bytes long). The Ethernet MAC address of the target is assumed to be assigned by the network. The mechanism that is used for Ethernet MAC address assignment and Ethernet MAC address detection is outside of the scope of this document.

A.2.6 FC Frame Format

Note: This section is provided as a background on FC and is not required for hardware implementation. For a complete description of the FC fields please refer to FC-FS-2 specification.

The FC frame as defined in FC-FS-2 specification is shown in Figure A.12 while relevant fields are detailed in this section.

Figure A.12. FC Frame Format

A.2.6.1 FC SOF and EOF

FC SOF delimiter and EOF delimiter.

A.2.6.2 FC CRC

The Cyclic Redundancy Check (CRC) is a four-byte field that follows the *Data* field. It enables end-toend integrity checking on the entire FC frame.The FC CRC offload.

A.2.6.3 FC Optional Headers

Note: Most of the following section is provided as a background on FC and is not required for hardware implementation. The reader can skip the detailed explanation of the optional headers provided and concentrate in the tables and figures that follow the text.

The following table and figures describe the FC frame structure with optional headers and lists the optional headers. The optional headers (that are present) are always ordered as shown in Figure A.13 and Figure A.14. Their presence is indicated in the Data Field Control (DF_CTL) field in the FC header as indicated in Table A.5.

Maximum FC frame size: The sum of the length in bytes of the FC Payload, the number of fill bytes, and the lengths in bytes of all optional headers shall not exceed 2112.

Table A.5 FC Optional Headers


```
<- - - - - - - - - - - - - - - - - - - - - - - - - - - - FC Frame - - - - - - - - - - - - - - - - - - - - - - - - - - - ->
```


Figure A.13. FC Frame format with Optional Headers (without ESP Header)

Figure A.14. FC Frame format with Optional Headers (with ESP Header)

ESP Header

This is the first optional header that covers the entire FC frame other than the FC header, which is transmitted on the clear (as plain text). When an ESP header is present, there is also the ESP trailer. If required, software is responsible for the cryptic calculation and preparing the ESP header and trailer. Its presence is indicated by bit 6 in the DF_CTL field being set to 1b. Hardware does not support large send offload when the ESP optional header is used. When present, the ESP header and trailer are present in all frames of the exchange.

Network Header

The network header, if used, must be present only in the first data frame of a sequence. A bridge or a gateway node that interfaces to an external network might use the network header. The network header, is an optional header 16 bytes long within the FC data field content. Its presence is indicated by bit 5 in the DF_CTL field being set to 1b. The network header might be used for routing between FC networks of different fabric address spaces, or FC and non-FC networks. The network header contains name identifiers for the network destination address and network source address.

Association Header

The association header, if used, must be present only in the first data frame of a sequence. The association header is an optional header 32 bytes long within the data field content. Its presence is indicated by bit 4 in the DF_CTL field being set to 1b. The association header might be used to identify a specific process or group of processes within a node associated with an exchange. When an Nx Port has indicated during login that an initial process associator is required to communicate with it, the association header should be used by that Nx Port to identify a specific process or group of processes within a node associated with an exchange. The integrated 10 GbE LAN controller does not use the association for any filtering purposes but rather uses the OX_ID.

Device Header

The device header, if present, must be present either in the first data frame or in all data frames of a sequence. If large send off load is used then the device header, if present, is present only in the first frame of the same large send. The device header, if present, must be 16, 32, or 64 bytes in size as defined by bits 1:0 in the DF_CTL field. The contents of the device header are controlled at a level above FC-2. Upper Layer Protocol (ULP) might use a device header, requiring the device header to be supported. The device header might be ignored and skipped, if not needed. If a device header is present for a ULP that does not require it, the related FC-4 might reject the frame with the reason code of TYPE not supported.

A.3 E-tag formats

Packets with E-tag has the following format:

The E-tag format is the format defined in the IEEE 802.1BR specification described as follows:

Figure A.16. E-tag Format

The Ingess_E-CID_ext and E-CID_ext are always zero for endpoints and are effectively reserved.

NOTE: This page intentionally left blank.

Appendix B Integrated PHY Support

B.1 Integrated 10 GbE Interface

The integrated 10 GbE LAN controller provides complete functionality to support the 10 Gb/s ports. The integrated 10 GbE LAN controller performs all functions required for transmission and reception defined in the various standards.

A lower-layer PHY interface is included to attach either to an external PMA or Physical Medium Dependent (PMD) components.

The integrated 10 GbE LAN controller enables the following connectivity modes:

- IEEE802.3 clause 72 10GBASE-KR
- iXFI Intel XFI
- SFI
- 2.5 GbE A single lane configuration based on IEEE802.3 Clause 70 1000BASE-X running at higher frequency.
- IEEE Std 802.3 Clause 70 1000BASE-X
- SGMII 1 GbE, 100 Mb/s and 10 Mb/s

B.1.1 10GBASE-KR Operating Mode

The KR interface supports data rates of 10 Gb/s over copper traces in improved FR4 PCBs. Data is transferred over a single differential path in each direction for a total of two pairs, with each path operating at 10.3125 Gbaud \pm 100 ppm to support overhead of 64B/66B coding. The interface is used to connect the integrated 10 GbE LAN controller to a KR switch port over the backplane.

The MAUI interface is configured as a KR interface while auto-negotiation to a KR link partner is detected. KR operation can also be forced by shared SPI Flash or software by setting the relevant bits in the control register and disabling auto-negotiation (see [Section](#page-686-0) B.5).

B.1.1.1 KR Overview

10GBASE-KR definition enables 10 Gb/s operation over a single differential path in each direction for a total of two pairs, or four connections. This system uses the 10GBASE-KR PCS as defined in IEEE802.3 Clause 49 with amendments for auto-negotiation specified in IEEE802.3 Clause 73 and 10 Gigabit PMA as defined in IEEE802.3 clause 51. The 10GBASE-KR PMD is defined in IEEE802.3 Clause 72. The 10GBASE-KR PHY includes 10GBASE-KR Forward Error Correction (FEC), as defined in IEEE802.3 Clause 74. FEC support is optional and is negotiated between Link partners during auto-negotiation. Activating FEC improves link quality (2dB coding gain) by enabling correction of up to 11 bit-burst errors.

KR is a full-duplex interface that uses a single self-clocked serial differential link in each direction to achieve 10 Gb/s data throughput. The serial link transfers scrambled data at 10.3125 Gbaud to accommodate both data and the overhead associated with 64B/66B coding. Refer to the *Intel® Atom™ Processor C3000 Product Family Platform Design Guide (PDG)* for more detail.

Following initialization and auto-negotiation 10GBASE-KR defines a start-up protocol, where link partners exchange continuous fixed length training frames using differential Manchester Encoding (DME) at a signaling rate equal to one quarter of the 10GBASE-KR signaling rate. This protocol facilitates timing recovery and receive equalization while also providing a mechanism through which the receiver can tune the transmit equalizer to optimize performance over the backplane interconnect. Successful completion of the start-up protocol enables transmission of data between the link partners.

Figure B.1 shows the architectural positioning of 10GBASE-KR.

Figure B.1. Architectural Positioning of 10GBASE-KR

B.1.1.2 KR Electrical Characteristics

The KR lane is a low swing AC coupled differential interface using NRZ signaling. AC coupling allows for inter-operability between components operating from at different supply voltages. Low swing differential signaling provides noise immunity and improved reduced EMI. Differential signal swings defined specifications depend on several factors, such as transmitter pre-equalization and transmission line losses.

The KR signal paths are point-to-point connections. Each path corresponds to a KR lane and is comprised of two complementary signals making a balanced differential pair. There is a single differential path in each direction for a total of two pairs, or four connections.

The 10GBASE-KR link requires a nominal 100 Ω differential source and load terminations with AC coupling on the receive side. Refer to the *Intel® Atom™ Processor C3000 Product Family Platform Design Guide (PDG)* for more detail.

B.1.1.3 KR Reverse Polarity

The KR PHY supports reverse polarity of the KR transmit and receive lanes via the shared SPI Flash. Contact your Intel representative for more details.

B.1.2 iXFI - Intel XFI

iXFI is a static version of the [10GBASE-KR Operating Mode.](#page-680-0) When configured to iXFI, the PHY operates electrically at KR without the Clause 73 auto-negotiation and electrical training.

B.2 2.5 GbE Interface

The 2500BASEX link mode is a special high frequency mode of the 1000BASE-X link. The 2.5Gb/s rate is achieved by over clocking a 1 Gb/s link to 3.125 GHz.

Electrical parameters of this mode are aligned with the 1000BASE-X specification.

B.3 1 GbE Interface

The integrated 10 GbE LAN controllerprovides complete support for up to two 1 Gb/s port implementations. The device performs all functions required for transmission and reception defined by the different standards.

A lower-layer PHY interface is included to attach either to external PMA or Physical Medium Dependent (PMD) components.

SoC enables 1 GbE operation compliant with IEEE802.3 Clause 70 1000BASE-KX.

B.3.1 1000BASE-KX Operating Mode

The MAUI interface, when operating as a KX Interface, supports data rates of 1 Gb/s over copper traces on improved FR4 PCBs. Data is transferred over a single differential path in each direction for a total of two pairs with each path operating at 1.25 Gbaud to support overhead of 8B/10B coding. The interface is used to connect the integrated 10 GbE LAN controller to a KX compliant switch port over the backplane or to KX compliant 1 GbE PHY device. In the event of auto-negotiation defined in IEEE802.3 Clause 73 ending with 1 Gb/s as the HCD, the MAUI interface is configured as a KX interface. KX operating mode can also be forced by software see [Section](#page-686-0) B.5.

B.3.1.1 KX Overview

1000BASE-KX extends the family of 1000BASE-X Physical Layer signaling systems. KX specifies operation at 1 Gb/s over two differential, controlled impedance pairs of traces (one pair for transmit, one pair for receive). This system uses the 1000BASE-X PCS and PMA as defined in IEEE802.3 Clause 36. The 1000BASE-KX PMD is defined in IEEE802.3ap Clause 70.

KX is a full-duplex interface that uses a single serial differential link in each direction to achieve 1 Gb/s data throughput. Each serial link operates at 1.25 GBaud to accommodate both data and the overhead associated with 8B/10B coding. The self-clocked nature eliminates skew concerns between clock and data, and enables a functional reach of up to one meter.

Figure B.3 shows the architecture positioning of 1000BASE-KX.

Figure B.3. Architectural Positioning of 1000BASE-KX

B.3.1.2 KX Electrical Characteristics

The KX lane is a low swing AC coupled differential interface using NRZ signaling. AC coupling allows for inter-operability between components operating from at different supply voltages. Low swing differential signaling provides noise immunity and improved reduced electromagnetic interference (EMI). Differential signal swings defined specifications depend on several factors, such as transmitter pre-equalization and transmission line losses.

The KX signal paths are point-to-point connections. Each path corresponds to a KX lane and is comprised of two complementary signals making a balanced differential pair. There is one differential path in each direction for a total of two pairs, or four connections. Refer to the *Intel® Atom™ Processor C3000 Product Family Platform Design Guide (PDG)* for more detail.

B.3.2 SGMII Support

The integrated 10 GbE LAN controller supports 1 Gb/s, 100 Mb/s and 10 Mb/s operation using the SGMII protocol over the KX electrical interface (AC coupling, no source synchronous Tx clock, etc.).

B.3.2.1 SGMII Overview

SGMII interface supported by the integrated 10 GbE LAN controller enables operation at 1 Gb/s over two differential, controlled impedance pairs of traces (one pair for transmit, one pair for receive). When operating in SGMII, the MAUI interface uses the 1000BASE-X PCS and PMA as defined in IEEE802.3 Clause 36 and the 1000BASE-KX PMD as defined in IEEE802.3ap Clause 70 or the 1000BASE-BX as defined in the PCIMG 3.1 standard. In SGMII operating mode, the MAUI interface can support data rates of 1 Gb/s, 100 Mb/s and 10 Mb/s.

SGMII, supported by the integrated 10 GbE LAN controller, is a full-duplex interface that uses a single serial differential link in each direction to achieve 1 Gb/s data throughput. Each serial link operates at 1.25 GBaud to accommodate both data and the overhead associated with 8B/10B coding. The selfclocked nature eliminates skew concerns between clock and data.

SGMII control information, as listed in the following table is transferred from the PHY to the MAC to signal change of link speed. This is achieved by using the auto-negotiation functionality defined in Clause 37 of the IEEE 802.3 Specification. Instead of the ability advertisement, the PHY sends the control information via its tx config $req[15:0]$ as listed in the following table each time the link speed information changes. Upon receiving control information, the MAC acknowledges the update of the control information by asserting bit 14 of its tx config reg[15:0] as listed in the following table. Compared to the definition in IEEE802.3 clause 37.

B.4 Auto Negotiation For Backplane Ethernet and Link Setup Features

Auto-negotiation provides a linked device with the capability to detect the abilities (modes of operation) supported by the device at the other end of the link, determine common abilities, and configure for joint operation.

Auto-negotiation for backplane Ethernet is defined in IEEE802.3 Clause 73 and is based on IEEE802.3 clause 28 definition of auto-negotiation for twisted-pair link segments.

Auto-negotiation for backplane Ethernet uses an extended base page and next page format and modifies the timers to allow rapid convergence. Furthermore, auto-negotiation does not use Fast Link Pulses (FLPs) for link code word signaling and instead uses Differential Manchester Encoding (DME) signaling, which is more suitable for electrical backplanes. Since DME provides a DC balanced signal. Auto-negotiation for backplane Ethernet also includes support for parallel detection of 1000BASE-KX links in addition to transmission and reception of extended base page and next page auto-negotiation frames.

B.4.1 MAC Link Setup and Auto Negotiation

The MAC block in the integrated 10 GbE LAN controller supports both 10 GbE and 1 GbE link modes and the appropriate functionality specified in the standards for these link modes.

Each of these link modes can use different PMD sub-layer and base band medium types.

In 10 GbE operating mode, the integrated 10 GbE LAN controller supports 10GBASE-KR, while in 1 GbE operating mode, the integrated 10 GbE LAN controller supports 1000BASE-KX protocol . The different protocols supported in 10 GbE operating mode and 1 GbE operating mode affect only the configuration of the MAUI AFE and MAUI PHY logic blocks (PCS, FEC, etc.) while the MAC supports rates of either 1 Gb/s or 10 Gb/s, without need to know the electrical medium actually being interfaced.

Link speed and link characteristics can be determined through static configuration, parallel detect and auto-negotiation or forced operation for diagnostic purposes. The auto-negotiation processes defined in IEEE802.3 Clause 73 enables selection between KR(10 GbE) and KX (1 GbE) compliant link partners and defining link characteristics and link speed.

Link setting is done by configuring the speed configuration, defining the appropriate physical interface and restarting auto-negotiation see [Link Configuration Flows - Section B.5.](#page-686-0)

B.4.2 Hardware Detection of Legacy Link Partner (Parallel Detection)

The integrated 10 GbE LAN controller's companion PHYs supports the IEEE802.3 clause 73 parallel detection process to enable a connection to legacy link partners that do not support auto-negotiation. Parallel detection enables detecting the link partner operating mode (KX as defined in IEEE802.3 clause 73) by activating KX and attempting to achieve link synchronization by the related PCS block.

Parallel detection is enabled as part of clause 73 backplane auto-negotiation process.

B.5 Link Configuration Flows

Note: All register access to the HIP is done using the operation described in [Section](#page-57-0) 2.8.1. The flow to control the link is through the following register:

The configuration for each type of link is as follows:

Note: All fields should be zeroed unless mentioned as follows.

- Native SFI-SFP+ (LANE SPEED=7)
- KR-Inphi-SFP+ (AN Enabled + Capabilities)
- KR-CPVL-10GBT (AN Enabled + Capabilities)
- SGMII-BP-BCM 89501 (LANE SPEED=4, SGMII enable, AN37)
- MRVL 1512+1514 1GbT (SGMII enable, AN37)
- KR/KX BP (AN Enabled + Capabilities)
- 2.5G-X-BP (LANE SPEED=5)
- MRVL-1543-1GBT (SGMII enable, AN37)

B.5.1 Low Power Link Up (LPLU)

Normal PHY speed negotiation drives to establish a link at the highest possible speed. The PHY supports an additional mode of operation, where the PHY drives to establish a link at a low speed. The LPLU process enables a link to come up at the lowest possible speed in cases where power is more important than performance. Different behavior is defined for the D0 state and the other non-D0 states.

B.5.2 Behavior in Non-D0 State

If the *LPLU* bit is set in the shared SPI Flash, the PHY negotiates to a low speed while in non-D0 states (Dr or D3). This applies only when the link is required by one of the following: SMBus or NC-SI manageability, APM wake, or PME. Otherwise, the PHY is disabled during the non-D0 state.

Link negotiation begins with the PHY trying to negotiate at the lowest speed it is allowed to advertise. If link establishment fails, the PHY tries to negotiate at additional speeds. For example, the PHY advertises 1 Gb/s only and the partner supports 10 Gb/s only. After the first try fails, the PHY enables 1 Gb/s and 10 Gb/s and tries again.