

# DECchip 21142 PCI Fast Ethernet LAN Controller

---

## Data Sheet

Order Number: EC-QPNUA-TE

**Revision/Update Information: This is a new document.**

---

**November 1995**

While Digital believes the information included in this publication is correct as of the date of publication, it is subject to change without notice.

Digital Equipment Corporation makes no representations that the use of its products in the manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description.

© Digital Equipment Corporation 1995. All rights reserved.  
Printed in U.S.A.

DEC, DECchip, Digital, Digital Semiconductor, and the DIGITAL logo are trademarks of Digital Equipment Corporation.

Digital Semiconductor is a Digital Equipment Corporation business.

CardBus is a trademark of Personal Computer Memory Card International Association.  
IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.  
MicroWire is a registered trademark of BankAmerica Corporation.

All other trademarks and registered trademarks are the property of their respective owners.

---

# Contents

1	DECchip 21142 Overview . . . . .	1
1.1	General Description . . . . .	1
1.2	Features . . . . .	2
1.3	Microarchitecture . . . . .	4
2	Pinout . . . . .	6
2.1	Signal Reference Tables . . . . .	8
2.2	Pin Tables . . . . .	20
2.3	Signal Grouping by Function . . . . .	22
3	Electrical and Environmental Specifications . . . . .	24
3.1	Voltage Limit Ratings . . . . .	24
3.2	Temperature Limit Ratings . . . . .	24
3.3	Supply Current and Power Dissipation . . . . .	25
3.3.1	PCI I/O Voltage Specifications . . . . .	25
3.3.2	PCI Reset . . . . .	27
3.3.3	PCI Clock Specifications . . . . .	28
3.3.4	Other PCI Signals . . . . .	29
3.4	AUI and Twisted-Pair dc Specifications . . . . .	30
3.5	Serial Interface Attachment Specifications . . . . .	31
3.5.1	Serial Clock Timing . . . . .	31
3.5.2	Internal SIA Mode AUI Timing—Transmit . . . . .	32
3.5.3	Internal SIA Mode AUI Timing—Receive . . . . .	33
3.5.4	Internal SIA Mode AUI Timing—Collision . . . . .	33
3.5.5	Internal SIA Mode 10BASE-T Interface Timing—Transmit . . . . .	35
3.5.6	Internal SIA Mode 10BASE-T Interface Timing—Receive . . . . .	37
3.5.7	Internal SIA Mode 10BASE-T Interface Timing—Idle Link Pulse . . . . .	38
3.6	MII Interface Specifications . . . . .	39

3.7	MII Port Timing . . . . .	39
3.7.1	MII 10/100Mb/s and 10Mb/s Timing—Transmit . . . . .	39
3.7.2	MII 10/100Mb/s Timing—Receive . . . . .	41
3.7.3	MII 10/100Mb/s Timing—Receive Error . . . . .	43
3.7.4	MII 10/100Mb/s Timing—Carrier Sense and Collision . . . . .	44
3.8	Boot ROM and Serial ROM Port Specification . . . . .	45
3.9	Boot ROM Port Timing . . . . .	45
3.9.1	Boot ROM Read Timing . . . . .	45
3.9.2	Boot ROM Write Timing . . . . .	47
3.10	Serial ROM Port Timing . . . . .	48
3.11	External Register Timing . . . . .	49
3.12	Joint Test Action Group — Test Access Port . . . . .	51
3.12.1	JTAG dc Specifications . . . . .	51
3.12.2	JTAG Boundary Scan Timing . . . . .	51
4	Mechanical Specifications . . . . .	53

## Figures

1	DECchip 21142 Block Diagram . . . . .	5
2	DECchip 21142 Pinout Diagram (Top View) . . . . .	7
3	PCI Reset Timing Diagram . . . . .	27
4	PCI Clock Specifications Timing Diagram . . . . .	28
5	Timing Diagram for Other PCI Signals . . . . .	29
6	Serial Clock (XTAL) Timing Diagram . . . . .	31
7	Internal SIA Mode AUI Timing Diagram—Transmit . . . . .	32
8	Internal SIA Mode AUI Timing Diagram—Receive . . . . .	33
9	Internal SIA Mode AUI Timing Diagram—Collision . . . . .	33
10	Internal SIA Mode 10BASE-T Interface Timing Diagram—Transmit . . . . .	35
11	Internal SIA Mode 10BASE-T Interface Timing Diagram—Receive . . . . .	37
12	Internal SIA Mode 10BASE-T Interface Timing Diagram—Idle Link Pulse . . . . .	38
13	MII Port Timing Diagram—Transmit . . . . .	39
14	MII Port Timing Diagram—Receive . . . . .	41
15	MII Port Timing Diagram—Receive Error . . . . .	43
16	MII Port Timing Diagram—Carrier Sense and Collision . . . . .	44
17	Boot ROM Read Timing Diagram . . . . .	46
18	Boot ROM Write Timing Diagram . . . . .	47

19	Serial ROM Port Timing Diagram . . . . .	48
20	External Register Read Timing Diagram . . . . .	49
21	External Register Write Timing Diagram . . . . .	49
22	JTAG Boundary Scan Timing Diagram . . . . .	52
23	Mechanical Layout of the DECchip 21142 . . . . .	54

## Tables

1	Index to Pinout Tables . . . . .	6
2	Logic Signals . . . . .	8
3	Power Pins . . . . .	9
4	Functional Description of DECchip 21142 Signals . . . . .	10
5	Input Pins . . . . .	20
6	Output Pins . . . . .	21
7	Input/Output Pins . . . . .	21
8	Open Drain Pins . . . . .	21
9	Signal Functions . . . . .	22
10	Voltage Limit Ratings . . . . .	24
11	Temperature Limit Ratings . . . . .	24
12	Supply Current and Power Dissipation . . . . .	25
13	I/O Voltage Specifications for 5.0-Volt Levels . . . . .	25
14	I/O Voltage Specifications for 3.3-Volt Levels . . . . .	26
15	PCI Reset Timing . . . . .	27
16	PCI Clock Specifications . . . . .	28
17	Other PCI Signals . . . . .	29
18	AUI and Twisted-Pair dc Specifications . . . . .	30
19	Serial Clock (XTAL) Timing Specifications . . . . .	31
20	Internal SIA Mode AUI Timing Specifications—Transmit . . . . .	32
21	Internal SIA Mode AUI Timing Specifications—Receive and Collision . . . . .	34
22	Internal SIA Mode 10BASE-T Interface Timing Specifications—Transmit . . . . .	36
23	Internal SIA Mode 10BASE-T Interface Timing Specifications—Receive . . . . .	37
24	Internal SIA Mode 10BASE-T Interface Timing Specifications—Idle Link Pulse . . . . .	38
25	MII Interface . . . . .	39
26	MII Port Timing—Transmit . . . . .	40

27	MII Port Timing—Receive . . . . .	42
28	MII Port Timing—Receive Error . . . . .	43
29	MII Port Timing—Carrier Sense and Collision . . . . .	44
30	Boot ROM and Serial ROM Port dc Specifications . . . . .	45
31	Boot ROM Read Timing Specifications . . . . .	46
32	Boot ROM Write Timing Specifications . . . . .	47
33	Serial ROM Port Timing Characteristics . . . . .	48
34	External Register Timing Specifications . . . . .	50
35	JTAG dc Specifications . . . . .	51
36	JTAG Interface Signal Timing Relationships . . . . .	52
37	Mechanical Specifications . . . . .	53

# 1 DECchip 21142 Overview

The DECchip 21142 PCI Fast Ethernet LAN Controller (21142) supports the peripheral component interconnect (PCI) bus. It provides a direct interface connection to the PCI and adapts easily to most other standard buses. The 21142 software interface and data structures are optimized to minimize the host CPU load and to allow for maximum flexibility in the buffer descriptor management. The 21142 contains large onchip FIFOs, so no additional onboard memory is required. The 21142 provides an upgradable boot ROM interface and a CardBus interface connection.

## 1.1 General Description

The 21142 interfaces with the PCI bus by using onchip control and status registers (CSRs), and a shared CPU memory area that is set up mainly during initialization. This minimizes the processor involvement in the 21142 operation during normal reception and transmission. The 21142 is compliant with the *PCI Local Bus Specification, Revision 2.0 and Revision 2.1*. Bus traffic is also minimized by filtering out received runt frames and by automatically retransmitting collided frames without needing to repeat a fetch from shared memory.

On the network side, the 21142 provides three ports: a 10BASE-T 10Mb/s port, an attachment unit interface (AUI) 10Mb/s port, and a media-independent interface (MII) 100/10Mb/s port. The 10BASE-T port provides a direct Ethernet connection to the twisted-pair (TP) interface. The AUI port provides a direct Ethernet connection to the AUI. The MII port supports a full implementation of the MII standard. The 21142 is also capable of functioning in a full-duplex environment for the three ports.

## 1.2 Features

The 21142 has the following features:

- Offers a single-chip Fast Ethernet controller for PCI local bus:
  - Provides a direct interface to PCI bus
  - Supports three network ports: 10BASE-T (10Mb/s), AUI (10Mb/s), and MII (10/100Mb/s)
- Provides standard 10/100Mb/s MII supporting CAT3 unshielded twisted-pair (UTP), CAT5 UTP, shielded twisted-pair (STP) and fiber cables
- Enables automatic detection and correction of 10BASE-T receive polarity
- Supports autodetection between 10BASE-T, AUI, and MII ports
- Supports full-duplex operation on both 10Mb/s and 10/100Mb/s ports
- Provides external and internal loopback capability on both ports
- Contains a variety of flexible address filtering modes (including perfect, hash tables, inverse perfect, and promiscuous):
  - 16 perfect addresses (normal or inverse filtering)
  - 512 hash-filtered addresses
  - 512 hash-filtered multicast addresses and one perfect address
  - Pass all multicast
  - Promiscuous
  - Pass all incoming packets with a status report
- Offers a unique, patented solution to Ethernet capture-effect problem
- Contains large independent receive and transmit FIFOs; no additional onboard memory required
- Includes a powerful onchip direct memory access (DMA) with programmable burst size, providing for low CPU utilization
- Implements unique, patent-pending intelligent arbitration between DMA channels to minimize underflow or overflow
- Supports PCI clock frequency from dc to 33 MHz; network operational with PCI clock from 25 MHz to 33 MHz
- Supports an unlimited PCI burst
- Supports PCI read multiple command



- Supports early interrupt on transmit
- Implements low power management with two power saving modes (sleep or snooze)
- Supports both PCI 5.0-V and 3.3-V signaling environments
- Supports either big or little endian byte ordering for buffers and descriptors
- Contains 4-bit, general-purpose, programmable register and corresponding I/O pins
- Supports interrupts from two general-purpose pins
- Provides LED support for various network activity indications
- Provides MicroWire interface for serial ROM (1K and 4K EEPROM)
- Provides an upgradable boot ROM (flash or EEPROM) interface of up to 256KB
- Supports automatic loading of subvendor ID configuration register
- Includes CardBus support
- Implements JTAG-compatible test-access port with boundary-scan pins
- Supports IEEE 802.3 and ANSI 8802-3 standards
- Implements low-power, 3.3-V complementary metal-oxide semiconductor (CMOS) process technology

### 1.3 Microarchitecture

The following list describes the 21142 hardware components, and Figure 1 shows a block diagram of the 21142:


- PCI interface—Includes all interface functions to the PCI bus; handles all interconnect control signals; and executes PCI DMA and I/O transactions
- DMA—Contains dual receive and transmit controller; supports bursts of up to 32 longwords; handles data transfers between CPU memory and onchip memory
- FIFOs—Contains two FIFOs for receive and transmit; supports automatic packet deletion on receive (runt packets or after a collision) and packet retransmission after a collision on transmit
- TxM—Handles all CSMA/CD<sup>1</sup> MAC<sup>2</sup> transmit operations, and transfers data from transmit FIFO to the ENDEC for transmission
- RxM—Handles all CSMA/CD receive operations, and transfers the data from the ENDEC to the receive FIFO
- SIA interface—Performs physical layer operations; implements the AUI and 10BASE-T functions, including the Manchester encoder and decoder functions
- General-purpose register—Enables software use for input or output functions and LED indications
- MII interface—Provides a full MII signal interface
- Serial ROM port—Provides a direct interface to the MicroWire Ethernet address ROM and system parameters
- Boot ROM port—Includes the required interface to the boot ROM for read and write operations; supports accesses to bytes or longwords (32-bit) and provides the ability to connect an external 8-bit register to the boot ROM port

---

<sup>1</sup> Carrier-sense multiple access with collision detection

<sup>2</sup> Media access control

Figure 1 DECchip 21142 Block Diagram



LJ-04690.A15

## 2 Pinout


The 21142 is packaged in a 144-pin plastic quad flat pack (PQFP). The tables in this section provide a description of the pins and their respective signal definitions.

Table 1 lists the tables in this section. Figure 2 shows the 21142 pinout.

**Table 1 Index to Pinout Tables**

<b>For this information . . .</b>	<b>Refer to . . .</b>
Logic signals	Table 2
Power pins	Table 3
Functional signals description	Table 4
Input pins	Table 5
Output pins	Table 6
Input/output pins	Table 7
Open drain pins	Table 8
Signal functions	Table 9

Figure 2 DECchip 21142 Pinout Diagram (Top View)



LJ-04691.A15

## 2.1 Signal Reference Tables

Table 2 provides an alphabetical list of the 21142 logic names and their pin numbers. Table 3 provides a list of the 21142 power pin numbers.

**Table 2 Logic Signals**

Signal	Pin Number	Signal	Pin Number	Signal	Pin Number
ad<0>	85	ad<24>	32	br_ce_l	87
ad<1>	84	ad<25>	31	c_be_l<0>	75
ad<2>	82	ad<26>	29	c_be_l<1>	60
ad<3>	81	ad<27>	28	c_be_l<2>	49
ad<4>	80	ad<28>	27	c_be_l<3>	33
ad<5>	78	ad<29>	25	devsel_l	55
ad<6>	77	ad<30>	24	frame_l	50
ad<7>	76	ad<31>	23	gep<0>/aui_bnc	100
ad<8>	70	aui_cd-	138	gep<1>/activ	101
ad<9>	69	aui_cd+	137	gep<2>/rev_match	102
ad<10>	68	aui_rd-	140	gep<3>/10bt_link	103
ad<11>	66	aui_rd+	139	gnt_l	21
ad<12>	65	aui_td-	143	idsel	34
ad<13>	64	aui_td+	142	int_l	15
ad<14>	62	br_a<0>	88	irdy_l	51
ad<15>	61	br_a<1>	89	iref	108
ad<16>	48	br_ad<0>	90	mii_clsn	118
ad<17>	47	br_ad<1>	91	mii_crs	117
ad<18>	45	br_ad<2>	92	mii_dv	129
ad<19>	44	br_ad<3>	93	mii_mdc	134
ad<20>	43	br_ad<4>	96	mii_mdio	135
ad<21>	41	br_ad<5>	97	mii_rclk	128
ad<22>	40	br_ad<6>	98	mii_rx_err	127
ad<23>	39	br_ad<7>	99	mii_rxd<0>	130

(continued on next page)

**Table 2 (Cont.) Logic Signals**

Signal	Pin Number	Signal	Pin Number	Signal	Pin Number
<b>mii_rxd&lt;1&gt;</b>	131	<b>perr_l</b>	57	<b>tms</b>	12
<b>mii_rxd&lt;2&gt;</b>	132	<b>req_l</b>	22	<b>tp_rd-</b>	10
<b>mii_rxd&lt;3&gt;</b>	133	<b>rst_l</b>	16	<b>tp_rd+</b>	9
<b>mii_tclk</b>	124	<b>serr_l</b>	58	<b>tp_td-</b>	5
<b>mii_txd&lt;0&gt;</b>	122	<b>sr_ck</b>	114	<b>tp_td- -</b>	4
<b>mii_txd&lt;1&gt;</b>	121	<b>sr_cs</b>	115	<b>tp_td+</b>	6
<b>mii_txd&lt;2&gt;</b>	120	<b>sr_di</b>	113	<b>tp_td+ +</b>	7
<b>mii_txd&lt;3&gt;</b>	119	<b>sr_do</b>	112	<b>trdy_l</b>	52
<b>mii_txen</b>	123	<b>stop_l</b>	56	<b>vcap_h</b>	110
<b>nc</b>	86	<b>tck</b>	11	<b>xtal1</b>	106
<b>par</b>	59	<b>tdi</b>	13	<b>xtal2</b>	105
<b>pci_clk</b>	19	<b>tdo</b>	14	—	—

**Table 3 Power Pins**

Signal	Pin Numbers	Signal	Pin Numbers
<b>vdd</b> (3.3 V)	1, 2, 8, 18, 26, 36, 37, 46, 54, 67, 72, 73, 79, 95, 107, 125, 136, 141	<b>vss</b> (GND)	3, 17, 30, 35, 38, 42, 53, 63, 71, 74, 83, 94, 104, 116, 126, 144,
<b>vddac</b> (3.3 V)	109, 111		
<b>vdd_clamp</b> (5 V/3.3 V)	20		

Table 4 provides a functional description of each of the 21142 signals. These signals are listed alphabetically. The functional grouping of each pin is listed in Section 2.3.

The following terms describe the 21142 pinout:

- **Address phase**  
Address and appropriate bus commands are driven during this cycle.
- **Data phase**  
Data and the appropriate byte enable codes are driven during this cycle.
- **\_l**  
All pin names with the \_l suffix are asserted low.

The following abbreviations are used in Table 4:

- I = Input
- O = Output
- I/O = Input/output
- O/D = Open drain
- P = Power

**Table 4 Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>ad&lt;31:0&gt;</b>	I/O	See Table 2.	32-bit PCI address and data lines. Address and data bits are multiplexed on the same pins. During the first clock cycle of a transaction, the address bits contain a physical address (32 bits). During subsequent clock cycles, these same lines contain 32 bits of data. A 21142 bus transaction consists of an address phase followed by one or more data phases. The 21142 supports both read and write bursts (in master operation only). Little and big endian byte ordering can be used.
<b>au_i_cd-</b>	I	138	Attachment unit interface receive collision differential negative data.
<b>au_i_cd+</b>	I	137	Attachment unit interface receive collision differential positive data.

(continued on next page)



**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>au_i_rd-</b>	I	140	Attachment unit interface receive differential negative data.
<b>au_i_rd+</b>	I	139	Attachment unit interface receive differential positive data.
<b>au_i_td-</b>	O	143	Attachment unit interface transmit differential negative data.
<b>au_i_td+</b>	O	142	Attachment unit interface transmit differential positive data.
<b>br_a&lt;0&gt;</b>	O	88	Boot ROM address line bit 0. In a 256KB configuration, this pin also carries in two consecutive address cycles, boot ROM address bits 16 and 17.
<b>br_a&lt;1&gt;</b>	O	89	Boot ROM address line bit 1. This pin also latches the boot ROM address and control lines by the two external latches.
<b>br_ad&lt;7:0&gt;</b>	I/O	See Table 2.	Boot ROM address and data multiplexed lines bits 7 through 0. In two consecutive address cycles, these lines contain the boot ROM address pins 7 through 2, <b>oe_1</b> and <b>we_1</b> in the first cycle; and these lines contain boot ROM address pins 15 through 8 in the second cycle. During the data cycle, bits 7 through 0 contain data.
<b>br_ce_1</b>	O	87	Boot ROM or external register chip enable.
<b>c_be_1&lt;3:0&gt;</b>	I/O	See Table 2.	Bits 0 through 3 of the bus command and byte enable lines. Bus command and byte enable are multiplexed on the same PCI pins.  During the address phase of the transaction, these 4 bits provide the bus command.  During the data phase, these 4 bits provide the byte enable. The byte enable determines which byte lines carry valid data. For example, bit 0 applies to byte 0, and bit 3 applies to byte 3.

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>devsel_1</b>	I/O	55	Device select is asserted by the target of the current bus access. When the 21142 is the initiator of the current bus access, it expects the target to assert <b>devsel_1</b> within 5 bus cycles, confirming the access. If the target does not assert <b>devsel_1</b> within the required bus cycles, the 21142 aborts the cycle. To meet the timing requirements, the 21142 asserts this signal in a medium speed (within 2 bus cycles).
<b>frame_1</b>	I/O	50	The <b>frame_1</b> signal is driven by the 21142 (bus master) to indicate the beginning and duration of an access. The <b>frame_1</b> signal asserts to indicate the beginning of a bus transaction. While <b>frame_1</b> is asserted, data transfers continue. The <b>frame_1</b> signal deasserts to indicate that the next data phase is the final data phase transaction.
<b>gep&lt;0&gt;/aui_bnc</b>	I/O	100	This general-purpose pin can be used by software as either a status pin or a control pin. It can be configured by software to: <ul style="list-style-type: none"> <li>• Perform either input or output functions. Can provide an interrupt when it is an input pin.</li> <li>• Provide an AUI (10BASE5) or BNC (10BASE2) select line. When asserted, the 10BASE5 mode is selected. When deasserted, the 10BASE2 mode is selected. When used as an output pin, it is mainly used to enable the external BNC transceiver in 10BASE2 mode.</li> </ul>

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>gep&lt;1&gt;/activ</b>	I/O	101	<p>This general-purpose pin can be used by software as either a status pin or a control pin.</p> <p>It can be configured by software to:</p> <ul style="list-style-type: none"> <li>• Perform either input or output functions. Can provide an interrupt when it is an input pin.</li> <li>• Provide an LED that indicates either receive or transmit activity.</li> </ul>
<b>gep&lt;2&gt;/rcv_match</b>	I/O	102	<p>This general-purpose pin can be used by software as either a status pin or a control pin.</p> <p>It can be configured by software to:</p> <ul style="list-style-type: none"> <li>• Perform either input or output functions.</li> <li>• Provide an LED that indicates a receive packet has passed address recognition.</li> </ul>
<b>gep&lt;3&gt;/10bt_link</b>	I/O	103	<p>This general-purpose pin can be used by software as either a status pin or a control pin.</p> <p>It can be configured by software to:</p> <ul style="list-style-type: none"> <li>• Perform either input or output functions.</li> <li>• Provide an LED that indicates that the 10BASE-T link integrity test has completed successfully after the link was down.</li> </ul>
<b>gnt_1</b>	I	21	<p>Bus grant asserts to indicate to the 21142 that access to the bus is granted.</p>

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>idsel</b>	I	34	Initialization device select asserts to indicate that the host is issuing a configuration cycle to the 21142.
<b>int_1</b>	O/D	15	<p>Interrupt request asserts when one of the appropriate bits of CSR5 sets and causes an interrupt, provided that the corresponding mask bit in CSR7 is not asserted. Interrupt request deasserts by writing a 1 into the appropriate CSR5 bit.</p> <p>If more than one interrupt bit is asserted in CSR5 and the host does not clear all input bits, the 21142 deasserts <b>int_1</b> for one cycle to support edge-triggered systems.</p> <p>This pin must be pulled up by an external resistor.</p>
<b>iref</b>	I	108	Current reference input for the analog phase-locked loop logic.
<b>irdy_1</b>	I/O	51	<p>Initiator ready indicates the bus master's ability to complete the current data phase of the transaction.</p> <p>A data phase is completed on any rising edge of the clock when both <b>irdy_1</b> and target ready <b>trdy_1</b> are asserted. Wait cycles are inserted until both <b>irdy_1</b> and <b>trdy_1</b> are asserted together.</p> <p>When the 21142 is the bus master, <b>irdy_1</b> is asserted during write operations to indicate that valid data is present on the 32-bit <b>ad</b> lines. During read operations, the 21142 asserts <b>irdy_1</b> to indicate that it is ready to accept data.</p>
<b>mii_clsn</b>	I	118	Collision detect is asserted when detected by an external physical layer protocol (PHY) device.
<b>mii_crs</b>	I	117	Carrier sense is asserted by the PHY when the media is active.

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>mii_dv</b>	I	129	Data valid is asserted by an external PHY when receive data is present on the <b>mii_rxd</b> lines and is deasserted at the end of the packet. This signal should be synchronized with the <b>mii_rclk</b> signal.
<b>mii_mdc</b>	O	134	MII management data clock is sourced by the 21142 to the PHY devices as a timing reference for the transfer of information on the <b>mii_mdio</b> signal.
<b>mii_mdio</b>	I/O	135	MII management data input/output transfers control information and status between the PHY and the 21142.
<b>mii_rclk</b>	I	128	Supports either the 25-MHz or 2.5-MHz receive clock. This clock is recovered by the PHY.
<b>mii_rx_err</b>	I	127	Receive error asserts when a data decoding error is detected by an external PHY device. This signal is synchronized to <b>mii_rclk</b> and can be asserted for a minimum of one receive clock. When asserted during a packet reception, it sets the cyclic redundancy check (CRC) error bit in the receive descriptor (RDES0).
<b>mii_rxd&lt;3:0&gt;</b>	I	See Table 2.	Four parallel receive data lines. This data is driven by an external PHY that attached the media and should be synchronized with the <b>mii_rclk</b> signal.
<b>mii_tclk</b>	I	124	Supports the 25-MHz or 2.5-MHz transmit clock supplied by the external physical layer medium dependent (PMD) device. This clock should always be active.
<b>mii_txd&lt;3:0&gt;</b>	O	See Table 2.	Four parallel transmit data lines. This data is synchronized to the assertion of the <b>mii_tclk</b> signal and is latched by the external PHY on the rising edge of the <b>mii_tclk</b> signal.

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>mii_txen</b>	O	123	Transmit enable signals that the transmit is active in the MII port to an external PHY device.
<b>nc</b>	O	86	No connection.
<b>par</b>	I/O	59	Parity is calculated by the 21142 as an even parity bit for the 32-bit <b>ad</b> and 4-bit <b>c_be_l</b> lines.  During address and data phases, parity is calculated on all the <b>ad</b> and <b>c_be_l</b> lines whether or not any of these lines carry meaningful information.
<b>pci_clk</b>	I	19	The clock provides the timing for the 21142 related PCI bus transactions. All the bus signals are sampled on the rising edge of <b>pci_clk</b> . The clock frequency range is between 25 MHz and 33 MHz.
<b>perr_l</b>	I/O	57	Parity error asserts when a data parity error is detected.  When the 21142 is the bus master and a parity error is detected, the 21142 asserts both CSR5 bit 13 (system error) and CFCS bit 8 ( <b>serr_l</b> enable). Next, it completes the current data burst transaction, then stops operation. After the host clears the system error, the 21142 continues its operation.  When the 21142 is the bus target and a parity error is detected, the 21142 asserts <b>perr_l</b> .  This pin must be pulled up by an external resistor.
<b>req_l</b>	O	22	Bus request is asserted by the 21142 to indicate to the bus arbiter that it wants to use the bus.

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>rst_l</b>	I	16	Resets the 21142 to its initial state. This signal must be asserted for at least 10 active PCI clock cycles. When in the reset state, all PCI output pins are put into tristate and all PCI O/D signals are floated.
<b>serr_l</b>	I/O	58	If an address parity error is detected and CFCS bit 31 (detected parity error) is enabled, 21142 asserts both <b>serr_l</b> (system error) and CFCS bit 30 (signal system error).  When an address parity error is detected, system error asserts two clocks after the failing address.  This pin must be pulled up by an external resistor.
<b>sr_ck</b>	O	114	Serial ROM clock signal.
<b>sr_cs</b>	O	115	Serial ROM chip-select signal.
<b>sr_di</b>	O	113	Serial ROM data-in signal.
<b>sr_do</b>	I	112	Serial ROM data-out signal.
<b>stop_l</b>	I/O	56	Stop indicator indicates that the current target is requesting the bus master to stop the current transaction.  The 21142 responds to the assertion of <b>stop_l</b> when it is the bus master, either to disconnect, retry, or abort.
<b>tck</b>	I	11	JTAG clock shifts state information and test data into and out of the 21142 during JTAG test operations. This pin should not be left unconnected.
<b>tdi</b>	I	13	JTAG data in is used to serially shift test data and instructions into the 21142 during JTAG test operations. This pin should not be left unconnected.
<b>tdo</b>	O	14	JTAG data out is used to serially shift test data and instructions out of the 21142 during JTAG test operations.

(continued on next page)

**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

Signal	Type	Pin Number	Description
<b>tms</b>	I	12	JTAG test mode select controls the state operation of JTAG testing in the 21142. This pin should not be left unconnected.
<b>tp_rd-</b>	I	10	Twisted-pair negative differential receive data from the twisted-pair lines.
<b>tp_rd+</b>	I	9	Twisted-pair positive differential receive data from the twisted-pair lines.
<b>tp_td-</b> <b>tp_td- -</b>	O O	5 4	Twisted-pair negative differential transmit data. The positive and negative differential transmit data outputs are resistively combined outside the 21142 with equalization to compensate for intersymbol interference on the twisted-pair medium.
<b>tp_td+</b> <b>tp_td+ +</b>	O O	6 7	Twisted-pair positive differential transmit data. The positive and negative differential transmit data outputs are resistively combined outside the 21142 with equalization to compensate for intersymbol interference on the twisted-pair medium.
<b>trdy_l</b>	I/O	52	<p>Target ready indicates the target agent's ability to complete the current data phase of the transaction.</p> <p>A data phase is completed on any clock when both <b>trdy_l</b> and <b>irdy_l</b> are asserted. Wait cycles are inserted until both <b>irdy_l</b> and <b>trdy_l</b> are asserted together.</p> <p>When the 21142 is the bus master, target ready is asserted by the bus slave on the read operation indicating that valid data is present on the <b>ad</b> lines. During a write cycle, it indicates that the target is prepared to accept data.</p>
<b>vcap_h</b>	I	110	Capacitor input for analog phase-locked loop logic.
<b>vdd</b>	P	See Table 3.	3.3-V supply input voltage.

(continued on next page)



**Table 4 (Cont.) Functional Description of DECchip 21142 Signals**

<b>Signal</b>	<b>Type</b>	<b>Pin Number</b>	<b>Description</b>
<b>vddac</b>	P	109, 111	Supplies +3.3-volt input for analog phase-locked loop logic.
<b>vdd_clamp</b>	P	20	Supplies +5 volts or +3.3 volts reference for clamp logic.
<b>vss</b>	P	See Table 3.	Ground pins.
<b>xtal1</b>	I	106	Crystal oscillator input.
<b>xtal2</b>	O	105	Crystal feedback output pin used for crystal connections only. If this pin is unused, then do not connect it.

## 2.2 Pin Tables

This section contains four types of pin tables:

- Table 5 lists the input pins.
- Table 6 lists the output pins.
- Table 7 lists the input/output pins.
- Table 8 lists the open drain pins.

**Table 5 Input Pins**

<b>Signal</b>	<b>Active Level</b>	<b>Signal</b>	<b>Active Level</b>
<b>au<sub>i</sub>_cd-</b>	Low	<b>mii_rxd&lt;3:0&gt;</b>	—
<b>au<sub>i</sub>_cd+</b>	High	<b>mii_tclk</b>	—
<b>au<sub>i</sub>_rd-</b>	Low	<b>pci_clk</b>	—
<b>au<sub>i</sub>_rd+</b>	High	<b>rst_l</b>	Low
<b>gnt_l</b>	Low	<b>sr_do</b>	High
<b>idsel</b>	High	<b>tek</b>	—
<b>iref</b>	High	<b>tdi</b>	—
<b>mii_clsn</b>	High	<b>tms</b>	High
<b>mii_crs</b>	High	<b>tp_rd-</b>	Low
<b>mii_dv</b>	High	<b>tp_rd+</b>	High
<b>mii_rclk</b>	—	<b>vcap_h</b>	High
<b>mii_rx_err</b>	High	<b>xtal1</b>	—

**Table 6 Output Pins**

Signal	Active Level	Signal	Active Level
<b>au_i_td-</b>	Low	<b>req_l</b>	Low
<b>au_i_td+</b>	High	<b>sr_ck</b>	—
<b>br_a&lt;0&gt;</b>	High	<b>sr_cs</b>	High
<b>br_a&lt;1&gt;</b>	High	<b>sr_di</b>	High
<b>br_ce_l</b>	Low	<b>tdo</b>	High
<b>mii_mdc</b>	—	<b>tp_td-</b>	Low
<b>mii_txd&lt;3:0&gt;</b>	—	<b>tp_td- -</b>	Low
<b>mii_txen</b>	High	<b>tp_td+</b>	High
<b>nc</b>	—	<b>tp_td+ +</b>	High
		<b>xtal2</b>	High

**Table 7 Input/Output Pins**

Signal	Active Level	Signal	Active Level
<b>ad&lt;31:0&gt;</b>	—	<b>gep&lt;3&gt;/10bt_link</b>	—
<b>br_ad&lt;7:0&gt;</b>	—	<b>irdy_l</b>	Low
<b>c_be_l&lt;3:0&gt;</b>	Low	<b>mii_mdio</b>	—
<b>devsel_l</b>	Low	<b>par</b>	—
<b>frame_l</b>	Low	<b>perr_l</b>	Low
<b>gep&lt;0&gt;/au_i_bnc</b>	—	<b>serr_l</b>	Low
<b>gep&lt;1&gt;/activ</b>	—	<b>stop_l</b>	Low
<b>gep&lt;2&gt;/rcv_match</b>	—	<b>trdy_l</b>	Low

**Table 8 Open Drain Pins**

Signal	Active Level
<b>int_l</b>	Low

## 2.3 Signal Grouping by Function

Table 9 lists the signals according to their interface function.

**Table 9 Signal Functions**

Interface	Function	Signal
PCI	Address and data	<b>ad&lt;31:0&gt;, par</b>
	Arbitration	<b>gnt_1, req_1</b>
	Bus command and byte enable	<b>c_be_1&lt;3:0&gt;</b>
	Device select	<b>devsel_1, idsel</b>
	Error reporting	<b>perr_1, serr_1</b>
	Interrupt	<b>int_1</b>
	System	<b>pci_clk, rst_1</b>
	Control signals	<b>frame_1, stop_1, irdy_1, trdy_1</b>
MII network port	Transmit data lines	<b>mii_txd&lt;3:0&gt;</b>
	Receive data lines	<b>mii_rxd&lt;3:0&gt;</b>
	Transmit, receive clocks	<b>mii_tclk, mii_rclk</b>
	Transmit enable	<b>mii_txen</b>
	Collision detect	<b>mii_clsn</b>
	Error reporting	<b>mii_rx_err</b>
	Data control	<b>mii_dv, mii_crs</b>
	MII management data clock	<b>mii_mdc</b>
	MII management data input/output	<b>mii_mdio</b>
Test access port	JTAG test operations	<b>tck, tdi, tdo, tms</b>
Serial ROM port	Serial ROM	<b>sr_ck, sr_cs, sr_di, sr_do</b>
Boot ROM port	ROM interface	<b>br_a&lt;1:0&gt;, br_ad&lt;7:0&gt;, br_ce_1</b>

(continued on next page)

**Table 9 (Cont.) Signal Functions**

<b>Interface</b>	<b>Function</b>	<b>Signal</b>
Power	3.3-V and 5.0-V supply input	<b>vdd, vddac, vdd_clamp</b>
	Ground	<b>vss</b>
General-purpose port and LEDs	General-purpose pins	<b>gep&lt;3:0&gt;</b>
	LED indicators	<b>activ, rcv_match, 10bt_link</b>
	10BASE5/10BASE2 select	<b>au_i_bnc</b>
Network connection	Analog phase-locked loop logic	<b>iref, vcap_h</b>
	AUI collision data	<b>au_i_cd-, au_i_cd+</b>
	AUI transmit and receive data	<b>au_i_rd-, au_i_rd+, au_i_td-, au_i_td+</b>
	Crystal oscillator	<b>xtal1, xtal2</b>
	Twisted-pair transmit and receive data	<b>tp_rd-, tp_rd+, tp_td-, tp_td- -, tp_td+, tp_td+ +</b>

### 3 Electrical and Environmental Specifications

This section contains the electrical and environmental specifications for the 21142.

---

#### Caution

---

Stresses greater than the maximum or less than the minimum ratings can cause permanent damage to the 21142. Exposure to the maximum or minimum ratings for extended periods of time lessen the reliability of the 21142.

---

#### 3.1 Voltage Limit Ratings

Table 10 lists the voltage limit ratings.

**Table 10 Voltage Limit Ratings**

Parameter	Minimum	Maximum
Power supply voltage	+3.0 V	+3.6 V
<b>vdd_clamp</b> (5.0 V)	+4.75 V	+5.25 V
<b>vdd_clamp</b> (3.3 V) <sup>1</sup>	+3.0 V	+3.6 V
ESD protection voltage	—	2000 V

<sup>1</sup>In the 3.3 V signaling environment, **vdd\_clamp** must not be greater than **vdd** + 0.3 V.

---

#### 3.2 Temperature Limit Ratings

Table 11 lists the temperature limit ratings.

**Table 11 Temperature Limit Ratings**

Parameter	Minimum	Maximum
Storage temperature	-55°C	+125°C
Operating temperature	0°C	70°C

### 3.3 Supply Current and Power Dissipation

The values in Table 12 are estimates based on a PCI clock frequency of 33 MHz and a network data rate of 10Mb/s for SRL and 10/100Mb/s for MII.

**Table 12 Supply Current and Power Dissipation**

Symbol	Conditions	Typical	Maximum	Units
IDD	vdd=3.6 V, Ta=70°C	130	150	mA
Power	vdd=3.6 V, Ta=70°C	430	540	mW
Snooze mode power	VDD=3.6 V, Ta=70°C	180	225	mW
Sleep mode power	VDD=3.6 V, Ta=70°C	85	110	mW

#### 3.3.1 PCI I/O Voltage Specifications

The 21142 meets the I/O voltage specifications listed in Table 13 and Table 14.

**Table 13 I/O Voltage Specifications for 5.0-Volt Levels**

Symbol	Parameter	Condition	Minimum	Maximum
Vih	Input high voltage	—	2.0 V	vdd_clamp + 0.5 V
Vil	Input low voltage	—	-0.5 V	0.8 V
Ii <sup>1</sup>	Input leakage current	0.5 V <Vin<2.7 V	—	±70 µA
Voh	Output high voltage	Iout=-2 mA	2.4 V	—
Vol <sup>2</sup>	Output low voltage	Iout=3 mA, 6 mA	—	0.55 V
Cap <sup>3</sup>	Pin capacitance	—	5 pF	8 pF

<sup>1</sup>Input leakage currents include high-impedance output leakage for all bidirectional buffers with tristate outputs.

<sup>2</sup>Signals without pull-up resistors must have 3 milliamps low output current. Signals requiring pullup resistors (including **frame\_l**, **trdy\_l**, **irdy\_l**, **devsel\_l**, **stop\_l**, **serr\_l**, and **perr\_l**) must have 6 milliamps.

<sup>3</sup>Parameter design guarantee.

**Table 14 I/O Voltage Specifications for 3.3-Volt Levels**

<b>Symbol</b>	<b>Parameter</b>	<b>Condition</b>	<b>Minimum</b>	<b>Maximum</b>
Vih	Input high voltage	—	$0.475 \cdot \mathbf{vdd\_clamp}$	$\mathbf{vdd\_clamp} + 0.5 \text{ V}$
Vil	Input low voltage	—	-0.5 V	$0.325 \cdot \mathbf{vdd\_clamp}$
Ii <sup>1</sup>	Input leakage current	$0.0 \text{ V} < \mathbf{Vin} < \mathbf{vdd\_clamp}$	—	$\pm 70 \text{ }\mu\text{A}$
Voh	Output high voltage	$I_{out} = -500 \text{ }\mu\text{A}$	$0.9 \cdot \mathbf{vdd\_clamp}$	—
Vol	Output low voltage	$I_{out} = 1500 \text{ }\mu\text{A}$	—	$0.1 \cdot \mathbf{vdd\_clamp}$
Cap <sup>2</sup>	Pin capacitance	—	5 pF	8 pF

<sup>1</sup>Input leakage currents include high-impedance output leakage for all bidirectional buffers with tristate outputs.


<sup>2</sup>Parameter design guarantee.



### 3.3.2 PCI Reset

PCI reset (**pci\_rst**) is an asynchronous signal that must be active for at least 10 active PCI clock (**pci\_clk**) cycles. Figure 3 shows the PCI reset timing characteristics, and Table 15 lists the PCI reset signal limits.

**Figure 3 PCI Reset Timing Diagram**



LJ-03902.AI


**Table 15 PCI Reset Timing**

Symbol	Parameter	Minimum	Maximum	Conditions
Trst	<b>pci_rst</b> pulse width	10* $T_{cycle}$	Not applicable	<b>pci_clk</b> active

### 3.3.3 PCI Clock Specifications

The clock frequency range<sup>1</sup> for the PCI is between 25 MHz and 33 MHz. Figure 4 shows the PCI clock specification timing characteristics and the required measurement points for both the 5.0-V and 3.3-V signaling environments. Table 16 lists the frequency-derived clock specifications.

Figure 4 PCI Clock Specifications Timing Diagram



LJ03910A.A15

Table 16 PCI Clock Specifications

Symbol	Parameter	Minimum	Maximum
$T_{cycle}$	Cycle time	30 ns	50 ns
$T_{high}$	<b>pci_clk</b> high time	11 ns	—
$T_{low}$	<b>pci_clk</b> low time	11 ns	—
$T_r/T_f^1$	<b>pci_clk</b> slew rate	1 V/ns	4 V/ns


<sup>1</sup>Rise and fall times are specified in terms of the edge rate measured in V/ns. Parameter design guarantee.

<sup>1</sup> The PCI clock frequency is from dc to 33 MHz; network operational with the PCI clock from 25 MHz to 33 MHz.

### 3.3.4 Other PCI Signals

Figure 5 shows the timing diagram characteristics, and Table 17 lists the other PCI signals. This timing is identical to the timing for the general-purpose register signals.

**Figure 5 Timing Diagram for Other PCI Signals**



<sup>1</sup> Vtest is 1.5 V in 5.0-V signaling environment and is  $0.4 * \text{vdd\_clamp}$  in 3.3-V signaling environment.

LJ04719A.AI5

**Table 17 Other PCI Signals**

Symbol	Parameter	Minimum	Maximum
Tval <sup>1</sup>	clk-to-signal valid delay	2 ns	11 ns
Ton <sup>2</sup>	Float-to-active delay from clk	2 ns	—
Toff <sup>2</sup>	Active-to-float delay from clk	—	28 ns
Tsu	Input signal valid setup time before clk	7 ns	—
Th	Input signal hold time from clk	0 ns	—

<sup>1</sup>Load for this measurement is as specified in *PCI Local Bus Specification, Revision 2.0 and Revision 2.1*.

<sup>2</sup>Parameter design guarantee.

### 3.4 AUI and Twisted-Pair dc Specifications

Table 18 lists the dc specifications for the AUI and twisted-pair parts of the SIA.

**Table 18 AUI and Twisted-Pair dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
<b>AUI Pins</b>					
$V_{od}$	Transmit differential output voltage ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	±550	±1200	mV
$V_{odi}^1$	Transmit differential output idle voltage ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	-40	+40	mV
$I_{odi}^1$	Transmit differential output idle current ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	-1	+1	mA
$V_{asq+}^1$	Differential positive squelch threshold ( <b>au<sub>i</sub>_rd±</b> )	—	175	275	mV
$V_{asq-}^1$	Differential negative squelch threshold ( <b>au<sub>i</sub>_rd±</b> and <b>au<sub>i</sub>_cd±</b> )	—	-275	-175	mV
$V_{odu}^1$	Transmit differential output undershoot voltage on return to zero ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	—	-100	mV
<b>Twisted-Pair Interface Pins</b>					
$V_{toh}$	Output high voltage ( <b>tp<sub>i</sub>_td±</b> and <b>tp<sub>i</sub>_td±±</b> )	$I_{oh} = -25$ mA	+ 2.5	$V_{dd}$	V
$V_{tol}$	Output low voltage ( <b>tp<sub>i</sub>_td±</b> and <b>tp<sub>i</sub>_td±±</b> )	$I_{ol} = 25$ mA	$V_{ss}$	+ 0.5	V
$V_{tsq+}^1$	Differential positive squelch threshold ( <b>tp<sub>i</sub>_rd±</b> )	—	300	520	mV
$V_{tsq-}^1$	Differential negative squelch threshold ( <b>tp<sub>i</sub>_rd±</b> )	—	-520	-300	mV
$V_{tdif}^1$	Differential input voltage range ( <b>tp<sub>i</sub>_rd±</b> )	—	-3.1	3.1	V
<sup>1</sup> Parameter design guarantee.					


### 3.5 Serial Interface Attachment Specifications

This section describes the dc specifications and timing limits of the SIA unit.

#### 3.5.1 Serial Clock Timing

Figure 6 shows the serial clock (TTL or CMOS) timing characteristics, and Table 19 lists the serial clock timing specifications.

**Figure 6 Serial Clock (XTAL) Timing Diagram**



LJ-04101.AI

**Table 19 Serial Clock (XTAL) Timing Specifications**


Symbol	Parameter	Minimum	Maximum
$T_{cr}^1$	Rise time	—	4 ns
$T_{cf}^1$	Fall time	—	4 ns
$T_{cycle}$	Cycle time	49.995 ns	50.005 ns
$T_{ch}$	Clock high time	$0.4 * T_{cycle}$	$0.6 * T_{cycle}$
$T_{cl}$	Clock low time	$0.4 * T_{cycle}$	$0.6 * T_{cycle}$

<sup>1</sup>Parameter design guarantee.

### 3.5.2 Internal SIA Mode AUI Timing—Transmit

Figure 7 shows the internal SIA transmit timing characteristics for the AUI, and Table 20 lists the internal SIA transmit timing limits for the AUI.

**Figure 7 Internal SIA Mode AUI Timing Diagram—Transmit**



**Table 20 Internal SIA Mode AUI Timing Specifications—Transmit**


Symbol	Definition	Minimum	Maximum	Units
Tatp	<b>aui_td+</b> , <b>aui_td-</b> propagation delay from <b>xtal1</b> fall	—	30	ns
Tatr <sup>1</sup>	<b>aui_td+</b> , <b>aui_td-</b> rise time	2	8	ns
Tatf <sup>1</sup>	<b>aui_td+</b> , <b>aui_td-</b> fall time	2	8	ns
Tatm <sup>1</sup>	<b>aui_td+</b> , <b>aui_td-</b> rise and fall time mismatch (not shown)	—	1	ns
Tate	<b>aui_td±</b> end transmit delimiter length	345	405	ns

<sup>1</sup>Parameter design guarantee.

### 3.5.3 Internal SIA Mode AUI Timing—Receive

Figure 8 shows the internal SIA receive timing characteristics for the AUI, and Table 21 lists the internal SIA receive timing limits for the AUI.


Figure 8 Internal SIA Mode AUI Timing Diagram—Receive



### 3.5.4 Internal SIA Mode AUI Timing—Collision

Figure 9 shows the internal SIA collision timing characteristics for the AUI, and Table 21 lists the internal SIA collision timing limits for the AUI.

Figure 9 Internal SIA Mode AUI Timing Diagram—Collision



**Table 21 Internal SIA Mode AUI Timing Specifications—Receive and Collision**


Symbol	Definition	Minimum	Maximum	Units
Tudo	<b>au<sub>i</sub>_rd<sub>±</sub></b> start of frame pulse width	15	20	ns
Tudm	<b>au<sub>i</sub>_rd<sub>±</sub></b> delay between opposite squelch crossings not recognized as end of packet	—	140	ns
Tudf	<b>au<sub>i</sub>_rd<sub>±</sub></b> delay from last squelch crossing recognized as end of packet	150	—	ns
Tuco	<b>au<sub>i</sub>_cd<sub>±</sub></b> start of collision pulse width	20	25	ns
Tucm	<b>au<sub>i</sub>_cd<sub>±</sub></b> delay between squelch crossings not recognized as end of collision	—	140	ns
Tucf	<b>au<sub>i</sub>_cd<sub>±</sub></b> delay from last squelch crossing recognized as end of collision	150	—	ns



### 3.5.5 Internal SIA Mode 10BASE-T Interface Timing—Transmit

Figure 10 shows the internal SIA transmit timing characteristics for the 10BASE-T interface, and Table 22 lists the internal SIA transmit limits.

**Figure 10 Internal SIA Mode 10BASE-T Interface Timing Diagram—Transmit**



**Table 22 Internal SIA Mode 10BASE-T Interface Timing Specifications—Transmit**


Symbol	Definition	Minimum	Maximum	Units
Tpdp	<b>tp_td+</b> , <b>tp_td-</b> propagation delay from <b>xtall</b> fall	—	30	ns
Tpdr <sup>1</sup>	<b>tp_td+</b> , <b>tp_td++</b> , <b>tp_td-</b> , <b>tp_td-</b> – rise time	2	8	ns
Tpdf <sup>1</sup>	<b>tp_td+</b> , <b>tp_td++</b> , <b>tp_td-</b> , <b>tp_td-</b> – fall time	2	8	ns
Tpdm <sup>1</sup>	<b>tp_td+</b> , <b>tp_td++</b> , <b>tp_td-</b> , <b>tp_td-</b> – rise and fall time mismatch (not shown)	—	1	ns
Tpdc	<b>tp_td+</b> to <b>tp_td-</b> – and <b>tp_td-</b> to <b>tp_td++</b> delay	46	54	ns
Tped	<b>tp_td±</b> end transmit delimiter length	295	355	ns
Tpen	<b>tp_td++/-</b> – end transmit delimiter length	245	305	ns

<sup>1</sup>Parameter design guarantee.

### 3.5.6 Internal SIA Mode 10BASE-T Interface Timing—Receive

Figure 11 shows the internal SIA receive timing characteristics for the 10BASE-T interface, and Table 23 lists the internal SIA receive limits for the 10BASE-T interface.

Figure 11 Internal SIA Mode 10BASE-T Interface Timing Diagram—Receive



MLO-010340


Table 23 Internal SIA Mode 10BASE-T Interface Timing Specifications—Receive

Symbol	Definition	Minimum	Maximum	Units
Tsn	<b>tp<sub>rd±</sub></b> start of frame pulse width during smart squelch operation	15	20	ns
Tsf	<b>tp<sub>rd±</sub></b> maximum delay between opposite squelch crossings not to turn smart squelch off	140	150	ns
Tdm	<b>tp<sub>rd±</sub></b> delay between opposite squelch crossings not recognized as end of packet	—	140	ns
Tdf	<b>tp<sub>rd±</sub></b> delay from last squelch crossing recognized as end of packet	150	—	ns

### 3.5.7 Internal SIA Mode 10BASE-T Interface Timing—Idle Link Pulse

Figure 12 shows the internal SIA idle link pulse timing characteristics for the 10BASE-T interface, and Table 24 lists the internal SIA idle link pulse limits for the 10BASE-T interface.

**Figure 12 Internal SIA Mode 10BASE-T Interface Timing Diagram—Idle Link Pulse**



**Table 24 Internal SIA Mode 10BASE-T Interface Timing Specifications—Idle Link Pulse**

Symbol	Definition	Minimum	Maximum	Units
$T_{pld}$	<b>tp<sub>td+</sub></b> idle link pulse width	80	120	ns
$T_{plc}$	<b>tp<sub>td++</sub></b> and <b>tp<sub>td-</sub></b> – idle link pulse width	40	60	ns
$T_{plp}$	Idle link pulse period	8	24	ms

### 3.6 MII Interface Specifications

Table 25 lists the specifications for the MII interface.

**Table 25 MII Interface**

Symbol	Definition	Conditions	Minimum	Maximum	Units
$V_{oh}$	Output high voltage	$I_{oh} = -4mA$	2.4	—	V
$V_{ol}$	Output low voltage	$I_{ol} = 4mA$	—	0.4	V
$V_{ih}$	Input high voltage	—	2.0	—	V
$V_{il}$	Input low voltage	—	—	0.8	V
$I_{in}$	Input current	$V_{in} = V_{cc}$ or $vss$	-10.0	10.0	$\mu A$
$I_{oz}$	Maximum tristate output leakage current	$V_{in} = vdd$ or $vss$	-10.0	10.0	$\mu A$


### 3.7 MII Port Timing

This section describes the MII port timing limits.

#### 3.7.1 MII 10/100Mb/s and 10Mb/s Timing—Transmit

Figure 13 shows the MII port transmit timing characteristics, and Table 26 lists the MII port transmit timing limits.

**Figure 13 MII Port Timing Diagram—Transmit**



LJ03903A.A15

**Table 26 MII Port Timing—Transmit**

Symbol	Definition	Minimum	Typical	Maximum	Units
Tcc <sup>1</sup>	<b>mii_tclk</b> cycle time	—	40t <sup>2</sup>	—	ns
Tch	<b>mii_tclk</b> high time	10t <sup>2</sup>	—	26t <sup>2</sup>	ns
Tcl	<b>mii_tclk</b> low time	10t <sup>2</sup>	—	26t <sup>2</sup>	ns
Tcr	<b>mii_tclk</b> rise time	—	8	—	ns
Tcf	<b>mii_tclk</b> fall time	—	8	—	ns
Trv <sup>3</sup>	<b>mii_tclk</b> rise to <b>mii_txen</b> valid time or <b>mii_tclk</b> rise to <b>mii_txd</b> valid time	—	—	20	ns
Trh	<b>mii_txen</b> hold after <b>mii_tclk</b> rise time	5	—	—	ns

<sup>1</sup>±50 parts per million.


<sup>2</sup>t=1 for 100Mb/s operation. t=10 for 10Mb/s operation.

<sup>3</sup>Outputs transmit data (**mii\_txd**) and transmit enable (**mii\_txen**) are driven internally from the rising edge of **mii\_tclk**.

### 3.7.2 MII 10/100Mb/s Timing—Receive

Figure 14 shows the MII port receive timing characteristics, and Table 27 lists the MII port receive timing limits.

Figure 14 MII Port Timing Diagram—Receive



**Table 27 MII Port Timing—Receive**

Symbol	Definition	Minimum	Typical	Maximum	Units
Tcc <sup>1</sup>	<b>mii_rclk</b> cycle time	—	40t <sup>2</sup>	—	ns
Tch	<b>mii_rclk</b> high time	10t <sup>2</sup>	—	26t <sup>2</sup>	ns
Tcl	<b>mii_rclk</b> low time	10 <sup>2</sup>	—	26t <sup>2</sup>	ns
Tcr	<b>mii_rclk</b> rise time	—	8	—	ns
Tcf	<b>mii_rclk</b> fall time	—	8	—	ns
Tts <sup>3</sup>	<b>mii_rxd</b> setup (both rise and fall transactions) to <b>mii_rclk</b> rise time or <b>mii_dv</b> setup (both rise and fall transactions) to <b>mii_rclk</b> rise time	10	—	—	ns
Tth	<b>mii_rxd</b> hold (both rise and fall transactions) after <b>mii_rclk</b> rise time or <b>mii_dv</b> hold (both rise and fall transactions) after <b>mii_rclk</b> rise time	10	—	—	ns

<sup>1</sup>±50 parts per million.

<sup>2</sup>t=1 for 100Mb/s operation. t=10 for 10Mb/s operation.


<sup>3</sup>Inputs receive data (**mii\_rxd**) and data valid (**mii\_dv**) are latched internally on the rising edge of **mii\_rclk**.



### 3.7.3 MII 10/100Mb/s Timing—Receive Error

Figure 15 shows the MII port receive error timing characteristics, and Table 28 lists the MII port receive error timing limits.

**Figure 15 MII Port Timing Diagram—Receive Error**



**Table 28 MII Port Timing—Receive Error**


Symbol	Definition	Minimum	Maximum	Units
$T_{ts}^1$	<b>mii_rx_err</b> setup (both rise and fall transactions) to <b>mii_rclk</b> rise time	10	—	ns
$T_{th}^1$	<b>mii_rx_err</b> hold (both rise and fall transactions) after <b>mii_rclk</b> rise time	10	—	ns

<sup>1</sup>Input receive error (**mii\_rx\_err**) is latched internally on the rising edge of **mii\_rclk**.

### 3.7.4 MII 10/100Mb/s Timing—Carrier Sense and Collision

Figure 16 shows the MII port carrier sense and collision timing characteristics, and Table 29 lists the MII port carrier sense and collision timing limits.

**Figure 16 MII Port Timing Diagram—Carrier Sense and Collision**



LJ-03929.AI

**Table 29 MII Port Timing—Carrier Sense and Collision**

Symbol	Definition	Minimum	Maximum	Units
<code>Tclh</code>	<code>mii_crs</code> , <code>mii_clsn</code> high time	20	—	ns

### 3.8 Boot ROM and Serial ROM Port Specification

Table 30 lists the dc specifications for the boot ROM and serial ROM ports. These specifications apply in any mode in which the ports are used.

**Table 30 Boot ROM and Serial ROM Port dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
$V_{oh}$	Output high voltage	$I_{oh} = -4 \text{ mA}$	2.4	—	V
$V_{ol}$	Output low voltage	$I_{ol} = 4 \text{ mA}$	—	0.4	V
$V_{ih}$	Input high voltage	—	2.0	—	V
$V_{il}$	Input low voltage	—	—	0.8	V
$I_{oz}^1$	Maximum tristate output leakage current	$V_{out} = \mathbf{vdd}$ or $\mathbf{vss}$	-10	10	$\mu\text{A}$

<sup>1</sup>For **sr\_do** and **br\_ce\_1** the maximum value is 1000.0  $\mu\text{A}$ .


### 3.9 Boot ROM Port Timing

This section describes the boot ROM port timing.

#### 3.9.1 Boot ROM Read Timing

Figure 17 shows the boot ROM read timing characteristics, and Table 31 lists the boot ROM read timing limits.

**Figure 17 Boot ROM Read Timing Diagram**



LJ-04104.AI

**Table 31 Boot ROM Read Timing Specifications**


Symbol	Parameter	Minimum	Maximum	Units
Tavav	Read cycle time	120	—	ns
Tavqv	Address to output delay	—	120	ns
Telqv	<b>br_ce_l</b> to output delay	—	120	ns
Telqx <sup>1</sup>	<b>br_ce_l</b> to output low impedance	0	—	ns
Tehqz <sup>1</sup>	<b>br_ce_l</b> going high to output high impedance	—	55	ns
Toh	Output hold from <b>br_ce_l</b> change	0	—	ns
Tads	Address setup to latch enable high	30	—	ns
Tadh	Address hold from latch enable high	30	—	ns

<sup>1</sup>Parameter design guarantee.

### 3.9.2 Boot ROM Write Timing

Figure 18 shows the boot ROM write timing characteristics, and Table 32 lists the boot ROM write timing limits.

Figure 18 Boot ROM Write Timing Diagram



LJ-04103.AI

Table 32 Boot ROM Write Timing Specifications


Symbol <sup>1</sup>	Parameter	Minimum	Units
Tavav	Write cycle time	120	ns
Teleh	$br\_ce\_l$ pulse width	70	ns
Taveh	Address setup to $br\_ce\_l$ going high	50	ns
Tdveh	Data setup to $br\_ce\_l$ going high	50	ns
Tehdx	Data hold from $br\_ce\_l$ going high	10	ns
Tehax	Address hold from $br\_ce\_l$ high	15	ns
Tads	Address setup to latch enable high	30	ns
Tadh	Address hold from latch enable high	30	ns

<sup>1</sup>There are no maximum specifications.

### 3.10 Serial ROM Port Timing

Figure 19 shows the serial ROM port timing, and Table 33 lists the characteristics. This timing is identical to the timing for the MII management signals (**mii\_mdio** and **mii\_mdc**).

**Figure 19 Serial ROM Port Timing Diagram**



**Table 33 Serial ROM Port Timing Characteristics**


Symbol <sup>1</sup>	Definition	Maximum	Units
Tsr	Rise time	10	ns
Tsf	Fall time	10	ns

<sup>1</sup>There are no minimum specifications.


### 3.11 External Register Timing

Figure 20 shows the external register read timing characteristics, and Figure 21 shows its write timing characteristics. Table 34 lists the external register timing specifications for both read and write operations.

**Figure 20 External Register Read Timing Diagram**



**Figure 21 External Register Write Timing Diagram**



**Table 34 External Register Timing Specifications**

Symbol	Parameter	Minimum	Maximum	Units
T <sub>leh</sub>	<b>br_ce_1</b> pulse width	120	—	ns
<b>Read Timing</b>				
T <sub>pd</sub>	<b>br_ce_1</b> low to <b>br_ad&lt;7:0&gt;</b> valid high	—	20	ns
T <sub>ehqz</sub> <sup>1</sup>	<b>br_ce_1</b> high to <b>br_ad&lt;7:0&gt;</b> high impedance	—	20	ns
<b>Write Timing</b>				
T <sub>s</sub>	Data setup time prior to <b>br_ce_1</b>	30	—	ns
T <sub>h</sub>	Data hold after <b>br_ce_1</b> high	30	—	ns

<sup>1</sup>Parameter design guarantee.



### 3.12 Joint Test Action Group — Test Access Port

This section provides the joint test action group (JTAG) test access port specifications.

#### 3.12.1 JTAG dc Specifications

Table 35 lists the dc specifications for the JTAG pins.

**Table 35 JTAG dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
$V_{oh}$	Output high voltage	$I_{oh} = -4 \text{ mA}$	2.4	—	V
$V_{ol}$	Output low voltage	$I_{ol} = 4 \text{ mA}$	—	0.4	V
$V_{ih}$	Input high voltage	—	2.0	—	V
$V_{il}$	Input low voltage	—	—	0.8	V
$I_{ip}$	Input leakage current on pins with internal pullups ( <b>tck</b> , <b>tdi</b> , and <b>tms</b> )	$0.0 < V_{in} < \mathbf{vdd}$	—	+20/–1000 <sup>1</sup>	$\mu\text{A}$
$I_{oz}$	Tristate output leakage current ( <b>tdo</b> )	$0.0 < V_{out} < \mathbf{vdd}$	—	$\pm 20$	$\mu\text{A}$

<sup>1</sup>For **tck**, **tdi**, and **tms** pins that have internal pullups, the leakage current can get to 1.0 mA when  $V_{in} = 0 \text{ V}$ .

#### 3.12.2 JTAG Boundary Scan Timing

Figure 22 shows the JTAG boundary scan timing, and Table 36 lists the interface signal timing relationships.

Figure 22 JTAG Boundary Scan Timing Diagram




Table 36 JTAG Interface Signal Timing Relationships

Symbol	Parameter	Minimum	Maximum	Units
Tms_s	<b>tms</b> setup time	20	—	ns
Tms_h	<b>tms</b> hold time	5	—	ns
Tdi_s	<b>tdi</b> setup time	20	—	ns
Tdi_h	<b>tdi</b> hold time	5	—	ns
Tdo_d	<b>tdo</b> delay time	—	20	ns
Tck_r <sup>1</sup>	<b>tck</b> rise time	—	3	ns
Tck_f <sup>1</sup>	<b>tck</b> fall time	—	3	ns
Tck_cycle	<b>tck</b> cycle time	90	—	ns

<sup>1</sup>Parameter design guarantee.

## 4 Mechanical Specifications


The 21142 is contained in a 144-pin PQFP. Table 37 lists the mechanical specifications, and Figure 23 shows the mechanical layout of the 21142.

**Table 37 Mechanical Specifications**

Item	Minimum <sup>1</sup>	Nominal <sup>1</sup>	Maximum <sup>1</sup>
A	—	—	4.07
A1	0.25	—	—
A2	3.17	3.37	3.67
D	—	31.20 BSC	—
D1	—	28.00 BSC	—
D3	22.75 Reference	22.75 Reference	22.75 Reference
L	0.65	0.80	1.00
N	—	144	—
P	0.59	0.65	0.71
W	0.22	0.30	0.38
$\alpha$	0°	—	7°

<sup>1</sup>All dimensions (except  $\alpha$ ) are in millimeters.

**Figure 23 Mechanical Layout of the DECchip 21142**



Note: All dimensions (except  $\alpha$ ) are in millimeters.

LJ-04510.AI5

## Technical Support and Ordering Information

### Technical Support

If you need technical support or help deciding which literature best meets your needs, call the Digital Semiconductor Information Line:

United States and Canada    **1-800-332-2717**  
Outside North America      **+1-508-628-4760**

### Ordering Digital Semiconductor Products

To order the DECchip 21142 PCI Fast Ethernet LAN Controller and evaluation board, contact your local distributor.

You can order the following semiconductor products from Digital:

<b>Product</b>	<b>Order Number</b>
DECchip PCI 21142 Fast Ethernet LAN Controller	21142-AA

### Ordering Associated Literature

The following table lists some of the available Digital Semiconductor literature. For a complete list, contact the Digital Semiconductor Information Line.

<b>Title</b>	<b>Order Number</b>
DECchip 21142 PCI Fast Ethernet LAN Controller Product Brief	EC-QPNTA-TE

### Ordering Third-Party Literature

You can order the following third-party literature directly from the vendor:

Title	Vendor
PCI Local Bus Specification, Revision 2.0 and Revision 2.1	PCI Special Interest Group 1-800-433-5177 (U.S.) 1-503-797-4207 (International) 1-503-234-6762 (FAX)
Institute of Electrical and Electronics Engineers (IEEE) 802.3	IEEE Service Center 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 1-800-678-IEEE (U.S. and Canada) 908-562-3805 (Outside U.S. and Canada)