

# DECchip 21041 PCI Ethernet LAN Controller

---

## Data Sheet

Order Number: EC-QAWWA-TE

**Revision/Update Information:** This is a preliminary document.

---

**April 1995**

While Digital believes the information included in this publication is correct as of the date of publication, it is subject to change without notice.

Digital Equipment Corporation makes no representations that the use of its products in the manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of licenses to make, use, or sell equipment or software in accordance with the description.

© Digital Equipment Corporation 1995. All rights reserved.  
Printed in U.S.A.

DEC, DECchip, Digital, and the DIGITAL logo are trademarks of Digital Equipment Corporation.

Digital Semiconductor is a Digital Equipment Corporation business.

IEEE is a registered trademark of The Institute for Electrical and Electronics Engineers, Inc.  
MicroWire is a registered trademark of BankAmerica Corporation.

All other trademarks and registered trademarks are the property of their respective holders.

---

# Contents

1	DECchip 21041 Overview .....	1
1.1	General Description .....	1
1.2	Microarchitecture .....	2
1.3	Features .....	4
2	Pinout .....	6
2.1	Pinout and Pin Descriptions .....	6
2.2	Quick Pin Reference .....	8
2.3	Pin Reference Tables .....	19
2.4	Signal Grouping by Function .....	20
3	Electrical and Environmental Specifications .....	22
3.1	Voltage Limit Ratings .....	22
3.2	Temperature Limit Ratings .....	23
3.3	Supply Current and Power Dissipation .....	24
3.4	PCI Bus Electrical Specifications .....	24
3.4.1	PCI I/O Voltage Specifications .....	24
3.4.2	PCI Reset .....	27
3.4.3	PCI Clock Specifications .....	28
3.4.4	Other PCI Signals .....	29
3.5	AUI and Twisted-Pair dc Specifications .....	31
3.6	Serial Interface Attachment Specifications .....	32
3.6.1	Serial Clock dc Specifications .....	32
3.6.2	Serial Clock Timing .....	33
3.6.3	Internal SIA Mode AUI Timing—Transmit .....	34
3.6.4	Internal SIA Mode AUI Timing—Receive .....	35
3.6.5	Internal SIA Mode AUI Timing—Collision .....	35
3.6.6	Internal SIA Mode 10BASE-T Interface Timing—Transmit .....	37
3.6.7	Internal SIA Mode 10BASE-T Interface Timing—Receive .....	39
3.6.8	Internal SIA Mode 10BASE-T Interface Timing—Idle Link Pulse .....	40

3.7	Joint Test Action Group — Test Access Port .....	41
3.7.1	JTAG dc Specifications .....	41
3.7.2	JTAG Boundary-Scan Timing .....	41
3.8	Boot ROM, Serial Rom, and LED Port Specification .....	43
3.9	LED Timing .....	44
3.10	Boot ROM Port Timing .....	45
3.10.1	Boot ROM Read Timing .....	45
3.10.2	Boot ROM Write Timing .....	47
3.11	Ethernet ID Port Serial ROM Timing .....	49
3.12	External Register Timing .....	50
4	Mechanical Specifications .....	52

## Figures

1	DECchip 21041 Microarchitecture .....	3
2	DECchip 21041 Pinout Diagram (Top View) .....	7
3	PCI Reset Timing Diagram .....	27
4	PCI Clock Timing Diagram .....	28
5	Timing Diagram for Other PCI Signals .....	29
6	Serial Clock (XTAL) Timing Diagram .....	33
7	Internal SIA Mode AUI Timing Diagram—Transmit .....	34
8	Internal SIA Mode AUI Timing Diagram—Receive .....	35
9	Internal SIA Mode AUI Timing Diagram—Collision .....	35
10	Internal SIA Mode 10BASE-T Interface Timing Diagram—Transmit .....	37
11	Internal SIA Mode 10BASE-T Interface Timing Diagram—Receive .....	39
12	Internal SIA Mode 10BASE-T Interface Timing Diagram—Idle Link Pulse .....	40
13	JTAG Boundary-Scan Timing Diagram .....	42
14	LED Signal Stretching Function Timing Diagram .....	44
15	Boot ROM Read Timing Diagram .....	45
16	Boot ROM Write Timing Diagram .....	47
17	Ethernet ID Port Timing Diagram .....	49
18	External Register Read Timing Diagram .....	50
19	External Register Write Timing Diagram .....	50
20	Mechanical Layout of the DECchip 21041 .....	53

## Tables

1	Index to Pinout Tables . . . . .	6
2	DECchip 21041 Pin Cross Reference by Logic Signal . . . . .	8
3	DECchip 21041 Pin Cross Reference by Power Signal . . . . .	10
4	Quick Pin Reference . . . . .	11
5	Input Pin Reference . . . . .	19
6	Output Pin Reference . . . . .	20
7	Input/Output Pin Reference . . . . .	20
8	Signal Functions . . . . .	21
9	Voltage Limit Ratings . . . . .	22
10	Temperature Limit Ratings . . . . .	23
11	Supply Current and Power Dissipation . . . . .	24
12	I/O Voltage Specifications for 5.0-Volt Levels . . . . .	25
13	I/O Voltage Specifications for 3.3-Volt Levels . . . . .	26
14	PCI Reset Timing Specifications . . . . .	27
15	PCI Clock Timing Specifications . . . . .	28
16	Other PCI Signal Timing Specifications . . . . .	30
17	AUI and Twisted-Pair dc Specifications . . . . .	31
18	Serial Clock (XTAL) dc Specifications . . . . .	32
19	Serial Clock (XTAL) Timing Specifications . . . . .	33
20	Internal SIA Mode AUI Timing Specifications—Transmit . . . . .	34
21	Internal SIA Mode AUI Timing Specifications—Receive and Collision . . . . .	36
22	Internal SIA Mode 10BASE-T Interface Timing Specifications—Transmit . . . . .	38
23	Internal SIA Mode 10BASE-T Interface Timing Specifications—Receive . . . . .	39
24	Internal SIA Mode 10BASE-T Interface Timing Specifications—Idle Link Pulse . . . . .	40
25	JTAG dc Specifications . . . . .	41
26	JTAG Interface Signal Timing Specifications . . . . .	42
27	Boot ROM, Serial ROM, and LED Port dc Specifications . . . . .	43
28	LED Signal Stretching Function Timing Specifications . . . . .	44
29	Boot ROM Read Timing Specifications . . . . .	46
30	Boot ROM Write Timing Specifications . . . . .	48
31	Ethernet ID Port Timing Specifications . . . . .	49
32	External Register Timing Specifications . . . . .	51

33	Mechanical Features .....	52
----	---------------------------	----

# 1 DECchip 21041 Overview

The DECchip 21041 PCI Ethernet LAN Controller (21041) provides a direct interface connection to the peripheral component interconnect (PCI) bus and adapts easily to most other standard buses. The 21041 provides a direct Ethernet connection to the twisted-pair (TP) interface and attachment unit interface (AUI).

The 21041 operates in two modes: mode 0 and mode 1. In mode 0 operation, the 21041 is software compatible with the DECchip 21040 and functions as a DECchip 21040. In mode 1 operation, the 21041 incorporates enhanced features that are described in this document. For a description of mode 0 operation, refer to the *DECchip 21040 Ethernet LAN Controller for PCI Data Sheet* and the *DECchip 21040 Ethernet LAN Controller for PCI Hardware Reference Manual*.

## 1.1 General Description

The 21041 interfaces with the PCI using onchip control and status registers (CSRs), and a shared system memory area that is set up mainly during initialization. This minimizes the CPU involvement in the 21041 operation during normal reception and transmission. The 21041 is compliant with the *PCI Local Bus Specification, Revision 2.0*. Bus traffic is also minimized by filtering out received runt frames and by automatically retransmitting collided frames without needing to repeat a fetch from system memory.

The 21041 provides a direct interface to a 64K-, 128K-, or 256K-byte boot ROM. It supports both PCI 3.3-volt and 5.0-volt signaling environments and a power-down mode for energy conservation.

On the network side, the 21041 provides an AUI and a TP interface, enabling a low chip count connection to the two most popular Ethernet interfaces. The 21041 can sustain transmission or reception of minimal-sized, back-to-back packets at full line speed with an interpacket gap (IPG) of 9.6 microseconds. It is also capable of functioning in a full-duplex environment, and it supports IEEE 802.3 autonegotiation algorithm of full-duplex and half-duplex network environments.

## 1.2 Microarchitecture

The following list describes the 21041 microarchitecture components, and Figure 1 shows the microarchitecture.

- PCI interface—Includes all interface functions to the PCI bus; handles all interconnect control signals; executes PCI direct memory access (DMA) and I/O transactions.
- DMA—Contains dual receive and transmit controller; supports programmable burst sizes of up to 32 longwords; handles data transfers between system memory and onchip memory.
- FIFOs—Contains dual 256-byte FIFOs for receive and transmit; supports automatic receive packet deletion (for example, runt packets or after a collision) and packet retransmission after a collision on transmit.
- TxM—Handles all CSMA/CD<sup>1</sup> MAC<sup>2</sup>-level transmit operations and transfers data from transmit FIFO to the serial interface attachment (SIA) for transmission.
- RxM—Handles all CSMA/CD receive operations and transfers the data from the SIA to the receive FIFO.
- SIA—Performs physical layer operations; implements the AUI and 10BASE-T functions, including the Manchester encoder and decoder functions.
- Boot ROM—Includes the required interface to the boot ROM for read and write operations. Accesses to bytes or to longwords (32-bit) are supported.
- SRAM—Provides all interface logic to allow accesses to the external serial ROM.
- LEDs—Contains the logic to detect seven network events and to drive them outside the device for LED display. Also supports two general-purpose LEDs.


---

<sup>1</sup> Carrier-sense multiple access with collision detection

<sup>2</sup> Media access control



Figure 1 DECchip 21041 Microarchitecture



LJ-03988.AI

## 1.3 Features

The 21041 has the following features:

---

### Note

---

Asterisks (\*) indicate 21041 features that are not available on the 21040.

---

- Offers a single-chip Ethernet controller for PCI local bus
  - Provides a direct interface connection to PCI bus
  - Implements pinout order as recommended by the *PCI Local Bus Specification* to allow board layout within trace-length restriction\*
  - Contains onchip integrated attachment unit interface (AUI) port and a 10BASE-T transceiver
- Implements the same architecture as DECchip 21040 to allow using unified drivers\*
- Supports full-duplex operation and IEEE 802.3 autonegotiation algorithm of full-duplex and half-duplex environments\*
- Provides upgradable boot ROM interface (FLASH or EEPROM) of 64K-, 128K-, or 256K-bytes\*
- Contains serial ROM interface (suitable also for MicroWire EEPROM) for Ethernet ID address and optionally, other system parameters\*
- Provides clock speed up to 33 megahertz, with no wait states on PCI master operation
- Enables powerful onchip DMA with programmable burst sizes of up to 32 longwords providing for low CPU utilization
- Implements unique, patent-pending intelligent arbitration between DMA channels preventing underflow or overflow and is optimized for full-duplex operation
- Incorporates a 16-bit, general-purpose timer\*
- Contains two large (256-byte) independent receive and transmit FIFOs
- Supports either big or little endian byte ordering for buffers and descriptors
- Implements JTAG-compatible test access port with boundary-scan pins
- Provides full support of IEEE 802.3, ANSI 8802-3, and Ethernet standards

- Offers a unique, patented solution to Ethernet capture-effect problem
- Contains a variety of flexible address filtering modes
  - 16 perfect addresses
  - 512 hash-filtered, multicast addresses and one perfect address
  - 512 hash-filtered, physical addresses and multicast addresses
  - Inverse perfect filtering
- Supports seven LEDs: Receive, Receive Address Match, Transmit, Transmit Jabber, Collision, LinkPass, and Polarity.\* It also supports two general-purpose LEDs.\*
- Enables automatic detection and correction of 10BASE-T receive polarity
- Enables full autosensing between 10BASE-T, 10BASE2, and 10BASE5 ports\*
- Provides external and internal loopback capability
- Provides a software-controllable, power-saving mode\*
- Contains 3.3-volt complementary metal-oxide semiconductor (CMOS) device which interfaces to 5.0-volt or 3.3-volt logic
- Supports both PCI 5.0-volt and 3.3-volt signaling environments\*

## 2 Pinout

The tables in this section provide a description of the pins and their respective signal definitions. Table 1 lists the tables in this section.


**Table 1 Index to Pinout Tables**

<b>For this information . . .</b>	<b>Refer to . . .</b>
Pin cross reference by logic signal	Table 2
Pin cross reference by power signal	Table 3
Quick pin reference	Table 4
Input pin reference	Table 5
Output pin reference	Table 6
Input/output pin reference	Table 7
Signal functions	Table 8

### 2.1 Pinout and Pin Descriptions

The 21041 is housed in the 120-pin plastic quad flat pack (PQFP). The 21041 uses all pins. Figure 2 shows the 21041 pinout.

Figure 2 DECchip 21041 Pinout Diagram (Top View)



LJ-03989.AI

## 2.2 Quick Pin Reference

Table 2 provides a pin cross reference listed by logic signal name. Table 3 provides a pin cross reference listed by power signal name. Table 4 is a quick pin reference that defines the logic signals.

**Table 2 DECchip 21041 Pin Cross Reference by Logic Signal**

Signal	Location	Signal	Location
ad<0>	78	ad<24>	23
ad<1>	77	ad<25>	22
ad<2>	75	ad<26>	20
ad<3>	74	ad<27>	19
ad<4>	72	ad<28>	17
ad<5>	71	ad<29>	16
ad<6>	68	ad<30>	14
ad<7>	67	ad<31>	13
ad<8>	64	au_i_bnc	92
ad<9>	63	au_i_cd-	107
ad<10>	59	au_i_cd+	106
ad<11>	58	au_i_rd-	110
ad<12>	57	au_i_rd+	109
ad<13>	55	au_i_td-	101
ad<14>	54	au_i_td+	100
ad<15>	53	br_a<0>/sr_dout	79
ad<16>	38	br_a<1>/sr_sk	80
ad<17>	37	br_ad<0>	119
ad<18>	36	br_ad<1>	118
ad<19>	34	br_ad<2>	117
ad<20>	33	br_ad<3>	116
ad<21>	32	br_ad<4>	115
ad<22>	28	br_ad<5>	114
ad<23>	27	br_ad<6>	113

(continued on next page)

**Table 2 (Cont.) DECchip 21041 Pin Cross Reference by Logic Signal**

<b>Signal</b>	<b>Location</b>	<b>Signal</b>	<b>Location</b>
<b>br_ad&lt;7&gt;/sr_din</b>	93	<b>serr_l</b>	49
<b>c_be_l&lt;0&gt;</b>	66	<b>sr_cs</b>	81
<b>c_be_l&lt;1&gt;</b>	51	<b>stop_l</b>	46
<b>c_be_l&lt;2&gt;</b>	40	<b>tck</b>	120
<b>c_be_l&lt;3&gt;</b>	25	<b>tdi</b>	2
<b>clk</b>	9	<b>tdo</b>	4
<b>devsel_l</b>	45	<b>tms</b>	1
<b>frame_l</b>	41	<b>tp_rd-</b>	105
<b>gnt_l</b>	11	<b>tp_rd+</b>	104
<b>idsel</b>	26	<b>tp_td-</b>	96
<b>int_l</b>	5	<b>tp_td- -</b>	94
<b>irdy_l</b>	42	<b>tp_td+</b>	95
<b>iref</b>	86	<b>tp_td+ +</b>	97
<b>mode_select</b> <b>/br_ce_l</b>	91	<b>trdy_l</b>	43
<b>par</b>	50	<b>vcap_h</b>	88
<b>perr_l</b>	47	<b>xtal1</b>	84
<b>req_l</b>	12	<b>xtal2</b>	83
<b>rst_l</b>	6		

**Table 3 DECchip 21041 Pin Cross Reference by Power Signal**

Signal	Location	Signal	Location
<b>vdd</b> (3.3 V)	7, 18, 30, 35	<b>vss</b> (GND)	3, 8, 15, 21
	44, 56, 61, 62		24, 29, 31, 39
	70, 73, 82, 85		48, 52, 60, 65
	99, 103, 108, 111		69, 76, 90, 98
			102, 112
<b>vdd_clamp</b>	10		
<b>vddac</b> (3.3 V)	87, 89		

Table 4 lists a functional description of each of the 21041 signals. These signals are listed alphabetically. The functional grouping of each pin is listed in Section 2.4.

The following terms describe the 21041 pinout.

- **Address phase**  
The address and appropriate bus command are driven during this cycle.
- **Data phase**  
Data and the appropriate byte enable code are driven during this cycle.
- **\_l**  
All pin names with the **\_l** suffix are only asserted low.

---

**Note**

---

The following list describes the abbreviations used in the tables in this section.

I = Input  
O = Output  
I/O = Input/output  
O/D = Open drain

---



**Table 4 Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>ad&lt;31:00&gt;</b>	I/O	See Figure 2.	32-bit multiplexed PCI address and data lines. Address and data bits are multiplexed on the same pins. During the first clock cycle of a transaction, <b>ad&lt;31:00&gt;</b> contain a physical byte address (32 bits). During subsequent clock cycles, <b>ad&lt;31:00&gt;</b> contain data. A 21041 bus transaction consists of an address phase followed by one or more data phases. The 21041 supports both read and write bursts. Little and big endian byte ordering can be used.
<b>au_i_bnc</b>	I/O	92	Attachment unit interface and BNC select line. When asserted high, the 10BASE5 (AUI) mode is selected. When asserted low, the 10BASE2 (BNC) mode is selected. This output pin is used mainly to enable the external BNC transceiver in 10BASE2 mode. This pin is an input pin in mode 0.
<b>au_i_cd-</b>	I	107	Attachment unit interface receive collision differential negative data.
<b>au_i_cd+</b>	I	106	Attachment unit interface receive collision differential positive data.
<b>au_i_rd-</b>	I	110	Attachment unit interface receive differential negative data.
<b>au_i_rd+</b>	I	109	Attachment unit interface receive differential positive data.
<b>au_i_td-</b>	O	101	Attachment unit interface transmit differential negative data.
<b>au_i_td+</b>	O	100	Attachment unit interface transmit differential positive data.

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>br_a&lt;0&gt;/ sr_dout</b>	I/O	79	<p>Boot ROM address line bit 0. In a 256K-byte configuration, this pin also carries in two consecutive address cycles, boot ROM address bits 16 and 17.</p> <p>When the 21041 operates with the serial ROM, serial ROM data out (<b>sr_dout</b>) shifts the Ethernet identification address from the serial ROM device into the 21041.</p> <p>During operation with the external register, this pin is used for read and write control.</p>
<b>br_a&lt;1&gt;/ sr_sk</b>	O	80	<p>Boot ROM address line bit 1. This pin also latches the boot ROM address and control lines by the two external latches.</p> <p>When the 21041 operates with the serial ROM, <b>sr_sk</b> provides the serial ROM clock.</p>
<b>br_ad&lt;6:0&gt;</b>	I/O	See Figure 2.	<p>Boot ROM address and data multiplexed lines bits 6 through 0. In two consecutive address cycles, these lines contain the boot ROM address bits 6 through 2, <b>oe_1</b>, and <b>we_1</b> in the first cycle; and these lines contain boot ROM address bits 14 through 8 in the second cycle. During the data cycles, bits 6 through 0 contain data.</p> <p>The boot ROM address bits 6 through 0 can be connected directly to seven network event LEDs: Transmit, Collision, Receive Address Matching, Receive, TP Polarity, Transmit Jabber, and LinkPass respectively.</p> <p>During operation with the external register, these lines are used to carry data bits 6 through 0 to and from the external register.</p>

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>br_ad&lt;7&gt;/ sr_din</b>	I/O	93	<p>Boot ROM address and data multiplexed line bit 7. In two consecutive address cycles, this pin carries boot ROM address bits 7 and 15. During the data phase, it contains data.</p> <p>When the 21041 operates with the serial ROM, serial ROM data in (<b>sr_din</b>) serially shifts the Ethernet identification address from the 21041 into the serial ROM device.</p> <p>During operation with the external register, this pin is used to carry data bit 7 to and from the external register.</p> <p>When mode 0 (DECchip 21040) is selected, this pin must be tied to <b>vss</b>.</p>
<b>c_be_1&lt;3:0&gt;</b>	I/O	See Figure 2.	<p>Bits 0 through 3 of the bus command and byte enable lines. Bus command and byte enable are multiplexed on the same PCI pins.</p> <p>During the address phase of the transaction, <b>c_be_1&lt;3:0&gt;</b> provide the bus command.</p> <p>During the data phase, <b>c_be_1&lt;3:0&gt;</b> provide the byte enable. The byte enable determines which byte lines carry valid data. For example, <b>c_be_1&lt;0&gt;</b> applies to byte 0, and <b>c_be_1&lt;3&gt;</b> applies to byte 3.</p> <p>In all master and I/O operations, <b>c_be_1&lt;3:0&gt;</b> contain a value equal to a longword hexadecimal value of 0. In configuration operations, <b>c_be_1&lt;3:0&gt;</b> can contain any value; 21041 supports byte, word, and longword operations.</p>
<b>clk</b>	I	9	<p>The clock provides the timing for the 21041-related bus transactions. All the other bus signals are sampled on the rising edge of <b>clk</b>. The clock range is between 16 megahertz and 33 megahertz.</p>

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>devsel_1</b>	I/O	45	The 21041 asserts device select when it is the target of the current bus access. When the 21041 is the initiator of the current bus access, it expects the target to assert <b>devsel_1</b> within 5 bus cycles, confirming the access. To accomplish this, the 21041 asserts this signal in a medium speed (within two bus cycles). If the target does not assert <b>devsel_1</b> within the required bus cycles, then the 21041 aborts the cycle.
<b>frame_1</b>	I/O	41	Frame is driven by the 21041 (bus initiator) to indicate the beginning and duration of an access. When <b>frame_1</b> asserts, it indicates the beginning of a bus transaction. While <b>frame_1</b> is asserted, data transfers continue. When <b>frame_1</b> is deasserted, it indicates that the next data phase is the final data phase transaction.
<b>gnt_1</b>	I	11	Bus grant asserts to indicate to the 21041 that access to the bus is granted.
<b>idsel</b>	I	26	Initialization device select asserts to act as a chip select during configuration read or write transactions.
<b>int_1</b>	O/D	5	<p>Interrupt request asserts when one of the appropriate bits of CSR5 sets and causes an interrupt, provided that the corresponding mask bit in CSR7 is not asserted. <b>int_1</b> deasserts by writing a 1 into the appropriate CSR5 bit.</p> <p>If more than one interrupt bit is asserted in CSR5, then the host clears only the interrupt bit that was acknowledged, <b>int_1</b> deasserts for one cycle and then asserts again. This process continues until all interrupts are acknowledged.</p> <p>When deasserted, this pin should be pulled up by an external resistor.</p>

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>irdy_1</b>	I/O	42	<p>Initiator ready indicates the bus initiator's ability to complete the current data phase of the transaction.</p> <p>A data phase is completed on any clock when both <b>irdy_1</b> and target ready (<b>trdy_1</b>) are asserted. Wait cycles are inserted until both <b>irdy_1</b> and <b>trdy_1</b> are asserted together.</p> <p>When the 21041 is the bus initiator, <b>irdy_1</b> is asserted during write operations to indicate that valid data is present on <b>ad&lt;31:00&gt;</b>. During read operations, the 21041 asserts <b>irdy_1</b> to indicate that it is ready to accept data.</p>
<b>iref</b>	I	86	<p>Current reference input for the analog phase-locked loop (PLL) logic.</p>
<b>mode_select/ br_ce_1</b>	I/O	91	<p>Selects either mode 0 (DECchip 21040) or mode 1 (DECchip 21041) operation. When this pin is tied to VSS, mode 0 operation is selected. When this pin is not connected (internally pulled up), mode 1 operation is selected. When a hardware or software reset is detected, the 21041 senses this input and sets the mode of operation accordingly.</p> <p>When mode 1 operation is selected, this pin changes its functionality, and it is actually the boot ROM or the external register chip enable (<b>br_ce_1</b>) output pin.</p>
<b>par</b>	I/O	50	<p>Parity is calculated by the 21041 as an even parity bit for the <b>ad&lt;31:00&gt;</b> and <b>c_be_1&lt;3:0&gt;</b> lines.</p> <p>During address and data phases, <b>par</b> is calculated on all the <b>ad</b> and <b>c_be_1</b> lines whether or not any of these lines carry meaningful information.</p>

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>perr_1</b>	I/O	47	<p>Parity error asserts when a data parity error is detected.</p> <p>When the 21041 is the bus initiator and a parity error is detected, the 21041 asserts both CSR5 bit 13 (system error) and CFCS bit 9 (<b>serr_1</b> enable) and completes the current data burst transaction, then stops its operation. After the host clears the system error, the 21041 continues its operation.</p> <p>When the 21041 is the bus target and a parity error is detected, the 21041 asserts <b>perr_1</b>.</p>
<b>req_1</b>	O	12	<p>Bus request is asserted by the 21041 to indicate to the bus arbiter that it wants to use the bus.</p>
<b>rst_1</b>	I	6	<p>Resets the 21041 to its initial state. This signal must be asserted for at least 10 active PCI clock cycles. When in the reset state, all PCI port output pins are put into tristate and all open drain (O/D) signals are floated.</p>
<b>serr_1</b>	O/D	49	<p>If an address parity error is detected and CFCS bit 31 (detected parity error) is enabled, then 21041 asserts both <b>serr_1</b> (system error) and CFCS bit 30 (signal system error).</p> <p>When an address parity error is detected, system error asserts two clocks after the failing address.</p> <p>When deasserted, this pin should be pulled up by an external resistor.</p>
<b>sr_cs</b>	O	81	<p>Serial ROM chip select asserts when the 21041 accesses the serial ROM.</p>
<b>stop_1</b>	I/O	46	<p>Stop indicator indicates that the current target is requesting the bus initiator to stop the current transaction.</p> <p>The 21041 responds to the assertion of <b>stop_1</b> when it is the bus initiator, either to disconnect, retry, or abort.</p>

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

<b>Signal</b>	<b>Type</b>	<b>Pin Number</b>	<b>Description</b>
<b>tck</b>	I	120	JTAG clock shifts state information and test data into and out of the 21041 during JTAG test operations.
<b>tdi</b>	I	2	JTAG data in is used to serially shift test data and instructions into the 21041 during JTAG test operations.
<b>tdo</b>	O	4	JTAG data out pin is used to serially shift test data and instructions out of the 21041 during JTAG test operations.
<b>tms</b>	I	1	JTAG test mode select controls the state operation of JTAG testing in the 21041.
<b>tp_rd-</b>	I	105	Twisted-pair negative differential receive data.
<b>tp_rd+</b>	I	104	Twisted-pair positive differential receive data.
<b>tp_td-</b> <b>tp_td- -</b>	O	See Figure 2.	Twisted-pair negative differential transmit data. The positive and negative differential transmit data outputs are resistively combined outside the 21041 with equalization to compensate for intersymbol interference on the twisted-pair medium.
<b>tp_td+</b> <b>tp_td+ +</b>	O	See Figure 2.	Twisted-pair positive differential transmit data. The positive and negative differential transmit data outputs are resistively combined outside the 21041 with equalization to compensate for intersymbol interference on the twisted-pair medium.

(continued on next page)

**Table 4 (Cont.) Quick Pin Reference**

Signal	Type	Pin Number	Description
<b>trdy_1</b>	I/O	43	<p>Target ready indicates the target agent's ability to complete the current data phase of the transaction.</p> <p>A data phase is completed on any clock when both <b>trdy_1</b> and initiator ready (<b>irdy_1</b>) are asserted. Wait cycles are inserted until both <b>irdy_1</b> and <b>trdy_1</b> are asserted together.</p> <p>When the 21041 is the bus initiator, <b>trdy_1</b> is asserted by the bus target on the read operation indicating that valid data is present on <b>ad&lt;31:00&gt;</b>. During a write cycle, it indicates that the target is prepared to accept data.</p>
<b>vcap_h</b>	I	88	Capacitor input for analog PLL logic.
<b>vdd</b>	I	See Figure 2.	3.3-volt supply input voltage.
<b>vddac</b>	I	See Figure 2.	3.3-volt supply input for analog PLL logic.
<b>vdd_clamp</b>	I	10	Supplies +5 volts or +3.3 volts reference for the clamp logic.
<b>vss</b>	–	See Figure 2.	Ground pin.
<b>xtal1</b>	I	84	Crystal oscillator input.
<b>xtal2</b>	O	83	Crystal feedback output pin used for crystal connections only. If this pin is unused, then do not connect it.



## 2.3 Pin Reference Tables

There are three pin reference tables:

- Table 5 lists the input pins.
- Table 6 lists the output pins.
- Table 7 lists the input/output pins.

**Table 5 Input Pin Reference**

Signal	Signal
<b>au<sub>i</sub>_cd-</b>	<b>tck</b>
<b>au<sub>i</sub>_cd+</b>	<b>tdi</b>
<b>au<sub>i</sub>_rd-</b>	<b>tms</b>
<b>au<sub>i</sub>_rd+</b>	<b>tp<sub>rd</sub>-</b>
<b>clk</b>	<b>tp<sub>rd</sub>+</b>
<b>gnt<sub>l</sub></b>	<b>vcap<sub>h</sub></b>
<b>idsel</b>	<b>vdd</b>
<b>iref</b>	<b>vddac</b>
<b>rst<sub>l</sub></b>	<b>vdd<sub>clamp</sub></b>
	<b>xtal1</b>

**Table 6 Output Pin Reference**

Signal	Signal
au <sub>i</sub> td <sub>-</sub>	tdo
au <sub>i</sub> td <sub>+</sub>	tp <sub>td-</sub>
br <sub>a</sub> <1>/sr <sub>sk</sub>	tp <sub>td-</sub> -
int <sub>l</sub>	tp <sub>td+</sub>
req <sub>l</sub>	tp <sub>td+</sub> +
sr <sub>cs</sub>	xtal2

**Table 7 Input/Output Pin Reference**

Signal	Signal
ad<31:00>	irdy <sub>l</sub>
au <sub>i</sub> bnc	mode_select/br <sub>ce</sub> <sub>l</sub>
br <sub>a</sub> <0>/sr <sub>dout</sub>	par
br <sub>ad</sub> <6:0>	perr <sub>l</sub>
br <sub>ad</sub> <7>/sr <sub>din</sub>	serr <sub>l</sub>
c <sub>be</sub> <sub>l</sub> <3:0>	stop <sub>l</sub>
devsel <sub>l</sub>	trdy <sub>l</sub>
frame <sub>l</sub>	

## 2.4 Signal Grouping by Function

Table 8 lists the signals according to their interface function.

**Table 8 Signal Functions**

<b>Interface</b>	<b>Function</b>	<b>Signal</b>
PCI	Address and data	<b>ad&lt;31:00&gt;</b>
	Arbitration	<b>gnt_1, req_1</b>
	Bus command and byte enable	<b>c_be_1&lt;3:0&gt;</b>
	Control	<b>frame_1, irdy_1, stop_1, trdy_1</b>
	Device select	<b>devsel_1, idsel</b>
	Error reporting	<b>perr_1, serr_1</b>
	Interrupt	<b>int_1</b>
	Parity	<b>par</b>
System	<b>clk, rst_1</b>	
Network connection	Analog PLL logic	<b>iref, vcap_h</b>
	AUI collision data	<b>au_i_cd-, au_i_cd+</b>
	AUI transmit and receive data	<b>au_i_rd-, au_i_rd+, au_i_td-, au_i_td+</b>
	10BASE5/10BASE2 select	<b>au_i_bnc</b>
	Crystal oscillator	<b>xtal1, xtal2</b>
Twisted-pair transmit and receive data	<b>tp_rd-, tp_rd+, tp_td-, tp_td- -, tp_td+, tp_td+ +</b>	
Power and diagnostic	3.3-volt and 5-volt supply input	<b>vdd, vddac, vdd_clamp</b>
	Ground	<b>vss</b>
Test access port	JTAG test operations	<b>tck, tdi, tdo, tms</b>
Ethernet ID ROM and boot ROM	Address serial ROM and boot ROM interface	<b>br_ad&lt;7&gt;/sr_din, br_ad&lt;6:0&gt;, sr_cs, br_a&lt;1&gt;/sr_sk, br_a&lt;0&gt;/sr_dout</b>
Chip mode	Select mode 1, 0	<b>mode_select/br_ce_1</b>

### 3 Electrical and Environmental Specifications

This section contains the electrical and environmental specifications of the 21041. The test conditions for the specified values are as follows unless otherwise indicated:

- Temperature (Ta): 70°C
- Power supply voltage (**vdd**): 3.3 V
- Power supply voltage (**vddac**): 3.3 V
- Reference voltage (**vdd\_clamp**): 3.3 V or 5.0 V
- Ground (**vss**): 0 V

#### 3.1 Voltage Limit Ratings

Table 9 lists the voltage limit ratings.

**Table 9 Voltage Limit Ratings**

Parameter	Minimum	Maximum
Power supply voltage	+3.0 V	+3.6 V
<b>vdd_clamp</b> (5.0 V)	+4.75 V	+5.25 V
<b>vdd_clamp</b> (3.3 V)	+3.0 V	+3.6 V
ESD protection voltage	–	2000 V

---

#### Caution

---

Stresses greater than the maximum or less than the minimum ratings can cause permanent damage to the 21041. Exposure to the maximum or minimum ratings for extended periods of time lessen the reliability of the 21041.

---

### 3.2 Temperature Limit Ratings

Table 10 lists the temperature limit ratings.

**Table 10 Temperature Limit Ratings**

Parameter	Minimum	Maximum
Storage temperature	-55°C	+125°C
Operating temperature	0°C	70°C

**Caution**

Stresses greater than the maximum or less than the minimum ratings can cause permanent damage to the 21041. Exposure to the maximum or minimum ratings for extended periods of time lessen the reliability of the 21041.

### 3.3 Supply Current and Power Dissipation

The values in Table 11 are estimates based on a PCI clock frequency of 33 megahertz and a network clock frequency of 10 megahertz.

**Table 11 Supply Current and Power Dissipation**

Symbol	Conditions	Typical	Maximum	Units
IDD	VDD=3.6 V, Ta=70°C	150	190	mA
Normal power mode	VDD=3.6 V, Ta=70°C	0.54	0.68	W
Snooze power mode <sup>1</sup>	VDD=3.6 V, Ta=70°C	0.33	0.41	W
Sleep power mode <sup>1</sup>	VDD=3.6 V, Ta=70°C	0.25	0.32	W

<sup>1</sup>Refer to the *DECchip 21041 Ethernet LAN Controller for PCI Hardware Reference Manual* for a description of sleep mode and snooze mode.

### 3.4 PCI Bus Electrical Specifications

This section contains information about electrical characteristics for the 21041 input and output pins of the PCI.

#### 3.4.1 PCI I/O Voltage Specifications

The 21041 meets the I/O voltage specifications listed in Table 12 and Table 13.

**Table 12 I/O Voltage Specifications for 5.0-Volt Levels**

Symbol	Parameter	Condition	Minimum	Maximum
Vih	Input high voltage	–	2.0 V	<b>vdd_clamp</b> + 0.5 V
Vil	Input low voltage	–	–0.5 V	0.8 V
Ii <sup>1</sup>	Input leakage current	0.5 V <Vin<2.7 V	–	±20 µA
Voh	Output high voltage	Iout=–2mA	2.4 V	–
Vol <sup>2</sup>	Output low voltage	Iout=3mA, 6mA	–	0.55 V
Cap <sup>3</sup>	Pin capacitance	–	5 pF	8 pF

<sup>1</sup>Input leakage currents include high-impedance output leakage for all bidirectional buffers with tristate outputs.

<sup>2</sup>Signals without pullup resistors must have 3 milliamps low output current. Signals requiring pullup resistors (including **frame\_1**, **trdy\_1**, **irdy\_1**, **devsel\_1**, **stop\_1**, **serr\_1**, and **perr\_1**) must have 6 milliamps.

<sup>3</sup>Parameter design guarantee.

**Table 13 I/O Voltage Specifications for 3.3-Volt Levels**

<b>Symbol</b>	<b>Parameter</b>	<b>Condition</b>	<b>Minimum</b>	<b>Maximum</b>
Vih	Input high voltage	–	$0.475 \cdot \mathbf{vdd\_clamp}$	$\mathbf{vdd\_clamp} + 0.5 \text{ V}$
Vil	Input low voltage	–	–0.5 V	$0.325 \cdot \mathbf{vdd\_clamp}$
Ii <sup>1</sup>	Input leakage current	$0.0 \text{ V} < V_{in} < \mathbf{vdd\_clamp}$	–	$\pm 10 \text{ }\mu\text{A}$
Voh	Output high voltage	$I_{out} = -500 \text{ }\mu\text{A}$	$0.9 \cdot \mathbf{vdd\_clamp}$	–
Vol	Output low voltage	$I_{out} = 1500 \text{ }\mu\text{A}$	–	$0.1 \cdot \mathbf{vdd\_clamp}$
Cap <sup>2</sup>	Pin capacitance	–	5 pF	8 pF

<sup>1</sup>Input leakage currents include high-impedance output leakage for all bidirectional buffers with tristate outputs.


<sup>2</sup>Parameter design guarantee.



### 3.4.2 PCI Reset

PCI reset (**pci\_rst**) is an asynchronous signal that must be active for at least 10 PCI clock (**pci\_clk**) cycles. Figure 3 shows the PCI reset timing characteristics, and Table 14 lists the PCI reset signal limits.

**Figure 3 PCI Reset Timing Diagram**




**Table 14 PCI Reset Timing Specifications**

Symbol	Parameter	Minimum	Maximum	Notes
Trst	<b>pci_rst</b> pulse width	10*Tcycle	–	<b>pci_clk</b> active

### 3.4.3 PCI Clock Specifications

The standard clock frequency range for the PCI is between 16 megahertz and 33 megahertz. Figure 4 shows the PCI clock timing characteristics, and Table 15 lists the frequency-derived clock specifications.

**Figure 4 PCI Clock Timing Diagram**



MLO-010329

**Table 15 PCI Clock Timing Specifications**


Symbol	Parameter	Minimum	Maximum	Notes
Tcycle	Cycle time	30 ns	62.5 ns	–
Thigh	<b>pci_clk</b> high time	0.4*Tcycle	0.6*Tcycle	At 2 V
Tlow	<b>pci_clk</b> low time	0.4*Tcycle	0.6*Tcycle	At 0.8 V
Tr/Tf	<b>pci_clk</b> slew rate <sup>1</sup>	1 V/ns	4 V/ns	–

<sup>1</sup>Rise and fall times are specified in terms of the edge rate measured in V/ns. Parameter design guarantee.

### 3.4.4 Other PCI Signals

Figure 5 shows the timing diagram characteristics, and Table 16 lists the other PCI signal specifications.

**Figure 5 Timing Diagram for Other PCI Signals**



MLO-010331

**Table 16 Other PCI Signal Timing Specifications**

Symbol	Parameter	Minimum	Maximum	Conditions
Tval	<b>clk</b> -to-signal valid delay	2 ns	11 ns	Clload = 50 pF
Ton <sup>1</sup>	Float-to-active delay from <b>clk</b>	2 ns	—	—
Toff <sup>1</sup>	Active-to-float delay from <b>clk</b>	—	28 ns	—
Tsu	Input signal valid setup time before <b>clk</b>	7 ns	—	—
Th	Input signal hold time from <b>clk</b>	0 ns	—	—
Tr <sup>1</sup>	Unloaded output rise time	1.0 V/ns	4.0 V/ns	0.4 V to 2.4 V (5.0-V levels), 0.2* <b>vdd_clamp</b> to 0.6* <b>vdd_clamp</b> (3.3-V levels)
Tf <sup>1</sup>	Unloaded output fall time	1.0 V/ns	4.0 V/ns	2.4 V to 0.4 V (5.0-V levels), 0.6* <b>vdd_clamp</b> to 0.2* <b>vdd_clamp</b> (3.3-V levels)

<sup>1</sup>Parameter design guarantee.

### 3.5 AUI and Twisted-Pair dc Specifications

Table 17 lists the dc specifications for the AUI and twisted-pair parts of the SIA.

**Table 17 AUI and Twisted-Pair dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
<b>AUI Pins</b>					
$V_{od}$	Transmit differential output voltage ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	±550	±1200	mV
$V_{odi}^1$	Transmit differential output idle voltage ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	-40	+40	mV
$I_{odi}^1$	Transmit differential output idle current ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	-1	+1	mA
$V_{asq+}^1$	Differential positive squelch threshold ( <b>au<sub>i</sub>_rd±</b> )	-	175	275	mV
$V_{asq-}^1$	Differential negative squelch threshold ( <b>au<sub>i</sub>_rd±</b> and <b>au<sub>i</sub>_cd±</b> )	-	-275	-175	mV
$V_{odu}^1$	Transmit differential output undershoot voltage on return to zero ( <b>au<sub>i</sub>_td±</b> )	78Ω termination	-	-100	mV
<b>Twisted-Pair Interface Pins</b>					
$V_{toh}$	Output high voltage ( <b>tp<sub>i</sub>_td±</b> and <b>tp<sub>i</sub>_td±±</b> )	$I_{oh} = -25$ mA	+ 2.5	$V_{dd}$	V
$V_{tol}$	Output low voltage ( <b>tp<sub>i</sub>_td±</b> and <b>tp<sub>i</sub>_td±±</b> )	$I_{ol} = 25$ mA	$V_{ss}$	+ 0.5	V
$V_{tsq+}^1$	Differential positive squelch threshold ( <b>tp<sub>i</sub>_rd±</b> )	-	300	520	mV
$V_{tsq-}^1$	Differential negative squelch threshold ( <b>tp<sub>i</sub>_rd±</b> )	-	-520	-300	mV
$V_{tdif}^1$	Differential input voltage range ( <b>tp<sub>i</sub>_rd±</b> )	-	-3.1	3.1	V
<sup>1</sup> Parameter design guarantee.					

## 3.6 Serial Interface Attachment Specifications

This section describes the dc specifications and timing limits of the SIA unit.

### 3.6.1 Serial Clock dc Specifications

Table 18 lists the dc specifications for the two serial clock pins: **xtal1** and **xtal2**.


**Table 18 Serial Clock (XTAL) dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
$V_{oh}$	Output high voltage	$I_{oh} = -4 \text{ mA}$	2.4	–	V
$V_{ol}$	Output low voltage	$I_{ol} = 4 \text{ mA}$	–	0.4	V
$V_{ih}$	Input high voltage	–	2.0	–	V
$V_{il}$	Input low voltage	–	–	0.8	V
$I_i$	Input leakage current	$0.0 < V_{in} < v_{dd}$	–	$\pm 10$	$\mu\text{A}$

### 3.6.2 Serial Clock Timing

Figure 6 shows the serial clock (TTL or CMOS) timing characteristics, and Table 19 lists the serial clock timing specifications.

**Figure 6 Serial Clock (XTAL) Timing Diagram**



LJ-04101.AI

**Table 19 Serial Clock (XTAL) Timing Specifications**


Symbol	Parameter	Minimum	Maximum
$T_{cr}^1$	Rise time	–	4 ns
$T_{cf}^1$	Fall time	–	4 ns
$T_{cycle}$	Cycle time	49.995 ns	50.005 ns
$T_{ch}$	Clock high time	$0.4 * T_{cycle}$	$0.6 * T_{cycle}$
$T_{cl}$	Clock low time	$0.4 * T_{cycle}$	$0.6 * T_{cycle}$

<sup>1</sup>Parameter design guarantee.

### 3.6.3 Internal SIA Mode AUI Timing—Transmit

Figure 7 shows the internal SIA transmit timing characteristics for the AUI, and Table 20 lists the internal SIA transmit timing limits for the AUI.

**Figure 7 Internal SIA Mode AUI Timing Diagram—Transmit**



MLO-011428A

**Table 20 Internal SIA Mode AUI Timing Specifications—Transmit**

Symbol	Definition	Minimum	Maximum	Units
Tatp	<b>aui_td+</b> , <b>aui_td-</b> propagation delay from <b>xtal1</b> fall	–	30	ns
Tatr <sup>1</sup>	<b>aui_td+</b> , <b>aui_td-</b> rise time	2	8	ns
Tatf <sup>1</sup>	<b>aui_td+</b> , <b>aui_td-</b> fall time	2	8	ns
Tatm <sup>1</sup>	<b>aui_td+</b> , <b>aui_td-</b> rise and fall time mismatch (not shown)	–	1	ns
Tate	<b>aui_td±</b> end transmit delimiter length	345	405	ns


<sup>1</sup>Parameter design guarantee.



### 3.6.4 Internal SIA Mode AUI Timing—Receive

Figure 8 shows the internal SIA receive timing characteristics for the AUI, and Table 21 lists the internal SIA receive timing limits for the AUI.


Figure 8 Internal SIA Mode AUI Timing Diagram—Receive



### 3.6.5 Internal SIA Mode AUI Timing—Collision

Figure 9 shows the internal SIA collision timing characteristics for the AUI, and Table 21 lists the internal SIA collision timing limits for the AUI.

Figure 9 Internal SIA Mode AUI Timing Diagram—Collision




**Table 21 Internal SIA Mode AUI Timing Specifications—Receive and Collision**

Symbol	Definition	Minimum	Maximum	Units
Tudo	<b>au<sub>i</sub>_rd<sub>±</sub></b> start of frame pulse width	15	20	ns
Tudm	<b>au<sub>i</sub>_rd<sub>±</sub></b> delay between opposite squelch crossings not recognized as end of packet	–	140	ns
Tudf	<b>au<sub>i</sub>_rd<sub>±</sub></b> delay from last squelch crossing recognized as end of packet	150	–	ns
Tuco	<b>au<sub>i</sub>_cd<sub>±</sub></b> start of collision pulse width	20	25	ns
Tucm	<b>au<sub>i</sub>_cd<sub>±</sub></b> delay between squelch crossings not recognized as end of collision	–	140	ns
Tucf	<b>au<sub>i</sub>_cd<sub>±</sub></b> delay from last squelch crossing recognized as end of collision	150	–	ns

### 3.6.6 Internal SIA Mode 10BASE-T Interface Timing—Transmit

Figure 10 shows the internal SIA transmit timing characteristics for the 10BASE-T interface, and Table 22 lists the internal SIA transmit limits.

**Figure 10 Internal SIA Mode 10BASE-T Interface Timing Diagram—Transmit**



**Table 22 Internal SIA Mode 10BASE-T Interface Timing Specifications—Transmit**


Symbol	Definition	Minimum	Maximum	Units
Tpdp	<b>tp_td+</b> , <b>tp_td-</b> propagation delay from <b>xtall</b> fall	–	30	ns
Tpdr <sup>1</sup>	<b>tp_td+</b> , <b>tp_td++</b> , <b>tp_td-</b> , <b>tp_td-</b> – rise time	2	8	ns
Tpdf <sup>1</sup>	<b>tp_td+</b> , <b>tp_td++</b> , <b>tp_td-</b> , <b>tp_td-</b> – fall time	2	8	ns
Tpdm <sup>1</sup>	<b>tp_td+</b> , <b>tp_td++</b> , <b>tp_td-</b> , <b>tp_td-</b> – rise and fall time mismatch (not shown)	–	1	ns
Tpdc	<b>tp_td+</b> to <b>tp_td-</b> – and <b>tp_td-</b> to <b>tp_td++</b> delay	46	54	ns
Tped	<b>tp_td±</b> end transmit delimiter length	295	355	ns
Tpen	<b>tp_td++/-</b> – end transmit delimiter length	245	305	ns

<sup>1</sup>Parameter design guarantee.

### 3.6.7 Internal SIA Mode 10BASE-T Interface Timing—Receive

Figure 11 shows the internal SIA receive timing characteristics for the 10BASE-T interface, and Table 23 lists the internal SIA receive limits for the 10BASE-T interface.

Figure 11 Internal SIA Mode 10BASE-T Interface Timing Diagram—Receive



MLO-010340


Table 23 Internal SIA Mode 10BASE-T Interface Timing Specifications—Receive

Symbol	Definition	Minimum	Maximum	Units
$T_{sn}$	$tp_{rd\pm}$ start of frame pulse width during smart squelch operation	15	20	ns
$T_{sf}$	$tp_{rd\pm}$ maximum delay between opposite squelch crossings to not turn smart squelch off	140	150	ns
$T_{dm}$	$tp_{rd\pm}$ delay between opposite squelch crossings not recognized as end of packet	–	140	ns
$T_{df}$	$tp_{rd\pm}$ delay from last squelch crossing recognized as end of packet	150	–	ns

### 3.6.8 Internal SIA Mode 10BASE-T Interface Timing—Idle Link Pulse

Figure 12 shows the internal SIA idle link pulse timing characteristics for the 10BASE-T interface, and Table 24 lists the internal SIA idle link pulse limits for the 10BASE-T interface.

**Figure 12 Internal SIA Mode 10BASE-T Interface Timing Diagram—Idle Link Pulse**



**Table 24 Internal SIA Mode 10BASE-T Interface Timing Specifications—Idle Link Pulse**

Symbol	Definition	Minimum	Maximum	Units
$Tpld$	$tp\_td+$ idle link pulse width	80	120	ns
$Tplc$	$tp\_td++$ and $tp\_td-$ - idle link pulse width	40	60	ns
$Tplp$	Idle link pulse period	8	24	ms

### 3.7 Joint Test Action Group — Test Access Port

This section provides the joint test action group (JTAG) test access port specifications.

#### 3.7.1 JTAG dc Specifications

Table 25 lists the dc specifications for the JTAG pins.

**Table 25 JTAG dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
V <sub>oh</sub>	Output high voltage	I <sub>oh</sub> = -4 mA	2.4	–	V
V <sub>ol</sub>	Output low voltage	I <sub>ol</sub> = 4 mA	–	0.4	V
V <sub>ih</sub>	Input high voltage	–	2.0	–	V
V <sub>il</sub>	Input low voltage	–	–	0.8	V
I <sub>i</sub>	Input leakage current ( <b>tck</b> )	0.0 <V <sub>in</sub> <vdd	–	±20	μA
I <sub>ip</sub>	Input leakage current on pins with internal pullups ( <b>tdi</b> and <b>tms</b> )	0.0 <V <sub>in</sub> <vdd	–	+20/–1500 <sup>1</sup>	μA
I <sub>oz</sub>	Tristate output leakage current ( <b>tdo</b> )	0.0 <V <sub>out</sub> <vdd	–	±20	μA

<sup>1</sup>For **tdi** and **tms** pins that have internal pullups, the leakage current can get to 1.5 mA when V<sub>in</sub> = 0 V.

#### 3.7.2 JTAG Boundary-Scan Timing

Figure 13 shows the JTAG boundary-scan timing, and Table 26 lists the interface signal timing relationships.

Figure 13 JTAG Boundary-Scan Timing Diagram




Table 26 JTAG Interface Signal Timing Specifications

Symbol	Parameter	Minimum	Maximum	Units
Tms_s	<b>tms</b> setup time	20	–	ns
Tms_h	<b>tms</b> hold time	5	–	ns
Tdi_s	<b>tdi</b> setup time	20	–	ns
Tdi_h	<b>tdi</b> hold time	5	–	ns
Tdo_d	<b>tdo</b> delay time	–	20	ns
Tck_r <sup>1</sup>	<b>tck</b> rise time	–	3	ns
Tck_f <sup>1</sup>	<b>tck</b> fall time	–	3	ns
Tck_cycle	<b>tck</b> cycle time	90	–	ns

<sup>1</sup>Parameter design guarantee.



### 3.8 Boot ROM, Serial Rom, and LED Port Specification

Table 27 lists the dc specifications for the boot ROM, serial ROM, and the LED multiplexed port. These specifications apply in any mode in which the port is used.


**Table 27 Boot ROM, Serial ROM, and LED Port dc Specifications**

Symbol	Definition	Conditions	Minimum	Maximum	Units
$V_{oh}$	Output high voltage	$I_{oh} = -4 \text{ mA}$	2.4	–	V
$V_{ol}$	Output low voltage	$I_{ol} = 4 \text{ mA}$	–	0.4	V
$V_{ih}$	Input high voltage	–	2.0	–	V
$V_{il}$	Input low voltage	–	–	0.8	V
$I_{oz}$	Maximum tristate output leakage current	$V_{out} = V_{dd}$ or $V_{ss}$	–10	10	$\mu\text{A}$

### 3.9 LED Timing

Figure 14 shows the stretching function for a sample internal signal that is reflected by an LED. It also shows how this function affects the time that the LED is on. Table 28 lists the stretching function timing specification.

**Figure 14 LED Signal Stretching Function Timing Diagram**



**Table 28 LED Signal Stretching Function Timing Specifications**

Symbol	Definition	Minimum	Maximum	Units
Tstr <sup>1</sup>	Stretch time from internal event fall time	52	78	ms

<sup>1</sup>Parameter design guarantee.


### 3.10 Boot ROM Port Timing

This section describes the boot ROM port timing.

#### 3.10.1 Boot ROM Read Timing

Figure 15 shows the boot ROM read timing characteristics, and Table 29 lists the boot ROM read timing limits.

Figure 15 Boot ROM Read Timing Diagram



LJ-04104.AI

**Table 29 Boot ROM Read Timing Specifications**


Symbol	Parameter	Minimum	Maximum	Units
Tavav	Read cycle time	120	–	ns
Tavqv	Address to output delay	–	120	ns
Telqv	<b>br_ce_1</b> to output delay	–	120	ns
Telqx <sup>1</sup>	<b>br_ce_1</b> to output low impedance	0	–	ns
Tehqz <sup>1</sup>	<b>br_ce_1</b> going high to output high impedance	–	55	ns
Toh	Output hold from <b>br_ce_1</b> change	0	–	ns
Tads	Address setup to latch enable high	30	–	ns
Tadh	Address hold from latch enable high	30	–	ns

<sup>1</sup>Parameter design guarantee.

### 3.10.2 Boot ROM Write Timing

Figure 16 shows the boot ROM write timing characteristics, and Table 30 lists the boot ROM write timing limits.

Figure 16 Boot ROM Write Timing Diagram



LJ-04103.AI


**Table 30 Boot ROM Write Timing Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Units</b>
Tavav	Write cycle time	120	—	ns
Teleh	<b>br_ce_1</b> pulse width	70	—	ns
Taveh	Address setup to <b>br_ce_1</b> going high	50	—	ns
Tdveh	Data setup to <b>br_ce_1</b> going high	50	—	ns
Tehdx	Data hold from <b>br_ce_1</b> going high	10	—	ns
Tehax	Address hold from <b>br_ce_1</b> high	15	—	ns
Tads	Address setup to latch enable high	30	—	ns
Tadh	Address hold from latch enable high	30	—	ns

### 3.11 Ethernet ID Port Serial ROM Timing

Figure 17 shows the Ethernet ID port serial ROM timing characteristics, and Table 31 lists the Ethernet ID port serial ROM timing limits.

**Figure 17 Ethernet ID Port Timing Diagram**



**Table 31 Ethernet ID Port Timing Specifications**


Symbol	Definition	Minimum	Maximum	Units
$T_{sr}^1$	Rise time	—	10	ns
$T_{sf}^1$	Fall time	—	10	ns

<sup>1</sup>Parameter design guarantee.

### 3.12 External Register Timing


Figure 18 shows the external register read timing characteristics, and Figure 19 shows its write timing characteristics. Table 32 lists the external register timing specifications for both read and write operations.

**Figure 18 External Register Read Timing Diagram**



LJ-04169.AI

**Figure 19 External Register Write Timing Diagram**



LJ-04170.AI



**Table 32 External Register Timing Specifications**

Symbol	Parameter	Minimum	Maximum	Units
Teleh	<b>br_ce_1</b> pulse width	120	–	ns
<b>Read Timing</b>				
Tpd	<b>br_ce_1</b> low to <b>br_ad&lt;7:0&gt;</b> valid high	–	20	ns
Tehqz <sup>1</sup>	<b>br_ce_1</b> high to <b>br_ad&lt;7:0&gt;</b> high impedance	–	20	ns
<b>Write Timing</b>				
Ts	Data setup time prior to <b>br_ce_1</b>	30	–	ns
Th	Data hold after <b>br_ce_1</b> high	30	–	ns

<sup>1</sup>Parameter design guarantee.

## 4 Mechanical Specifications


The 21041 is contained in a 120-pin plastic quad flat pack (PQFP). Table 33 lists the mechanical specifications, and Figure 20 shows the mechanical layout of the 21041.

**Table 33 Mechanical Features**

Item	Minimum <sup>1</sup>	Nominal <sup>1</sup>	Maximum <sup>1</sup>
A	—	—	4.07
A1	0.25	—	—
A2	3.17	3.37	3.67
D	—	31.20	—
D1	—	28.00 BSC	—
L	0.65	0.80	1.03
N	—	120	—
e	—	0.80 BSC	—
b	0.30	0.35	0.45
$\alpha$	0°	—	7°

<sup>1</sup>All dimensions are in millimeters.

**Figure 20 Mechanical Layout of the DECchip 21041**



Note: All dimensions are in millimeters.

MLO-012204A



## Technical Support and Ordering Information

### Technical Support

If you need technical support or help deciding which literature best meets your needs, call the Digital Semiconductor Information Line:

United States and Canada    **1-800-332-2717**  
TTY (United States only)    **1-800-332-2515**  
Outside North America    **+1-508-568-6868**

### Ordering Digital Semiconductor Products

To order the DECchip 21041 PCI Ethernet LAN Controller and evaluation board, contact your local distributor.

You can order the following semiconductor products from Digital:

<b>Product</b>	<b>Order Number</b>
DECchip 21041 PCI Ethernet LAN Controller	21041-AA
DECchip 21041 Evaluation Board Kit	21A41-01
DECchip 21040 Ethernet LAN Controller for PCI	21040-AA
DECchip 21040 Evaluation Board Kit	21A40-01
DECchip 21140 PCI Fast Ethernet LAN Controller	21140-AA
DECchip 21140 Evaluation Board Kit	21A40-03

### Ordering Associated Literature

The following table lists some of the available Digital Semiconductor literature. For a complete list, contact the Digital Semiconductor Information Line.

Title	Order Number
DECchip 21041 PCI Ethernet LAN Controller Product Brief	EC-QAWVA-TE
DECchip 21041 PCI Ethernet LAN Controller Hardware Reference Manual	EC-QAWXA-TE

### Ordering Third-Party Literature

You can order the following third-party literature directly from the vendor:

Title	Vendor
PCI Local Bus Specification, Revision 2.0	PCI Special Interest Group N/S HH3-15A 5200 N.E. Elam Young Pkwy Hillsboro, OR 97124-6497 1-503-696-2000
Institute of Electrical and Electronics Engineers (IEEE) 802.3	IEEE Service Center 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 1-800-678-IEEE (U.S. and Canada) 908-562-3805 (Outside U.S. and Canada)