

# Errata Sheet for Revision B of the MU9C4320L ATMCAM

# **Device**

MU9C4320L ATMCAM Product Revision: B

#### Problem 1

When executing a "WRs [NFA]{MRn}" or "MOV [NFA], CR{MRn}" control state that writes to the last empty location of a device that is not the Lowest Priority device in a daisy chain (LPC = 1), the PA:AA bus outputs F:FFF (hex) instead of the NFA.

# Scope

Problem 1 affects any application that:

- Writes the associated data into an external RAM using the PA:AA bus to drive the RAM address pins; and
- ➤ Configures two or more ATMCAMs into a daisy chain.

Applications that use a single ATMCAM are not affected (the LPC must be set to 0).

## Fix

No silicon changes are planned for this problem.

# Workaround

The following workarounds may be used to avoid Problem 1:

1. Instead of writing new entries with the WR [NFA] control state, use one of the following:

RD NFA (Read the Next Free Address)

WR aaa (Place the NFA on the AC bus and write

the entry into the memory at that address)

or

RD NFA (Read the Next Free Address)

WR AR (Write the Next Free Address into the

Address register)

WR [AR] (Write the entry into the memory location

pointed to by the Address register)

The "WR aaa" and "WR [AR]" control states will place the address where the entry is written onto the PA:AA bus.

Although these sequences take more cycles, the cycles may be separated from each other, allowing higher priority compares to be interleaved. Because of the relatively low incidence of table updates in most ATMCAM applications, there should be little or no impact on the overall system performance.

2. To learn new entries with the "MOV [NFA]" control state, the following sequence should be used:

CMPW DQ (Write DQ to the Comparand register

and compare)

if no match, then continue

MOV NFA,CR (Move the Comparand register to the

Next Free Address)

CMP CR (Compare the contents of the Comparand

register)

The "CMP CR" control state will match the entry that was learned. The HPMA value that is placed on the PA:AA bus by this control state is the NFA to where the entry was learned. This sequence is one compare cycle longer than the standard learn sequence.

## Problem 2

When executing an "INC MA" or a "RD [HPM];INC MA" control state that is preceded by any other instruction that changes the PA:AA bus (including the "WR [HPM]{MRn}" control state), the PA:AA bus will output F:FFF (hex) or the last accessed address instead of the address of the first matching location in each device that does not contain the Highest Priority for that daisy chain.

#### Scope

Problem 2 affects any application that:

- Uses the PA:AA bus to drive the address pins of an external RAM for reads of associated data; and
- Reads the associated data for multiple matches using the "INC MA" or "RD [HPM]; INC MA" control states; and
- Configures two or more ATMCAMs into a daisy chain.

# MU9C4320L Errata Sheet

Applications that use a single ATMCAM are not affected. Applications that do not allow multiple matches or that use only the Highest Priority match are not affected.

#### Fix

No silicon changes are planned for this problem.

#### Workaround

Any one of the following workaround alternatives will avoid Problem 2:

- Use the "INC MA" or "RD [HPM]; INC MA" control states consecutively (for example, no other control states between them).
- Between consecutive "INC MA" or "RD [HPM];INC MA" control states, use only control states that do not

- change the PA:AA bus (for example, are listed as n/c in the Control State Overview table, such as NOP and register reads and writes).
- 3. If it is necessary to update the matching entry using the "WR [HPM]" or "MOV [HPM], CR" control states, use the PA:AA bus values that are the result of the WR or MOV cycle instead of the INC or RD cycle.

# **Additional Information**

All releases of the 4320L ATMCAM VHDL and Verilog models match the operation of the Rev. B silicon for Problem 1 and Problem 2. As a result, any version of these models may be used to test if an application is susceptible to the problems described above, and to test the effectiveness of any proposed workaround.

# MUSIC Semiconductors Agent or Distributor:

MUSIC Semiconductors reserves the right to make changes to its products and specifications at any time in order to improve on performance, manufacturability, or reliability. Information furnished by MUSIC is believed to be accurate, but no responsibility is assumed by MUSIC Semiconductors for the use of said information, nor for any infringement of patents or of other third party rights which may result from said use. No license is granted by implication or otherwise under any patent or patent rights of any MUSIC company.

©Copyright 1999, MUSIC Semiconductors



http://www.music-ic.com email: info@music-ic.com Worldwide Sales Headquarters MUSIC Semiconductors

4633 Old Ironsides Drive • Suite 130 Santa Clara, California 95054

Tel: 408-330-7550 Fax: 408-330-7559

USA Only: 800-933-1550 Tech. Support 888-226-6874 Product Info.

Asian Sales Office

MUSIC Semiconductors
Special Export Processing Zone 1
Carmelray Industrial Park
Canlubang, Calamba, Laguna
Philippines

Tel: +63 49 549 1480 Fax: +63 49 549 1024 Sales Tel/Fax: +632 723 62 15 **European Sales Office** MUSIC Semiconductors P.O. Box 184 6470 JX Eygelshoven

The Netherlands
Tel: +31 45 546 21 77
Fax: +31 45 546 36 63

Rev. 0 2