82541 Family of Gigabit Ethernet Controllers

82541PI, 82541GI, and 82541EI
Networking Silicon
Datasheet

## Revision History

| Date | Revision | Notes |
| :---: | :---: | :--- |
| Jan 2004 | 3.0 | Information for the 82541PI was added to the datasheet. |
| Aug 2003 | 2.0 | Non-classified release. |

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The 82541PI/GI/EI Gigabit Ethernet Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-$548-4725$ or by visiting Intel's website at http://www.intel.com.
Copyright © 2004, Intel Corporation
*Third-party brands and names are the property of their respective owners.

## Contents

1.0 Introduction ..... 1
1.1 Document Scope ..... 1
1.2 Reference Documents ..... 2
1.3 Block Diagram .....  3
$2.0 \quad$ Features of the 82541 Family of Gigabit Ethernet Controllers ..... 5
$2.1 \quad \mathrm{PCI}$ Features ..... 5
2.2 MAC Specific Features ..... 5
2.3 PHY Specific Features ..... 6
2.4 Host Offloading Features ..... 6
2.5 Manageability Features ..... 7
2.6 Additional Device Features .....  7
2.7 Technology Features. ..... 8
3.0 Signal Descriptions ..... 9
3.1 Signal Type Definitions .....  9
3.2 PCI Bus Interface Signals (56) ..... 9
3.2.1 PCI Address, Data and Control Signals (44) ..... 10
3.2.2 Arbitration Signals (2) ..... 11
3.2.3 Interrupt Signal (1) ..... 11
3.2.4 System Signals (4) ..... 11
3.2.5 Error Reporting Signals (2) ..... 12
3.2.6 Power Management Signals (4) ..... 12
3.2.7 SMB Signals (3) ..... 12
3.3 EEPROM and Serial FLASH Interface Signals (9) ..... 13
3.4 Miscellaneous Signals ..... 13
3.4.1 LED Signals (4) ..... 13
3.4.2 Other Signals (4) ..... 14
3.5 PHY Signals ..... 14
3.5.1 Crystal Signals (2) ..... 14
3.5.2 Analog Signals (10) ..... 14
3.6 Test Interface Signals (6) ..... 15
3.7 Power Supply Connections ..... 15
3.7.1 Digital and Analog Supplies ..... 15
3.7.2 Grounds, Reserved Pins and No Connects ..... 16
3.7.3 Voltage Regulation Control Signals (2) ..... 16
4.0 Voltage, Temperature, and Timing Specifications ..... 17
4.1 Absolute Maximum Ratings ..... 17
4.2 Targeted Recommended Operating Conditions ..... 17
4.2.1 General Operating Conditions ..... 17
4.2.2 Voltage Ramp and Sequencing Recommendations ..... 18
4.3 DC Specifications ..... 20
4.4 AC Characteristics ..... 23
4.5 Timing Specifications ..... 24
Datasheetiii
4.5.1 PCI Bus Interface .............................................................................. 24
4.5.2 Link Interface Timing........................................................................ 28
4.5.3 EEPROM Interface............................................................................ 29
$5.0 \quad$ Package and Pinout Information ............................................................................ 31
5.1 Package Information .................................................................................... 31
5.2 Thermal Specifications .................................................................................. 33
5.3 Pinout Information ......................................................................................... 34
5.4 Visual Pin Assignments................................................................................. 44

### 1.0 Introduction

The Intel ${ }^{\circledR}$ 82541PI/GI/EI Gigabit Ethernet is a single, compact component with an integrated Gigabit Ethernet Media Access Control (MAC) and physical layer (PHY) functions. For desktop, workstation and mobile PC Network designs with critical space constraints, the Intel ${ }^{\mathbb{R}}$ 82541PI/GI/ EI allows for a Gigabit Ethernet implementation in a very small area that is footprint compatible with current generation 10/100 Mbps Fast Ethernet designs.

The Intel ${ }^{\circledR}$ 82541PI/GI/EI integrates fourth generation gigabit MAC design with fully integrated, physical layer circuitry to provide a standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications ( $802.3,802.3 \mathrm{u}$, and 802.3 ab ). The controller is capable of transmitting and receiving data at rates of $1000 \mathrm{Mbps}, 100 \mathrm{Mbps}$, or 10 Mbps . In addition to managing MAC and PHY layer functions, the controller provides a 32 -bit wide direct Peripheral Component Interconnect (PCI) 2.3 compliant interface capable of operating at 33 or 66 MHz .

The 82541PI/GI/EI also incorporates the CLKRUN protocol and hardware supported downshift capability to two-pair and three-pair 100 Mbps operation. These features optimize mobile applications.

The 82541PI/GI/EI on-board System Management Bus (SMB) port enables network manageability implementations required by information technology personnel for remote control and alerting via the Local Area Network (LAN). With SMB, management packets can be routed to or from a management processor. The SMB port enables industry standards, such as Intelligent Platform Management Interface (IPMI) and Alert Standard Forum (ASF) 2.0, to be implemented using the 82541PI/GI/EI. In addition, on chip ASF 2.0 circuitry provides alerting and remote control capabilities with standardized interfaces.

The 82541PI/GI/EI Gigabit Ethernet Controller Architecture is designed for high performance and low memory latency. Wide internal data paths eliminate performance bottlenecks by efficiently handling large address and data words. The 82541PI/GI/EI controller includes advanced interrupt handling features to limit PCI bus traffic and a PCI interface that maximizes efficient bus usage. The $82541 \mathrm{PI} / \mathrm{GI} /$ EI uses efficient ring buffer descriptor data structures, with up to 64 packet descriptors cached on chip. A large 64-KByte onchip packet buffer maintains superior performance as available PCI bandwidth changes. In addition, using hardware acceleration, the controller offloads tasks from the host controller, such as TCP/UDP/IP checksum calculations and TCP segmentation.

The $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{EI}$ is packaged in a $15 \mathrm{~mm} \times 15 \mathrm{~mm}$ 196-ball grid array and is pin compatible with the 82551QM 10/100 Mbps Fast Ethernet Multifunction PCI/CardBus Controller, 82562EZ/ 82562EX Platform LAN Connect devices, the 82540EM Gigabit Ethernet Controller and the 82540EP Gigabit Ethernet Controller.

### 1.1 Document Scope

The 82541 EI is the original device and is now being manufactured in a B-0 stepping. The 82541 GI (B-1 stepping) and 82541PI (C-0 stepping) are pin compatible, however, a different Intel software driver is required from the 82541 EI . This document contains datasheet specifications for the 82541PI/GI/EI Gigabit Ethernet Controllers including signal descriptions, DC and AC parameters, packaging data, and pinout information.

### 1.2 Reference Documents

This document assumes that the designer is acquainted with high-speed design and board layout techniques. The following documents provide additional information:

- 82540EP/82541EI \& 825462EZ(EX) Dual Footprint Design Guide, AP-444. Intel Corporation.
- $82547 \mathrm{GI}(\mathrm{EI}) / 82541 \mathrm{GI}(\mathrm{EI}) / 82541 \mathrm{ER}$ EEPROM Map and Programming Information Guide, AP-446, Revision 1.5. Intel Corporation.
- PCI Local Bus Specification, Revision 2.3. PCI Special Interest Group (SIG).
- PCI Bus Power Management Interface Specification, Revision 1.1. PCI Special Interest Group (SIG).
- IEEE Standard 802.3, 2000 Edition. Incorporates various IEEE standards previously published separately. Institute of Electrical and Electronic Engineers (IEEE).
- 82559 Fast Ethernet Controllers Timing Device Selection Guide, AP-419. Intel Corporation.
- PCI Mobile Design Guide, Revision 1.1. PCI Special Interest Group (SIG).

Software driver developers should contact their local Intel representatives for programming information.

### 1.3 Block Diagram



Figure 1. 82541PI/GI/El Block Diagram

Note: $\quad$ This page is intentionally left blank.

### 2.0 Features of the $\mathbf{8 2 5 4 1}$ Family of Gigabit Ethernet Controllers

### 2.1 PCI Features

| Features | Benefits |
| :---: | :---: |
| PCI Revision 2.3 support for 32-bit wide interface at 33 MHz and 66 MHz | - Application flexibility for LAN on Motherboard (LOM) or embedded solutions <br> - 64-bit addressing for systems with more than 4 Gigabytes of physical memory <br> - Support for new PCI 2.3 interrupt status/control |
| Algorithms that optimally use advanced $\mathrm{PCI}, \mathrm{MWI}$, MRM, and MRL commands | - Efficient bus operations |
| CLKRUN\# Signal | - PCI clock suspension for low power mobile design |
| 3.3 V (5 V tolerant) PCI signaling. | - Flexible system design |

### 2.2 MAC Specific Features

| Features | Benefits |
| :---: | :---: |
| Low-latency transmit and receive queues | - Network packets handled without waiting or buffer overflow |
| IEEE 802.3x compliant flow control support with software controllable pause times and threshold values | - Control over the transmission of pause frames through software or hardware triggering <br> - Frame loss reduced from receive overruns |
| Caches up to 64 packet descriptors in a single burst | - Efficient use of PCI bandwidth |
| Programmable host memory receive buffers (256 Bytes to 16 KBytes) and cache line size (16 Bytes to 256 Bytes) | - Efficient use of PCI bandwidth |
| Wide, optimized internal data path architecture | - Low latency data handling Superior DMA transfer rate performance |
| 64 KByte configurable Transmit and Receive FIFO buffers (default is 16 KB of transmit FIFO space and 24 KB of receive FIFO space). | - No external FIFO memory requirements <br> - FIFO size adjustable to application |
| Descriptor ring management hardware for transmit and receive | - Simple software programming model |
| Optimized descriptor fetching and write-back mechanisms | - Efficient system memory and use of PCl bandwidth |
| Mechanism available for reducing interrupts generated by transmit and receive operations | - Maximizes system performance and throughput |
| Support for transmission and reception of packets up to 16 KBytes | - Enables jumbo frames |

### 2.3 PHY Specific Features

| Features | Benefits |
| :---: | :---: |
| Integrated PHY for 10/100/1000 Mbps operation | - Smaller footprint and lower power dissipation compared to other multi-chip MAC and PHY solutions |
| IEEE 802.3ab Auto-Negotiation support | - Automatic link configuration including speed, duplex, and flow control |
| IEEE 802.3ab PHY compliance and compatibility | - Robust operation over the installed base of Category-5 (CAT-5) twisted pair cabling |
| State-of-the-art DSP architecture implements digital adaptive equalization, echo cancellation, and crosstalk cancellation | - Robust performance in noisy environments <br> - Tolerance of common electrical signal impairments |
| Automatic polarity detection | - Easier network installation and maintenance |
| Automatic detection of cable lengths and MDI versus MDI-X cable at all speeds | - End-to-end wiring tolerance |
| Two-pair and three-pair cable downshift | - Assures link under adverse cable configurations |

### 2.4 Host Offloading Features

| Features | Benefits |
| :--- | :--- |
| Transmit and receive IP, TCP, and UDP checksum off- <br> loading capabilities | - Lower CPU utilization |
| Transmit TCP segmentation | •Increased throughput and lower CPU utilization <br> Large send offload feature (in Microsoft* <br> Windows* XP) compatible |
| Advanced packet filtering | -16 exact matched packets (unicast or multicast) <br> $4096-b i t ~ h a s h ~ f i l t e r ~ f o r ~ m u l t i c a s t ~ f r a m e s ~$ <br> Promiscuous (unicast and multicast) transfer <br> mode support |
| IEEE 802.1q VLAN support with VLAN tag insertion, <br> stripping and packet filtering for up to 4096 VLAN tags | - Ability to create multiple virtual LAN segments |
| Descriptor ring management hardware for transmit <br> and receive | -Optimized fetching and write-back mechanisms for <br> efficient system memory and PCI bandwidth <br> usage |
| 16 KByte jumbo frame support (9KB jumbo frame <br> also supported) | -High throughput for large data transfers on <br> networks supporting jumbo frames |
| Intelligent interrupt generation (multiple packets per <br> interrupt) | -Increased throughput by reducing interrupts <br> generated by transmit and receive operations |

### 2.5 Manageability Features

| Features | Benefits |
| :--- | :--- |
| Manageability features: <br> - SMB port <br> - Alerting Standards Format 1.0 and 2.0 <br> - Advanced Power Management (Wake on LAN) <br> - Advanced Configuration and Power Interface <br> (ACPI) |  |
| On-board SMB port | Network management flexibility |

### 2.6 Additional Device Features

| Features | Benefits |
| :--- | :--- |
| Four activity and link indication outputs that directly <br> drive LEDs | •Link and activity indications (10, 100, and 1000 <br> Mbps) <br> Programmable LED functionality•Software definable function (speed, link, and <br> activity) and blinking allowing flexible LED <br> implementations <br> Single-pin LAN Disable Function <br> Internal PLL for clock generation can use a 25 MHz <br> crystal <br> JTAG (IEEE 1149.1) Test Access Port built in silicon LAN Port enabling/disabling through BIOS <br> control (OS not needed)•Lower component count and system cost |
| On-chip power control circuitry | •Reduced number of on-board power supply <br> regulators <br> Simplified power supply design in less power- <br> critical applications |
| Four software definable pins | •Additional flexibility for LEDs or other low speed <br> I/O devices |
| Supports both little and big endian byte ordering for <br> both 32 and 64 bit systems | •Portable across application architectures |
| Provides loopback capabilities | • Validates silicon integrity |

### 2.7 Technology Features

| Features | Benefits |
| :---: | :---: |
| 196-pin Ball Grid Array (BGA) package | - $15 \mathrm{~mm} \times 15 \mathrm{~mm}$ component occupies same board space as earlier products capable up to $10 / 100$ Mbps operation. |
| Pin compatible with 82551QM, 82540EM and 82540EP controllers | - Enables $10 / 100$ Mbps Fast Ethernet or 1000 Mbps Gigabit Ethernet implementations on the same board with only minor stuffing option changes |
| Implemented in $0.13 \mu$ CMOS process | - Offers lowest geometry to minimize power and size while maintaining Intel quality reliability standards |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (maximum) operating ambient temperature <br> Heat sink or forced airflow not required | - Simple thermal design |
| Typical targeted silicon power dissipation: <br> - 1.1 W @ D0 1000 Mbps <br> - $380 \mathrm{~mW} @ \mathrm{D} 3100 \mathrm{Mbps}$ (wakeup enabled) <br> - 125 mW @ D3 wakeup disabled | - Minimize impact of power requirements for mobile, desktop and workstation applications |

### 3.0 Signal Descriptions

### 3.1 Signal Type Definitions

The signals of the 82541PI/GI/EI controller are electrically defined as follows:

| Name | Definition |
| :--- | :--- |
| I | Input. Standard input only digital signal. |
| O | Output. Standard output only digital signal. |
| TS | Tri-state. Bi-directional tri-state digital input/output signal. |
| STS | Sustained Tri-state. An active low tri-state signal owned and driven by only one agent at a <br> time. The agent that drives an STS pin low must drive it high for at least one clock before letting <br> it float. A new agent cannot start driving an STS signal any sooner than one clock after the <br> previous owner tri-states it. A pullup is required to sustain the inactive state until another agent <br> drives it, and must be provided by the central resource. |
| OD | Open Drain. Wired-OR with other agents. <br> The signaling agent asserts the OD signal, but the signal is returned to the inactive state by a <br> weak pull-up resistor. The pull-up resistor may require two or three clock periods to fully restore <br> the signal to the de-asserted state. |
| A | Analog. PHY analog data signal. |
| P | Power. Power connection, voltage reference, or other reference connection. |

### 3.2 PCI Bus Interface Signals (56)

When the Reset signal (RST\#) is asserted, the 82541PI/GI/EI will not drive any PCI output or bidirectional pins. The Power Management Event signal (PME\#) can be active by configuring manageability functions.
3.2.1 $\quad$ PCI Address, Data and Control Signals (44)

| Symbol | Type | Name and Function |
| :---: | :---: | :---: |
| AD[31:0] | TS | Address and Data. Address and data signals are multiplexed on the same PCl pins. A bus transaction includes an address phase followed by one or more data phases. <br> The address phase is the clock cycle when the Frame signal (FRAME\#) is asserted low. During the address phase AD[31:0] contain a physical address ( 32 bits). For I/O, this is a byte address, and for configuration and memory, a DWORD address. The 82541PI/GI/El device uses little endian byte ordering. <br> During data phases, $A D[7: 0]$ contain the least significant byte (LSB) and $A D[31: 24]$ contain the most significant byte (MSB). |
| CBE[3:0]\# | TS | Bus Command and Byte Enables. Bus command and byte enable signals are multiplexed on the same PCI pins. During the address phase of a transaction, CBE[3:0]\# define the bus command. In the data phase, CBE[3:0]\# are used as byte enables. The byte enables are valid for the entire data phase and determine which byte lanes contain meaningful data. <br> CBEO\# applies to byte 0 (LSB) and CBE3\# applies to byte 3 (MSB). |
| PAR | TS | Parity. The Parity signal is issued to implement even parity across $A D[31: 0]$ and CBE[3:0]\#. PAR is stable and valid one clock after the address phase. During data phases, PAR is stable and valid one clock after either IRDY\# is asserted on a write transaction or TRDY\# is asserted after a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase. <br> When the $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{El}$ controller is a bus master, it drives PAR for address and write data phases, and as a slave device, drives PAR for read data phases. |
| FRAME\# | STS | Cycle Frame. The Frame signal is driven by the $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{El}$ device to indicate the beginning and length of a bus transaction. <br> While FRAME\# is asserted, data transfers continue. FRAME\# is de-asserted when the transaction is in the final data phase. |
| IRDY\# | STS | Initiator Ready. Initiator Ready indicates the ability of the 82541PI/GI/EI controller (as a bus master device) to complete the current data phase of the transaction. IRDY\# is used in conjunction with the Target Ready signal (TRDY\#). The data phase is completed on any clock when both IRDY\# and TRDY\# are asserted. <br> During the write cycle, IRDY\# indicates that valid data is present on AD[31:0]. For a read cycle, it indicates the master is ready to accept data. Wait cycles are inserted until both IRDY\# and TRDY\# are asserted together. The $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{El}$ controller drives IRDY\# when acting as a master and samples it when acting as a slave. |
| TRDY\# | STS | Target Ready. The Target Ready signal indicates the ability of the 82541PI/GI/EI controller (as a selected device) to complete the current data phase of the transaction. TRDY\# is used in conjunction with the Initiator Ready signal (IRDY\#). A data phase is completed on any clock when both TRDY\# and IRDY\# are sampled asserted. <br> During a read cycle, TRDY\# indicates that valid data is present on AD[31:0]. For a write cycle, it indicates the target is ready to accept data. Wait cycles are inserted until both IRDY\# and TRDY\# are asserted together. The 82541PI/GI/EI device drives TRDY\# when acting as a slave and samples it when acting as a master. |
| STOP\# | STS | Stop. The Stop signal indicates the current target is requesting the master to stop the current transaction. As a slave, the 82541PI/GI/El controller drives STOP\# to request the bus master to stop the transaction. As a master, the $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{El}$ controller receives STOP\# from the slave to stop the current transaction. |


| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| IDSEL\# | I | Initialization Device Select. The Initialization Device Select signal is used by the <br> $82541 P I / G I / E l ~ a s ~ a ~ c h i p ~ s e l e c t ~ s i g n a l ~ d u r i n g ~ c o n f i g u r a t i o n ~ r e a d ~ a n d ~ w r i t e ~ t r a n s a c t i o n s . ~$ |
| DEVSEL\# | STS | Device Select. When the Device Select signal is actively driven by the $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{El}$, it <br> signals notifies the bus master that it has decoded its address as the target of the <br> current access. As an input, DEVSEL\# indicates whether any device on the bus has <br> been selected. |
| VIO | P | VIO. The VIO signal is a voltage reference for the PCI interface (3.3 V or 5 V PCI <br> signaling environment). It is used as the clamping voltage. <br> Note: VIO should be connected to 3.3V Aux or 5V Aux in order to be compatible with <br> the PullUp clamps spec. |

### 3.2.2 Arbitration Signals (2)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| REQ\# | TS | Request Bus. The Request Bus signal is used to request control of the bus from the <br> arbiter. This signal is point-to-point. |
| GNT\# | I | Grant Bus. The Grant Bus signal notifies the 82541PI/GI/EI that bus access has been <br> granted. This is a point-to-point signal. |

### 3.2.3 Interrupt Signal (1)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| INTA\# | TS | Interrupt A. Interrupt $A$ is used to request an interrupt of the 82541PI/GI/EI. It is an <br> active low, level-triggered interrupt signal. |

### 3.2.4 System Signals (4)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| CLK | I | PCI Clock. The PCI Clock signal provides timing for all transactions on the PCI bus and <br> is an input to the 82541PI/GI/EI device. All other PCI signals, except the Interrupt A <br> (INTA\#) and PCI Reset signal (RST\#), are sampled on the rising edge of CLK. All other <br> timing parameters are defined with respect to this edge. |
| M66EN | I | 66 MHz Enable. M66EN indicates whether the system bus is enabled for 66MHz |$|$| RCI Reset. When the PCI Reset signal is asserted, all PCI output signals, except the |
| :--- |
| Rower Management Event signal (PME\#), are floated and all input signals are ignored. |
| The PME\# context is preserved, depending on power management settings. |
| Most of the internal state of the 82541PI/GI/EI is reset on the de-assertion (rising edge) |
| of RST\#. |

### 3.2.5 Error Reporting Signals (2)

| Symbol | Type | Name and Function |
| :---: | :--- | :--- |
| SERR\# | OD | System Error. The System Error signal is used by the 82541PI/GI/EI controller to <br> report address parity errors. SERR\# is open drain and is actively driven for a single PCI <br> clock when reporting the error. |
| PERR\# | STS | Parity Error. The Parity Error signal is used by the 82541PI/GI/EI controller to report <br> data parity errors during all PCI transactions except by a Special Cycle. PERR\# is <br> sustained tri-state and must be driven active by the 82541PI/GI/EI controller two data <br> clocks after a data parity error is detected. The minimum duration of PERR\# is one <br> clock for each data phase a data parity error is present. |

### 3.2.6 Power Management Signals (4)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| LAN_ <br> PWRGD | I | Power Good (Power-on Reset). The Power Good signal is used to indicate that stable <br> power is available for the 82541PI/GI/EI. When the signal is low, the 82541PI/GI/EI <br> holds itself in reset state and floats all PCI signals. |
| PME\# | OD | Power Management Event. The 82541PI/GI/EI device drives this signal low when it <br> receives a wake-up event and either the PME Enable bit in the Power Management <br> Control/Status Register or the Advanced Power Management Enable (APME) bit of the <br> Wake-up Control Register (WUC) is 1b. |
| AUXPWR | I | Auxiliary Power. If the Auxiliary Power signal is high, then auxiliary power is available <br> and the 82541PI/GI/El device should support the D3cold power state. |

### 3.2.7 SMB Signals (3)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| SMBCLK | TS <br> OD | SMB Clock. The SMB Clock signal is an open drain signal for serial SMB interface. |
| SMBDATA | TS <br> OD | SMB Data. The SMB Data signal is an open drain signal for serial SMB interface. |
| SMBALRT\# <br> IPCI_PWR <br> GOOD | TS <br> OD | Multiplexed pin: SMB Alert, PWRGOOD. The SMB Alert signal is open drain for <br> serial SMB interface. The signal acts as an interrupt pin of a slave device on the <br> SMBUS in TCO mode. (82559 mode). <br> In ASF mode, this signal acts as PWRGOOD input. |

Note: If the SMB is disconnected, then an external pullup should be used for these pins.

### 3.3 EEPROM and Serial FLASH Interface Signals (9)

| Symbol | Type | Name and Function |
| :---: | :---: | :---: |
| EE_MODE | I | EEPROM Mode. The EEPROM Mode pin is used to select the interface and source of the EEPROM used to initialize the device. For a Mlcrowire* EEPROM on the standard EEPROM pins, tie this pin to ground with a $1 \mathrm{~K} \Omega$ pull-down resistor (for the 82541PI, use a $100 \Omega$ pull-down resistor instead). For an Serial Peripheral Interface (SPI*) EEPROM attached to the Flash memory pins, leave this pin unconnected. |
| EE_DI | 0 | EEPROM Data Input. The EEPROM Data Input pin is used for output to the memory device. |
| EE_DO | I | EEPROM Data Output. The EEPROM Data Output pin is used for input from the memory device. The EE_DO includes an internal pull-up resistor. |
| EE_CS | 0 | EEPROM Chip Select. The EEPROM Chip Select signal is used to enable the device. |
| EE_SK | 0 | EEPROM Serial Clock. The EEPROM Shift Clock provides the clock rate for the EEPROM interface, which is approximately 1 MHz for Microwire* and 2 MHZ for SPI. |
| FLSH_CE\# | 0 | FLASH Chip Enable Output. Used to enable FLASH device. |
| FLSH_SCK | 0 | FLASH Serial Clock Output. The clock rate of the serial FLASH interface is approximately 1 MHz . |
| FLSH_SI | 0 | FLASH Serial Data Input. This pin is an output to the memory device. |
| FLSH_SO/ <br> LAN_DISABLE\# | 1 | FLASH Serial Data Output / LAN Disable. This pin is an input from the FLASH memory. Alternatively, the pin can be used to disable the LAN port from a system GP (General Purpose) port. It has an internal pullup device. If the 82541PI/GI/EI is not using Flash functionality, the pin should be connected to external pull-up resistor. <br> If this pin is used as LAN_DISABLE\#, the device goes to low power state and the LAN port is disabled when the pin is sampled low on rising edge of PCl reset. |

### 3.4 Miscellaneous Signals

### 3.4.1 LED Signals (4)

| Symbol | Type | Name and Function |
| :---: | :--- | :--- |
| LED0 / LINKUP\# | O | LED0 / LINK Up. Programmable LED indication. Defaults to indicate link <br> connectivity. |
| LED1 / ACT\# | O | LED1 / Activity. Programmable LED indication. Defaults to flash to indicate <br> transmit or receive activity. |
| LED2 / LINK100\# | O | LED2 / LINK 100. Programmable LED indication. Defaults to indicate link at <br> 100 Mbps. |
| LED3 / LINK1000\# | O | LED3 / LINK 1000. Programmable LED indication. Defaults to indicate link at <br> 1000 Mbps. |

### 3.4.2 Other Signals (4)

| Symbol | Type | Name and Function |
| :---: | :---: | :---: |
| SDP[3:0] | TS | Software Defined Pin. The Software Defined Pins are reserved and programmable <br> with respect to input and output capability. These default to input signals upon power-up <br> but may be configured differently by the EEPROM. The upper two bits may be mapped <br> to the General Purpose Interrupt bits if they are configured as input signals. |

### 3.5 PHY Signals

### 3.5.1 Crystal Signals (2)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| XTAL1 | I | Crystal One. The Crystal One pin is a $25 \mathrm{MHz}+/-30$ ppm input signal. It should be <br> connected to a crystal, and the other end of the crystal should be connected to XTAL2. |
| XTAL2 | O | Crystal Two. Crystal Two is the output of an internal oscillator circuit used to drive a <br> crystal into oscillation. |

### 3.5.2 Analog Signals (10)

| Symbol | Type | Name and Function |
| :---: | :---: | :---: |
| MDI[0]+/- | A | Media Dependent Interface [0]. <br> 1000BASE-T: In MDI configuration, MDI[0]+/- corresponds to BI _DA+/-, and in MDI-X configuration, MDI[0]+/- corresponds to $\mathrm{BI} \_\mathrm{DB}+/-$. <br> 100BASE_TX: In MDI configuration, MDI[0]+/- is used for the transmit pair, and in MDI-X configuration, MDI[0]+/- is used for the receive pair. <br> 10BASE-T: In MDI configuration, MDI[0]+/- is used for the transmit pair, and in MDI-X configuration, MDI[0]+/- is used for the receive pair. |
| MDI[1]+/- | A | Media Dependent Interface [1]. <br> 1000BASE-T: In MDI configuration, MDI[1]+/- corresponds to BI_DB+/-, and in MDI-X configuration, MDI[1]+/- corresponds to $\mathrm{BI} \_\mathrm{DA}+/$-. <br> 100BASE_TX: In MDI configuration, MDI[1]+/- is used for the receive pair, and in MDI-X configuration, MDI[1]+/- is used for the transit pair. <br> 10BASE-T: In MDI configuration, MDI[1]+/- is used for the receive pair, and in MDI-X configuration, MDI[1]+/- is used for the transit pair. |
| MDI[2]+/- | A | Media Dependent Interface [2]. <br> 1000BASE-T: In MDI configuration, MDI[2]+/- corresponds to BI_DC+/-, and in MDIX configuration, MDI[2]+/- corresponds to BI_DD+/-. <br> 100BASE_TX: Unused. <br> 10BASE-T: Unused. |
| MDI[3]+/- | A | Media Dependent Interface [3]. <br> 1000BASE-T: In MDI configuration, MDI[3]+/- corresponds to BI_DC+/-, and in MDIX configuration, MDI[3]+/- corresponds to BI_DD+/-. <br> 100BASE_TX: Unused. <br> 10BASE-T: Unused. |


| IEEE_TEST- | A | IEEE test pin output minus. Used to gain access to the internal PHY clock for <br> 1000BASE-T IEEE physical layer conformance testing. |
| :--- | :--- | :--- |
| IEEE_TEST+ | A | Analog test pin output plus. Used to gain access to the internal PHY clock for <br> 1000BASE-T IEEE physical layer conformance testing. |

### 3.6 Test Interface Signals (6)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| TEST | I | Test Enable. Enables test mode. <br> Normal mode: connect to VSS. |
| JTAG_TCK | I | JTAG Test Access Port Clock. |
| JTAG_TDI | I | JTAG Test Access Port Data In. |
| JTAG_TDO | O | JTAG Test Access Port Data Out. |
| JTAG_TMS | I | JTAG Test Access Port Mode Select. |
| JTAG_TRST\# | I | JTAG Test Access Port Reset. This is an active low reset signal for JTAG. <br> To disable the JTAG interface, this signal should be terminated using a pull- <br> down resistor to ground. It must not be left unconnected. |

### 3.7 Power Supply Connections

### 3.7.1 Digital and Analog Supplies

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| 3.3 V | P | 3.3V I/O Power Supply. |
| Analog_1.8V | P | 1.8 V Analog Power Supply. |
| CLKR_1.8V | P | 1.8 V analog power supply for the clock recovery. |
| XTAL_1.8V | P | Input power for the XTAL regulator. |
| 1.2 V | P | 1.2 V Power supply. For analog, CSA, and digital circuits. |
| Analog_1.2V | P | 1.2V Analog Power Supply. |
| PLL_1.2V | P | Input power for the ICS regulator. |

### 3.7.2 Grounds, Reserved Pins and No Connects

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| VSS | P | Ground. |
| AVSS | P | Shared analog Ground. |
| RSVD_VSS | P | Reserved Ground. This pin is reserved by Intel and may have factory test functions. <br> For normal operation, connect to ground. |
| RSVD_NC | P | Reserved No connect. This pin is reserved by Intel and may have factory test <br> functions. For normal operation, do not connect any circuit to these pins. Do not <br> connect pull-up or pull-down resistors. |
| NC | P | No Connect. This pin is not connected internally. |

### 3.7.3 Voltage Regulation Control Signals (2)

| Symbol | Type | Name and Function |
| :--- | :--- | :--- |
| CTRL_12 | A | 1.2 V Control. LDO voltage regulator output to drive external PNP pass transistor. If <br> 1.2 V is already present in the system, leave output unconnected. To achieve optimal D3 <br> power consumption, leave the output unconnected and use a high-efficiency external <br> switching regulator. |
| CTRL_18 | A | 1.8 V Control. LDO voltage regulator output to drive external PNP pass transistor. If <br> 1.8 V is already present in the system, leave output unconnected. To achieve optimal D3 <br> power consumption, leave the output unconnected and use a high-efficiency external <br> switching regulator. |

### 4.0 Voltage, Temperature, and Timing Specifications

### 4.1 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings ${ }^{\text {a }}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD (3.3) | DC supply voltage on 3.3 V pins with respect to VSS | VSS - 0.5 | 4.6 | V |
| VDD (1.8) | DC supply voltage on 1.8 V pins with respect to VSS | VSS - 0.5 | $\begin{gathered} 2.5 \text { or } \\ \operatorname{VDD}(1.8)+0.5^{b} \end{gathered}$ | V |
| VDD (1.2) | DC supply voltage on 1.2 V pins with respect to VSS | VSS - 0.5 | $\begin{gathered} 1.7 \text { or } \\ \operatorname{VDD}(1.2)+0.5^{\mathrm{c}} \end{gathered}$ | V |
| VDD | DC supply voltage | VSS - 0.5 | 4.6 | V |
| VI / VO | Input voltage | VSS - 0.5 | $4.6{ }^{\text {d }}$ | V |
| 10 | Output current |  | 40 | mA |
| TSTG | Storage temperature range | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | ESD per MIL_STD-883 Test Method 3015, Specification 2001V Latchup Over/Undershoot: 150 mA, 125 C |  | VDD overstress: <br> $\operatorname{VDD}(3.3)$ * (7.2 V) | V |

a. Maximum ratings are referenced to ground (VSS). Permanent device damage is likely to occur if the ratings in this table are exceeded. These values should not be used as the limits for normal device operations.
b. The maximum value is the lesser value of 2.5 V or $\mathrm{VDD}(2.5)+0.5 \mathrm{~V}$. This specification applies to biasing the device to a steady state for an indefinite duration. During normal device power-up, explicit power sequencing is not required.
c. The maximum value is the lesser value of 1.7 V or $\mathrm{VDD}(2.5)+0.5 \mathrm{~V}$.
d. The maximum value must also be less than VIO .

### 4.2 Targeted Recommended Operating Conditions

### 4.2.1 General Operating Conditions

Table 2. Recommended Operating Conditions (Sheet 1 of 2) ${ }^{\text {a }}$

| Symbol | Parameter | Min | Unit |  |
| :--- | :--- | :---: | :---: | :---: |
| VDD (3.3) | DC supply voltage on 3.3 V pins | 3.0 | 3.6 | V |
| VDD (1.8) | DC supply voltage on 1.8 V pins ${ }^{\mathrm{b}}$ | $1.71^{\mathrm{c}}$ | 1.89 | V |
| VDD (1.2) | DC supply voltage on 1.2 V pins | $1.14^{\mathrm{d}}$ | 1.26 | V |
| VIO | PCI bus reference voltage | 3.0 | 5.25 | V |
| $\mathrm{tR} / \mathrm{tF}$ | Input rise/fall time (normal input) | 0 | 200 | ns |

Table 2. Recommended Operating Conditions (Sheet 2 of 2) ${ }^{\text {a }}$

| Symbol | Parameter | Max | Unit |  |
| :--- | :--- | :---: | :---: | :---: |
| tr/tf | input rise/fall time (Schmitt input) | 0 | 10 | ms |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature range <br> (ambient) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature |  | $\leq 125$ | ${ }^{\circ} \mathrm{C}$ |

a. Sustained operation of the device at conditions exceeding these values, even if they are within the absolute maximum rating limits, might result in permanent damage
b. It is recommended for 3.3 V pins to be of a value greater than 1.8 V pins, with a value greater than 1.2 V pins, during powerup ( 3.3 V pins $>1.8 \mathrm{~V}$ pins $>1.2 \mathrm{~V}$ pins). However, voltage sequencing is not a strict requirement if the power supply ramp is faster than approximately 20 ms .
c. The value listed in this table is for external voltage regulation. If the internal voltage regulator is used, the minimum value is 1.674 V .
d. The value listed in this table is for external voltage regulation. If the internal voltage regulator is used, the minimum value is 1.116 V .

### 4.2.2 Voltage Ramp and Sequencing Recommendations

Table 3. 3.3V Supply Voltage Ramp

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Rise Time | Time from 10\% to 90\% mark | 0.1 | $100^{\mathrm{a}}$ | ms |
| Monotonicity | Voltage dip allowed in ramp |  | 0 | mV |
| Slope | Ramp rate at any time between 10\% to 90\% |  | 28800 | $\mathrm{~V} / \mathrm{s}$ |
| Operational <br> Range | Voltage range for normal operating conditions | 3 | 3.6 | V |
| Ripple | Maximum voltage ripple at a bandwith equal <br> to 50 MHz |  | 70 | mV |
| Overshoot | Maximum voltage allowed |  | 4 | V |

a. Good design practices achieve voltage ramps to within the regulation bands in approximately 20 ms or less.

Table 4. 1.8 V Supply Voltage Ramp

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Rise Time | Time from 10\% to 90\% mark | 0.1 | $100^{\mathrm{a}}$ | ms |
| Monotonicity | Voltage dip allowed in ramp | 0 | mV |  |
| Slope | Ramp rate at any time between 10\% to 90\% |  | 57600 | $\mathrm{~V} / \mathrm{s}$ |
| Operational <br> Range | Voltage range for normal operating conditions <br> (PNP's) | 1.674 | 1.89 | V |
| Operational <br> Range | Voltage range for normal operating conditions <br> (PNP's) | $-7 \%$ | $5 \%$ | $\%$ |
| Operational <br> Range | Voltage range for normal operating conditions <br> (external regulator) | 1.71 | 1.89 | V |
| Operational <br> Range | Voltage range for normal operating conditions <br> (external regulator) | $-5 \%$ | $5 \%$ | $\%$ |
| Ripple | Maximum voltage ripple at a bandwith equal <br> to 50 MHz | mV |  |  |

Table 4. 1.8 V Supply Voltage Ramp

| Overshoot | Maximum voltage allowed |  | 2.2 | V |
| :--- | :--- | :--- | :--- | :--- |
| Output <br> Capacitance | Capacitance range when using PNP circuit | 4.7 | 20 | $\mu \mathrm{~F}$ |
| Input <br> Capacitance | Capacitance range when using PNP circuit | 4.7 | 20 | $\mu \mathrm{~F}$ |
| Capacitance <br> ESR | Equivalent series resistance of output <br> capacitance $^{C}$ | 5 | 100 | $\mathrm{~m} \Omega$ |
| IctrI_18 | Maximum output current rating to CTRL_18 |  | 20 | mA |

a. Good design practices achieve voltage ramps to within the regulation bands in approximately 20 ms or less.
b. Operating with an internal regulator (PNP) supports a wider tolerance output voltage due to process tracking.
c. Tantalum capacitors must not be used.

Table 5. $\quad 1.2 \mathrm{~V}$ Supply Voltage Ramp

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Rise Time | Time from 10\% to 90\% mark | 0.025 |  | ms |
| Monotonicity | Voltage dip allowed in ramp |  | 0 | mV |
| Slope | Ramp rate at any time between 10\% to 90\% |  | 38400 | V/s |
| Operational Range | Voltage range for normal operating conditions (PNP's) ${ }^{\text {a }}$ | 1.116 | 1.26 | V |
| Operational Range | Voltage range for normal operating conditions (PNP's) | -7\% | 5\% | \% |
| Operational Range | Voltage range for normal operating conditions (external regulator) | 1.14 | 1.26 | V |
| Operational Range | Voltage range for normal operating conditions (external regulator) | -5\% | 5\% | \% |
| Ripple | Maximum voltage ripple at a bandwith equal to 50 MHz |  | 20 | mV |
| Overshoot | Maximum voltage allowed |  | 1.45 | V |
| Output Capacitance | Capacitance range when using PNP circuit | 4.7 | 20 | $\mu \mathrm{F}$ |
| Input Capacitance | Capacitance range when using PNP circuit | 4.7 | 20 | $\mu \mathrm{F}$ |
| Capacitance ESR | Equivalent series resistance of output capacitance ${ }^{\text {b }}$ | 5 | 100 | $\mathrm{m} \Omega$ |
| Ictrl_12 | Maximum output current rating to CTRL_12 |  | 20 | mA |

a. Operating with an internal regulator (PNP) supports a wider tolerance output voltage due to process tracking.
b. Tantalum capacitors must not be used.

Note: In any case or time period (greater than 1 ns ), the supply voltage should comply with $3.3 \mathrm{~V}>1.8 \mathrm{~V}$ $>1.2 \mathrm{~V}$. This is important to avoid stress in the ESD protection circuits. After 3.3 V reaches $10 \%$ of its final value, all voltage rails ( 1.8 V and 1.2 V ) have 150 ms to reach their final operating values.

### 4.3 DC Specifications

Table 6. DC Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| VDD (3.3) | DC supply voltage on 3.3 V <br> pins |  | 3.00 | 3.3 | 3.60 | V |
| VDD (1.8) | DC supply voltage on 1.8 V <br> pins |  | $1.71^{\mathrm{a}}$ | 1.8 | 1.89 | V |
| VDD (1.2) | DC supply voltage on 1.2 V <br> pins |  | $1.14^{\mathrm{b}}$ | 1.2 | 1.26 | V |

a. The value listed in this table is for external voltage regulation. If the internal voltage regulator is used, the minimum value is 1.67 V .
b. The value listed in this table is for external voltage regulation. If the internal voltage regulator is used, the minimum value is 1.12 V .

Table 7. Power Specifications - D0a

|  | D0a |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unplugged no link |  | @10 Mbps |  | @100 Mbps |  | @ 1000 Mbps |  |
|  | Typ Icc $(\mathrm{mA})^{\mathrm{a}}$ | $\begin{aligned} & \text { Max Icc } \\ & (\mathrm{mA})^{\mathrm{b}} \end{aligned}$ | Typ Icc $(\mathrm{mA})^{a}$ | $\begin{gathered} \text { Max Icc } \\ (\mathrm{mA})^{\mathrm{b}} \end{gathered}$ | Typ Icc $(\mathrm{mA})^{\mathrm{a}}$ | $\begin{aligned} & \text { Max Icc } \\ & (\mathrm{mA})^{\mathrm{b}} \end{aligned}$ | Typ Icc $(\mathrm{mA})^{a}$ | Max Icc $(\mathrm{mA})^{b}$ |
| 3.3 V | 3 mA | 5 mA | 5 mA | 10 mA | 13 mA | 15 mA | 30 mA | 40 mA |
| 1.8 V | 14 mA | 15 mA | 85 mA | 85 mA | 110 mA | 115 mA | 315 mA | 320 mA |
| 1.2V | 30 mA | 35 mA | 85 mA | 90 mA | 90 mA | 100 mA | 380 mA | 400 mA |
| Total Device Power | 75 mW |  | 270 mW |  | 355 mW |  | 1.1 W | 1.2 W |

a. Typical conditions: operating temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=25 \mathrm{C}$, nominal voltages, moderate network traffic at full duplex, and PCI 33 MHz system interface.
b. Maximum conditions: minimum operating temperature $\left(T_{A}\right)$ values, maximum voltage values, continuous network traffic at full duplex, and PCl 33 MHz system interface.

Table 8. Power Specifications - D3cold

|  | D3cold - wake-up enabled ${ }^{\text {a }}$ |  |  |  |  |  | D3cold-wake disabled |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | unplugged link |  | @10 Mbps |  | @100 Mbps |  |  |  |
|  | Typ Icc $(\mathrm{mA})^{\mathrm{b}}$ | $\begin{aligned} & \text { Max Icc } \\ & (\mathrm{mA})^{c} \end{aligned}$ | Typ Icc (mA) ${ }^{a}$ | Max Icc $(m A)^{b}$ | Typ Icc $(m A)^{a}$ | $\begin{aligned} & \operatorname{Max~Icc} \\ & (\mathrm{mA})^{\mathrm{b}} \end{aligned}$ | Typ Icc (mA) ${ }^{a}$ | $\begin{gathered} \text { Max Icc } \\ (\mathrm{mA})^{\mathrm{b}} \end{gathered}$ |
| 3.3 V | 2 mA | 3 mA | 2 mA | 3 mA | 2 mA | 3 mA | 4 mA | 5 mA |
| 1.8 V | 14 mA | 15 mA | 20 mA | 25 mA | 110 mA | 115 mA | 1 mA | 2 mA |
| 1.2V | 21 mA | 25 mA | 30 mA | 35 mA | 80 mA | 85 mA | 7 mA | 10 mA |
| Total Device Power | 60 mW |  | 80 mW |  | 305 mW |  | 25 mW |  |

a. At 1000 Mbps , power consumption is not shown since the controller switches to the $10 / 100 \mathrm{Mbps}$ state before entering D3 to conserve power.
b. Typical conditions: operating temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=25 \mathrm{C}$, nominal voltages, moderate network traffic at full duplex, and PCl 33 MHz system interface.
c. Maximum conditions: minimum operating temperature $\left(T_{A}\right)$ values, maximum voltage values, continuous network traffic at full duplex, and PCl 33 MHz system interface.

Table 9. Power Specifications $D(r)$ Uninitialized

|  | D(r) Uninitialized (FLSH_SO/LAN_DISABLE\# = 0) |  |
| :---: | :---: | :---: |
|  | Typ Icc (mA) | Max Icc (mA) |
| $3.3 V$ | 5 mA | 10 mA |
| 1.8 V | 1 mA | 2 mA |
| $\mathbf{1 . 2 V}$ | 12 mA | 15 mA |
| Total <br> Device <br> Power | 35 mW |  |

Table 10. Power Specifications - Complete Subsystem

|  | Complete Subsystem (Reference Design) Including Magnetics, LED, Regulator Circuits |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3cold - wake disabled |  | D3cold wakeenabled @ 10 Mbps |  | D0 @100 Mbps active |  | D0 @ <br> 1000 Mbps active |  |
|  | Typ Icc (mA) ${ }^{a}$ | $\begin{aligned} & \text { Max Icc } \\ & (\mathrm{mA})^{\mathrm{b}} \end{aligned}$ | Typ Icc (mA) ${ }^{a}$ | Max Icc $(\mathrm{mA})^{\mathrm{b}}$ | Typ Icc $(m A)^{a}$ | Max Icc $(\mathrm{mA})^{\mathrm{b}}$ | Typ Icc $(m A)^{a}$ | $\begin{aligned} & \text { Max Icc } \\ & (\mathrm{mA})^{\mathrm{b}} \end{aligned}$ |
| 3.3 V | 4 | 5 | 7 | 10 | 12 | 15 | 33 | 45 |
| 1.8 V | 1 | 7 | 2 | 30 | 35 | 135 | 140 | 410 |
| 1.2 V |  | 7 | 10 | 30 | 35 | 80 | 85 | 380 |
| Subsystem 3.3V Current |  | 10 |  | 40 |  | 120 |  | 710 |

a. Typical conditions: operating temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=25 \mathrm{C}$, nominal voltages, moderate network traffic at full duplex, and PCl 33 MHz system interface.
b. Maximum conditions: minimum operating temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ values, maximum voltage values, continuous network traffic at full duplex, and PCI 33 MHz system interface.

Table 11. I/O Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input high voltage | 3.3 V PCI | 0.5 * VDD (3.3) |  | $\begin{gathered} \hline \mathrm{VDD}(3.3) \text { or } \\ \mathrm{VIO} \end{gathered}$ | V |
|  |  | SMB | 2.1 |  | $\begin{gathered} \hline \text { VDD(3.3) or } \\ \text { VIO } \end{gathered}$ |  |
| VIL | Input low voltage | Non-SMB ${ }^{\text {a }}$ | VSS |  | 0.3 * VDD (3.3) | V |
|  |  | SMB | VSS |  | 0.8 |  |
| IIN | Input current | $0<\mathrm{VIN}<\mathrm{VDD}(3.3)$ | -10 |  | 10 | $\mu \mathrm{A}$ |
|  | Input with pulldown resistor (50 $K \Omega$ ) | $\mathrm{VIN}=\mathrm{VDD}(3.3)$ | 28 |  | 191 |  |
|  | Inputs with pull-up resistor ( $50 \mathrm{~K} \Omega$ ) | $\mathrm{VIN}=\mathrm{VSS}$ | -28 |  | -191 |  |
| IOL | Output low current | $3.3 \mathrm{VPCl}^{\text {b }}$ |  |  | 2.09 | mA |
|  |  | $0 \leq \mathrm{V}_{\text {OUT }} \leq 3.6 \mathrm{~V}$ |  |  | 100 * V OUT |  |
|  |  | $0 \leq \mathrm{V}_{\text {OUT }} \leq 1.3 \mathrm{~V}$ | 48 * $\mathrm{V}_{\text {OUT }}$ |  |  |  |
|  |  | $1.3 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 3.6 \mathrm{~V}$ | 5.7 * $\mathrm{V}_{\mathrm{OUT}^{+}} 55$ |  |  |  |
| IOH | Output high current: | $\begin{aligned} & 0 \leq\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OUT}}\right) \leq \\ & 3.6 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & -74 \text { * }\left(\mathrm{V}_{\mathrm{DD}}-\right. \\ & \left.\mathrm{V}_{\mathrm{OUT}}\right) \end{aligned}$ | mA |
|  |  | $\begin{aligned} & 0 \leq\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OUT}}\right) \leq \\ & 1.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -32 \text { * }\left(\mathrm{V}_{\mathrm{DD}}-\right. \\ & \left.\mathrm{V}_{\text {OUT }}\right) \end{aligned}$ |  |  |  |
|  |  | $\begin{aligned} & 1.2 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {OUT }}\right) \leq \\ & 1.9 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline-11 \text { * }\left(\mathrm{V}_{\mathrm{DD}}-\right. \\ & \left.\mathrm{V}_{\mathrm{OUT}}\right)-25.2 \end{aligned}$ |  |  |  |
|  |  | $\begin{aligned} & 1.9 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OUT}}\right) \leq \\ & 3.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1.8^{*}\left(\mathrm{~V}_{\mathrm{DD}}{ }^{-}\right. \\ & \left.\mathrm{V}_{\text {OUT }}\right)-42.7 \end{aligned}$ |  |  |  |
| VOH | Output high voltage: $3.3 \mathrm{~V} \mathrm{PCI}$ | $1 O H=-500 \mathrm{~A}$ | 0.9 * VDD (3.3) |  |  | V |
| VOL | Output low voltage: $3.3 \mathrm{~V} \mathrm{PCI}$ | $\mathrm{IOL}=1500 \mathrm{~A}$ |  |  | 0.1 * VDD (3.3) | V |
| IOZ | Off-state output leakage current | $\mathrm{VO}=\mathrm{VDD}$ or VSS | -10 |  | 10 | $\mu \mathrm{A}$ |
| IOS | Output short circuit current |  |  |  | -250 |  |
| CIN | Input capacitance ${ }^{\text {c }}$ | Input and bidirectional buffers |  | 8 |  | pF |

a. This is only applicable to the 82541 PI . The maximum VIL is 0.6 V for the following pins: $\mathrm{A} 13, \mathrm{C} 5, \mathrm{C} 8, \mathrm{~J} 4, \mathrm{~L} 7, \mathrm{~L} 13, \mathrm{~L} 12, \mathrm{M} 8, \mathrm{M} 12$, M13, N10, N11, N13, N14, P9, and P13
b. This is only applicable to the 82541PI
c. $V_{D D}(3.3)=0 V ; T_{A}=25 \mathrm{C} ; f=1 \mathrm{Mhz}$

### 4.4 AC Characteristics

Table 12. AC Characteristics: 3.3 V Interfacing

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| PCICLK | Clock frequency in PCI mode |  |  | 66 | MHz |

Table 13. $\mathbf{2 5} \mathbf{~ M H z}$ Clock Input Requirements

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fi_TX_CLK $^{\text {TX_CLK_IN frequency }}{ }^{\text {a }}$ | $25-50 \mathrm{ppm}$ | 25 | $25+50$ <br> ppm | MHz |  |

a. This parameter applies to an oscillator connected to the Crystal One (XTAL1) input. Alternatively, a crystal may be connected to XTAL1 and XTAL2 as the frequency source for the internal oscillator.

Table 14. Reference Crystal Specification Requirements

| Specification | Value |
| :--- | :--- |
| Vibrational Mode | Fundamental |
| Nominal Frequency | 25.000 MHz at $25^{\circ} \mathrm{C}$ |
| Frequency Tolerance | $\pm 30 \mathrm{ppm}$ |
| Temperature Stability | $\pm 30 \mathrm{ppm}$ at $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Calibration Mode | Parallel |
| Load Capacitance | 20 pF to 24 pF |
| Shunt Capacitance | 6 pF maximum |
| Series Resistance, Rs | 50 W maximum |
| Drive Level | 0.5 mW maximum |
| Aging | $\pm 5.0 \mathrm{ppm}$ per year maximum |
| Insulation Resistance | $500 \mathrm{M} \Omega$ at DC 100 V |

Table 15. Link Interface Clock Requirements

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| fGTX $^{\text {a }}$ | GTX_CLK frequency |  | 125 |  | MHz |

[^0]Table 16. EEPROM Interface Clock Requirements

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| fSK | Microwire EEPROM Clock |  |  | 1 | MHz |
|  | SPI EEPROM Clock |  |  | 2 | MHz |

Table 17. AC Test Loads for General Output Pins

| Symbol | Signal Name | Value | Units |
| :--- | :--- | :---: | :---: |
| CL | TDO | 10 | pF |
| CL | PME\#, SDP[3:0] | 16 | pF |
| CL | EE_DI, EE_SK | 18 | pF |
| CL | LED[3:0] | 20 | pF |



Figure 1. AC Test Loads for General Output Pins

### 4.5 Timing Specifications

### 4.5.1 PCl Bus Interface

### 4.5.1.1 PCI Bus Interface Clock

Table 18. PCI Bus Interface Clock Parameters

| Symbol | Parameter ${ }^{\text {a }}$ | PCI 66 MHz |  | PCI 33 MHz |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| TCYC | CLK cycle time | 15 | 30 | 30 |  | ns |
| TH | CLK high time | 6 |  | 11 |  | ns |
| TL | CLK low time | 6 |  | 11 |  | ns |
|  | CLK slew rate | 1.5 | 4 | 1 | 4 | V/ns |
|  | RST\# slew rate ${ }^{\text {b }}$ | 50 |  | 50 |  | $\mathrm{mV} / \mathrm{ns}$ |

a. Rise and fall times are specified in terms of the edge rate measured in $\mathrm{V} / \mathrm{ns}$. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform as shown.
b. The minimum RST\# slew rate applies only to the rising (de-assertion) edge of the reset signal and ensures that system noise cannot render a monotonic signal to appear bouncing in the switching range.


Figure 1. PCI Timing Clock

### 4.5.1.2 $\quad \mathrm{PCI}$ Bus Interface Timing

Table 19. PCI Bus Interface Timing Parameters

| Symbol | Parameter | PCI 66 MHz |  | PCI 33 MHz |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |
| TVAL | CLK to signal valid delay: bussed <br> signals | 2 | 6 | 2 | 11 | ns |
| TVAL(ptp) | CLK to signal valid delay: point- <br> to-point signals | 2 | 6 | 2 | 12 | ns |
| TON | Float to active delay | 2 |  | 2 |  | ns |
| TOFF | Active to float delay |  | 14 |  | 28 | ns |
| TSU | Input setup time to CLK: bussed <br> signals | 3 |  | 7 |  | ns |
| TSU(ptp) | Input setup time to CLK: point-to- <br> point signals | 5 |  | 10,12 |  | ns |
| TH | Input hold time from CLK | 0 |  | 0 |  | ns |

## NOTES:

1. Output timing measurements are as shown.
2. REQ\# and GNT\# signals are point-to-point and have different output valid delay and input setup times than bussed signals. GNT\# has a setup of 10 ns ; REQ\# has a setup of 12 ns . All other signals are bussed.
3. Input timing measurements are as shown.


Figure 2. PCI Bus Interface Output Timing Measurement


Figure 3. PCI Bus Interface Input Timing Measurement Condition

Table 20. PCI Bus Interface Timing Measurement Conditions

| Symbol | Parameter | PCI 66 MHz <br> 3.3 v | Unit |
| :--- | :--- | :---: | :---: |
| VTH | Input measurement test voltage (high) | $0.6 * \mathrm{VCC}$ | V |
| VTL | Input measurement test voltage (low) | $0.2 * \mathrm{VCC}$ | V |
| VTEST | Output measurement test voltage | $0.4 * \mathrm{VCC}$ | V |
|  | Input signal slew rate | 1.5 | $\mathrm{~V} / \mathrm{ns}$ |



Figure 4. TVAL (max) Rising Edge Test Load


Figure 5. TVAL (max) Falling Edge Test Load


Figure 6. TVAL (minimum.) Test Load


NOTE: Note: 50 pF load used for maximum times. Minimum times are specified with 0 pF load.
Figure 7. TVAL Test Load (PCI 5 V Signaling Environment)

### 4.5.2 Link Interface Timing

Table 21. Rise and Fall Times

| Symbol | Parameter | Condition | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| TR | Clock rise time | 0.8 V to 2.0 V | 0.7 |  | ns |
| TF | Clock fall time | 2.0 V to 0.8 V | 0.7 | ns |  |
| TR | Data rise time | 0.8 V to 2.0 V | 0.7 | ns |  |
| TF | Data fall time | 2.0 V to 0.8 V | 0.7 | ns |  |



Figure 8. Link Interface Rise/Fall Timing

### 4.5.3 EEPROM Interface

Table 22. Link Interface Clock Requirements

| Symbol | Parameter $^{\text {a }}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TPW | Microwire EE_SK pulse width |  | $T_{\text {PERIOD }} \mathrm{x}$ <br> 64 |  | ns |
|  | SPI EE_SK pulse width |  | $T_{\text {PERIOD }} \mathrm{x}$ <br> 32 |  | ns |

a. The EEPROM clock is derived from a 125 MHz internal clock.

Table 23. Link Interface Clock Requirements

| Symbol | Parameter $^{\text {a }}$ | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| TDOS | EE_DO setup time | TCYC*2 |  |  | ns |
| TDOH | EE_DO hold time | 0 |  |  | ns |

a. The EE_DO setup and hold time is a function of the PCI bus clock cycle time but is referenced to O_EE_SK.

Note: $\quad$ This page is intentionally left blank.

### 5.0 Package and Pinout Information

This section describes the 82541PI/GI/EI device physical characteristics. The pin number-to-signal mapping is indicated beginning with Table 14.

### 5.1 Package Information

The $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{EI}$ device is a 196-lead plastic ball grid array (BGA) measuring 15 mm by 15 mm . The package dimensions are detailed below. The nominal ball pitch is 1 mm .


Notes:

1. All Dimensions are in Millimeterss

Figure 11. 82541PI/GI/EI Mechanical Specifications

Detail Area


Figure 12. 196 PBGA Package Pad Detail
As illustrated in Figure 12, the Ethernet controller package uses solder mask defined pads. The copper area is 0.60 mm and the opening in the solder mask is 0.45 mm . The nominal ball sphere diameter is 0.50 mm .

### 5.2 Thermal Specifications

The $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{EI}$ device is specified for operation when the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ is within the range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
$\mathrm{T}_{\mathrm{C}}$ (case temperature) is calculated using the equation:
$\mathrm{T}_{\mathrm{C}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}\left(\theta_{\mathrm{JA}}-\theta_{\mathrm{JC}}\right)$
TJ (junction temperature) is calculated using the equation:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P} 0_{\mathrm{JA}}
$$

P (power consumption) is calculated by using the typical $\mathrm{I}_{\mathrm{CC}}$, as indicated in Table 7 of Section 4.0, and nominal $\mathrm{V}_{\mathrm{CC}}$. The preliminary thermal resistances are shown in Table 13.

Table 13. Thermal Characteristics

| Symbol | Parameter | Preliminary Value at specified airflow (m/s) |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 |  |
| $\theta_{\mathrm{JA}}$ | Thermal resistance, junction-to-ambient | 29 | 25.0 | 23.5 | C/Watt |
| $\theta_{\text {JC }}$ | Thermal resistance, junction-to-case | 11.1 | 11.1 | 11.1 | C/Watt |

Thermal resistances are determined empirically with test devices mounted on standard thermal test boards. Real system designs may have different characteristics due to board thickness, arrangement of ground planes, and proximity of other components. The case temperature measurements should be used to assure that the $82541 \mathrm{PI} / \mathrm{GI} / \mathrm{EI}$ device is operating under recommended conditions.

### 5.3 Pinout Information

Table 14. PCI Address, Data and Control Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PCI_AD[0] | N7 | PCI_AD[16] | K1 | CBE0\# | M4 |
| PCI_AD[1] | M7 | PCI_AD[17] | E3 | CBE1\# | L3 |
| PCI_AD[2] | P6 | PCI_AD[18] | D1 | CBE2\# | F3 |
| PCI_AD[3] | P5 | PCI_AD[19] | D2 | CBE3\# | C4 |
| PCI_AD[4] | N5 | PCI_AD[20] | D3 | PAR | J1 |
| PCI_AD[5] | M5 | PCI_AD[21] | C1 | FRAME\# | F2 |
| PCI_AD[6] | P4 | PCI_AD[22] | B1 | IRDY\# | F1 |
| PCI_AD[7] | N4 | PCI_AD[23] | B2 | TRDY\# | G3 |
| PCI_AD[8] | P3 | PCI_AD[24] | B4 | STOP\# | H1 |
| PCI_AD[9] | N3 | PCI_AD[25] | A5 | DEVSEL\# | H3 |
| PCI_AD[10] | N2 | PCI_AD[26] | B5 | IDSEL | A4 |
| PCI_AD[11] | M1 | PCI_AD[27] | B6 | VIO | G2 |
| PCI_AD[12] | M2 | PCI_AD[28] | C6 |  |  |
| PCI_AD[13] | M3 | PCI_AD[29] | C7 |  |  |
| PCI_AD[14] | L1 | PCI_AD[30] | A8 |  |  |
| PCI_AD[15] | L2 | PCI_AD[31] | B8 |  |  |

Table 15. PCI Arbitration Signals

| Signal | Pin |
| :--- | :---: |
| REQ\# | C3 |
| GNT\# | J3 |

Table 16. Interrupt Signals

| Signal | Pin |
| :--- | :---: |
| INTA\# | H2 |

Table 17. System Signals

| Signal | Pin | Signal | Pin |
| :--- | :---: | :--- | :---: |
| CLK | G1 | RST\# | B9 |
| M66EN | C2 | CLKRUN\# | C8 |

Table 18. Error Reporting Signals

| Signal | Pin | Signal | Pin |
| :---: | :---: | :--- | :---: |
| SERR\# | A2 | PERR\# | J2 |

Table 19. Power Management Signals

| Signal | Pin | Signal | Pin |
| :--- | :---: | :--- | :---: |
| PME\# | A6 | AUX_PWR | J12 |
| LAN_PWRGD | A9 |  |  |

Table 20. SMB Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :---: | :---: | :--- | :---: | :--- | :--- |
| SMBCLK | A10 | SMBDATA | C9 | SMBALRT\# | B10 |

Table 21. Serial EEPROM Interface Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :---: | :--- | :---: | :--- | :---: |
| EE_SK | M10 | EE_DI | P10 | EE_CS | P7 |
| EE_DO | N10 | EE_MODE | J4 |  |  |

Table 22. Serial FLASH Interface Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :---: | :--- | :---: | :---: | :---: |
| FLSH_SCK | N9 | FLSH_SI | M11 | FLSH_CE\# | M9 |
| FLSH_SO/LAN_DISABLE\# | P9 |  |  |  |  |

Table 23. LED Signals

| Signal | Pin | Signal | Pin |
| :--- | :---: | :---: | :---: |
| LED0 / LINKUP\# | A12 | LED2 / LINK100\# | B11 |
| LED1 / ACT\# | C11 | LED3 / LINK1000\# | B12 |

Table 24. Other Signals

| Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- |
| SDP0 | N14 | SDP2 | N13 |
| SDP1 | P13 | SDP3 | M12 |

Table 25. IEEE Test Signals

| Signal | Pin | Signal | Pin |
| :---: | :---: | :--- | :--- |
| IEEE_TEST- | D14 | IEEE_TEST+ | B14 |

Table 26. PHY Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MDI0- | C14 | MDI2- | F14 | XTAL1 | K14 |
| MDI0+ | C13 | MDI2+ | F13 | XTAL2 | J14 |
| MDI1- | E14 | MDI3- | H14 |  |  |
| MDI1+ | E13 | MDI3+ | H13 |  |  |

Table 27. Test Interface Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- | :--- | :---: |
| JTAG_TCK | L14 | JTAG_TDO | M14 | JTAG_TRST\# | L13 |
| JTAG_TDI | M13 | JTAG_TMS | L12 | TEST | A13 |

Table 28. Digital Power Signals (Sheet 1 of 2)

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3.3 V | A3 | 1.2 V | G5 | 1.2 V | J9 |
| 3.3 V | A7 | 1.2 V | G6 | 1.2 V | K10 |
| 3.3 V | A11 | 1.2 V | H5 | 1.2 V | K11 |
| 3.3 V | E1 | 1.2 V | H6 | 1.2 V | K5 |
| 3.3 V | K3 | 1.2 V | H7 | 1.2 V | K6 |
| 3.3 V | K4 | 1.2 V | H8 | 1.2 V | K7 |
| 3.3 V | K13 | 1.2 V | J10 | 1.2 V | K8 |
| 3.3 V | N6 | 1.2 V | J11 | 1.2 V | K9 |
| 3.3 V | N8 | 1.2 V | J5 | 1.2 V | L10 |

Table 28. Digital Power Signals (Sheet 2 of 2) (Continued)

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3.3 V | P2 | 1.2 V | J 6 | 1.2 V | L 4 |
| 3.3 V | P 12 | 1.2 V | J 7 | 1.2 V | L 5 |
|  |  | 1.2 V | J 8 | 1.2 V | L 9 |

Table 29. Analog Power Signals

| Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Analog_1.2V | E11 | Analog 1.8V | D11 | CLKR_1.8V | D12 |
| Analog_1.2V | E12 | Analog_1.8V | G12 | XTAL_1.8V | J13 |
| Analog_1.2V | G13 | PLL_1.2V | G4 |  |  |
| Analog_1.2V | H11 | PLL_1.2V | H4 |  |  |

Table 30. Grounds and No Connect Signals

| Signal | Pin | Signal | Pin | Signal | Pin | Signal | Pin |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VSS | B3 | VSS | F10 | VSS | L11 | NC | D10 |
| VSS | B7 | VSS | F4 | VSS | L6 | NC | D9 |
| VSS | C10 | VSS | F5 | VSS | M6 | NC | H12 |
| VSS | D5 | VSS | F6 | VSS | N1 | NC | L8 |
| VSS | D6 | VSS | F7 | VSS | N12 | NC | P1 |
| VSS | D7 | VSS | F8 | VSS | P8 | NC | P14 |
| VSS | D8 | VSS | F9 | AVSS | C12 | RSVD_NC | C5 |
| VSS | E10 | VSS | G10 | AVSS | D13 | RSVD_NC | L7 |
| VSS | E2 | VSS | G7 | AVSS | F11 | RSVD_NC | M8 |
| VSS | E5 | VSS | G9 | AVSS | G11 | RSVD_NC | N11 |
| VSS | E6 | VSS | AVSS | G14 | RSVD_NC | F12 |  |
| VSS | E7 | VSS | AVSS | K12 | RSVD_VSS | D4 |  |
| VSS | E8 | VSS | H9 | NC | A1 | RSVD_VSS | E4 |
| VSS | E9 | VSS | K2 | NC | A14 |  |  |

Table 31. Voltage Regulation Control Signals

| Signal | Pin | Signal | Pin |
| :---: | :--- | :--- | :--- |
| CTRL_18 | B13 | CTRL_12 | P11 |

Table 32. Signal Names in Pin Order (Sheet 1 of 6)

| Signal Name | Pin |
| :---: | :---: |
| NC | A1 |
| SERR\# | A2 |
| 3.3 V | A3 |
| IDSEL | A4 |
| PCI_AD[25] | A5 |
| PME\# | A6 |
| 3.3 V | A7 |
| PCI_AD[30] | A8 |
| LAN_PWRGD | A9 |
| SMBCLK | A10 |
| 3.3 V | A11 |
| LED0 / LINKUP\# | A12 |
| TEST | A13 |
| NC | A14 |
| PCI_AD[22] | B1 |
| PCI_AD[23] | B2 |
| VSS | B3 |
| PCI_AD[24] | B4 |
| PCI_AD[26] | B5 |
| PCI_AD[27] | B6 |
| VSS | B7 |
| PCI_AD[31] | B8 |
| RST\# | B9 |
| SMBALRT\# | B10 |
| LED2 / LINK100\# | B11 |
| LED3 / LINK1000\# | B12 |
| CTRL_18 | B13 |
| IEEE_TEST+ | B14 |
| PCI_AD[21] | C1 |
| M66EN | C2 |
| REQ\# | C3 |
| CBE3\# | C4 |
| RSVD_NC | C5 |

Table 32. Signal Names in Pin Order (Sheet 2 of 6) (Continued)

| PCI_AD[28] | C6 |
| :---: | :---: |
| PCI_AD[29] | C7 |
| CLK_RUN\# | C8 |
| SMBDATA | C9 |
| VSS | C10 |
| LED1 / ACT\# | C11 |
| AVSS | C12 |
| MDIO+ | C13 |
| MDIO- | C14 |
| PCI_AD[18] | D1 |
| PCI_AD[19] | D2 |
| PCI_AD[20] | D3 |
| RSVD_VSS | D4 |
| VSS | D5 |
| VSS | D6 |
| VSS | D7 |
| VSS | D8 |
| NC | D9 |
| NC | D10 |
| Analog_1.8V | D11 |
| CLKR_1.8V | D12 |
| AVSS | D13 |
| IEEE_TEST- | D14 |
| 3.3 V | E1 |
| VSS | E2 |
| PCI_AD[17] | E3 |
| RSVD_VSS | E4 |
| VSS | E5 |
| VSS | E6 |
| VSS | E7 |
| VSS | E8 |
| VSS | E9 |
| VSS | E10 |
| Analog_1.2V | E11 |
| Analog_1.2V | E12 |
| MDI1+ | E13 |

Table 32. Signal Names in Pin Order (Sheet 3 of 6) (Continued)

| MDI1- | E14 |
| :---: | :---: |
| IRDY\# | F1 |
| FRAME\# | F2 |
| CBE2\# | F3 |
| VSS | F4 |
| VSS | F5 |
| VSS | F6 |
| VSS | F7 |
| VSS | F8 |
| VSS | F9 |
| VSS | F10 |
| AVSS | F11 |
| RSVD_NC | F12 |
| MDI2+ | F13 |
| MDI2- | F14 |
| CLK | G1 |
| VIO | G2 |
| TRDY\# | G3 |
| PLL_1.2V | G4 |
| 1.2 V | G5 |
| 1.2 V | G6 |
| VSS | G7 |
| VSS | G8 |
| VSS | G9 |
| VSS | G10 |
| AVSS | G11 |
| Analog_1.8V | G12 |
| Analog_1.2V | G13 |
| AVSS | G14 |
| STOP\# | H1 |
| INTA\# | H2 |
| DEVSEL\# | H3 |
| PLL_1.2V | H4 |
| 1.2 V | H5 |
| 1.2 V | H6 |
| 1.2 V | H7 |

Table 32. Signal Names in Pin Order (Sheet 4 of 6) (Continued)

| 1.2V | H8 |
| :---: | :---: |
| VSS | H9 |
| VSS | H10 |
| Analog_1.2V | H11 |
| NC | H12 |
| MDI3+ | H13 |
| MDI3- | H14 |
| PAR | J1 |
| PERR\# | J2 |
| GNT\# | J3 |
| EE_MODE | J4 |
| 1.2V | J5 |
| 1.2V | J6 |
| 1.2V | J7 |
| 1.2V | J8 |
| 1.2V | J9 |
| 1.2 V | J10 |
| 1.2 V | J11 |
| AUX_PWR | J12 |
| XTAL_1.8V | J13 |
| XTAL2 | J14 |
| PCI_AD[16] | K1 |
| VSS | K2 |
| 3.3 V | K3 |
| 3.3 V | K4 |
| 1.2V | K5 |
| 1.2V | K6 |
| 1.2 V | K7 |
| 1.2 V | K8 |
| 1.2V | K9 |
| 1.2 V | K10 |
| 1.2 V | K11 |
| AVSS | K12 |
| 3.3 V | K13 |
| XTAL1 | K14 |
| PCI_AD[14] | L1 |

Table 32. Signal Names in Pin Order (Sheet 5 of 6) (Continued)

| PCI_AD[15] | L2 |
| :---: | :---: |
| CBE1\# | L3 |
| 1.2 V | L4 |
| 1.2 V | L5 |
| VSS | L6 |
| RSVD_NC | L7 |
| NC | L8 |
| 1.2 V | L9 |
| 1.2 V | L10 |
| VSS | L11 |
| JTAG_TMS | L12 |
| JTAG_TRST\# | L13 |
| JTAG_TCK | L14 |
| PCI_AD[11] | M1 |
| PCI_AD[12] | M2 |
| PCI_AD[13] | M3 |
| CBE0\# | M4 |
| PCI_AD[5] | M5 |
| VSS | M6 |
| PCI_AD[1] | M7 |
| RSVD_NC | M8 |
| FLSH_CE_N\# | M9 |
| EE_SK | M10 |
| FLSH_SI | M11 |
| SDP3 | M12 |
| JTAG_TDI | M13 |
| JTAG_TDO | M14 |
| VSS | N1 |
| PCI_AD[10] | N2 |
| PCI_AD[9] | N3 |
| PCI_AD[7] | N4 |
| PCI_AD[4] | N5 |
| 3.3 V | N6 |
| PCI_AD[0] | N7 |
| 3.3 V | N8 |
| FLSH_SCK | N9 |

Table 32. Signal Names in Pin Order (Sheet 6 of 6) (Continued)

| EE_DO | N 10 |
| :--- | :---: |
| RSVD_NC | N 11 |
| VSS | N 12 |
| SDP2 | N 13 |
| SDP0 | N 14 |
| NC | P 1 |
| 3.3 V | P 2 |
| PCI_AD[8] | P 3 |
| PCI_AD[6] | P 4 |
| PCI_AD[3] | P 5 |
| PCI_AD[2] | P 6 |
| EE_CS | P 7 |
| VSS | P 8 |
| FLSH_SO | P 9 |
| EE_DI | P 10 |
| CTRL_12 | P 11 |
| $3.3 V$ | P 12 |
| SDP1 | P 13 |
| NC |  |

### 5.4 Visual Pin Assignments

|  | A | B | C | D | E | F | G | H | J | K | L | M | N | P |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | NC | $\begin{aligned} & \text { IEEE } \\ & \text { TEST+ } \end{aligned}$ | MDI- [0] | IEEE TEST | MDI- [1] | MDI- [2] | AVSS | MDI- [3] | XTAL2 | XTAL1 | JTAG TCK | JTAG TDO | SDP [0] | NC | 14 |
| 13 | TEST | CTRL18 | MDI+ [0] | AVSS | MDI+ [1] | MDI + [2] | $\begin{gathered} \text { Analog } \\ 1.2 \mathrm{~V} \end{gathered}$ | MDI+ [3] | XTAL 1.8 V | 3.3V | JTAG TRST\# | JTAG TDI | SDP [2] | SDP [1] | 13 |
| 12 | LINK UP\# | $\begin{gathered} \text { LINK } \\ \text { 1000\# } \end{gathered}$ | AVSS | CLKR 1.8 V | $\begin{gathered} \text { Analog } \\ 1.2 \mathrm{~V} \end{gathered}$ | RSVD_NC | $\begin{gathered} \text { Analog } \\ 1.8 \mathrm{~V} \end{gathered}$ | NC | AUX PWR | AVSS | JTAG TMS | SDP [3] | vss | 3.3V | 12 |
| 11 | 3.3 V | $\begin{aligned} & \text { LINK } \\ & \text { 100\# } \end{aligned}$ | ACT\# | $\begin{aligned} & \text { Analog } \\ & 1.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Analog } \\ & 1.2 \mathrm{~V} \end{aligned}$ | AVSS | AVSS | $\begin{aligned} & \text { Analog } \\ & 1.2 \mathrm{~V} \end{aligned}$ | 1.2 V | 1.2 V | vss | FLSH SI | RSVD NC | CTRL12 | 11 |
| 10 | RSVD vcc | RSVD VCC | vss | NC | vss | vss | vss | vss | 1.2 V | 1.2 V | 1.2 V | EE_SK | EE_DO | EE_DI | 10 |
| 9 | $\begin{aligned} & \text { LAN } \\ & \text { PWRGG } \end{aligned}$ | RST\# | Smb Dat | NC | vss | vss | vss | vss | 1.2 V | 1.2 V | 1.2 V | FLSH CE_N | FLSH SCK | FLSH SO | 9 |
| 8 | AD30 | AD31 | CLK RUN\# | vss | vss | vss | vss | 1.2 V | 1.2 V | 1.2 V | nc | RSVD NC | 3.3 V | vss | 8 |
| 7 | 3.3V | vss | AD29 | vss | vss | vss | vss | 1.2 V | 1.2 V | 1.2 V | RSVD NC | AD1 | ADO | EE_CS | 7 |
| 6 | PME\# | AD27 | AD28 | vss | vss | vss | 1.2 V | 1.2 V | 1.2 V | 1.2 V | vss | vss | 3.3 v | AD2 | 6 |
| 5 | AD25 | AD26 | RSVD NC | vss | vss | vss | 1.2 V | 1.2 V | 1.2 V | 1.2 V | 1.2 V | AD5 | AD4 | AD3 | 5 |
| 4 | IDSEL | AD24 | CBE\# [3] | $\begin{aligned} & \text { RSVD } \\ & \text { vss } \end{aligned}$ | RSVD vss | vss | PLL 1.2 V | PLL 1.2 V | EE MODE | ${ }^{3.3 \mathrm{~V}}$ | 1.2 V | CBE\# [0] | AD7 | AD6 | 4 |
| 3 | 3.3V | vss | REQ\# | AD20 | AD17 | CBE\# [2] | TRDY\# | dev sela | GNT\# | 3.3 V | CBE\# [1] | AD13 | AD9 | AD8 | 3 |
| 2 | SERR\# | AD23 | M66EN | AD19 | vss | FRAME\# | vio | INTA\# | PERR\# | vss | AD15 | AD12 | AD10 | 3.3 V | 2 |
| 1 | NC | AD22 | AD21 | AD18 | 3.3 V | IRDY\# | CLK | STOP\# | PAR | AD16 | AD14 | AD11 | vss | NC | 1 |
|  | A | B | C | D | E | F | G | H | J | K | L | M | N | P |  |

Figure 13. Visual Pin Assignments


[^0]:    a. GTX_CLK is used externally for test purposes only.

